//! **************************************************************************
// Written by: Map P.20131013 on Mon May 11 18:32:38 2015
//! **************************************************************************

SCHEMATIC START;
COMP "processing_system7_0_DDR_DM<0>" LOCATE = SITE "A1" LEVEL 1;
COMP "processing_system7_0_DDR_DM<3>" LOCATE = SITE "Y1" LEVEL 1;
COMP "processing_system7_0_DDR_DM<2>" LOCATE = SITE "T1" LEVEL 1;
COMP "processing_system7_0_DDR_DM<1>" LOCATE = SITE "F1" LEVEL 1;
COMP "processing_system7_0_MIO<6>" LOCATE = SITE "A5" LEVEL 1;
COMP "processing_system7_0_MIO<5>" LOCATE = SITE "A6" LEVEL 1;
COMP "processing_system7_0_MIO<8>" LOCATE = SITE "D5" LEVEL 1;
COMP "processing_system7_0_MIO<7>" LOCATE = SITE "D8" LEVEL 1;
COMP "processing_system7_0_MIO<9>" LOCATE = SITE "B5" LEVEL 1;
COMP "axi_iic_1_Scl_pin" LOCATE = SITE "W19" LEVEL 1;
COMP "processing_system7_0_MIO<0>" LOCATE = SITE "E6" LEVEL 1;
COMP "processing_system7_0_MIO<2>" LOCATE = SITE "B8" LEVEL 1;
COMP "processing_system7_0_MIO<1>" LOCATE = SITE "A7" LEVEL 1;
COMP "processing_system7_0_MIO<4>" LOCATE = SITE "B7" LEVEL 1;
COMP "processing_system7_0_MIO<3>" LOCATE = SITE "D6" LEVEL 1;
COMP "SpiSpartan_SS_O_pin<0>" LOCATE = SITE "V12" LEVEL 1;
COMP "axi_iic_0_Scl_pin" LOCATE = SITE "W20" LEVEL 1;
COMP "processing_system7_0_DDR_ODT" LOCATE = SITE "N5" LEVEL 1;
COMP "processing_system7_0_DDR_DQS_n<0>" LOCATE = SITE "B2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS_n<1>" LOCATE = SITE "F2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS_n<2>" LOCATE = SITE "T2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS_n<3>" LOCATE = SITE "W4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<9>" LOCATE = SITE "J4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<8>" LOCATE = SITE "K1" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<7>" LOCATE = SITE "K4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<6>" LOCATE = SITE "L4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<5>" LOCATE = SITE "L1" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<4>" LOCATE = SITE "M4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<3>" LOCATE = SITE "K3" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<2>" LOCATE = SITE "M3" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<1>" LOCATE = SITE "K2" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<0>" LOCATE = SITE "N2" LEVEL 1;
COMP "SpiSpartan_SCK_O_pin" LOCATE = SITE "H15" LEVEL 1;
COMP "processing_system7_0_DDR_WEB_pin" LOCATE = SITE "M5" LEVEL 1;
COMP "processing_system7_0_DDR_DQS<0>" LOCATE = SITE "C2" LEVEL 1;
COMP "processing_system7_0_DDR_CAS_n" LOCATE = SITE "P5" LEVEL 1;
COMP "processing_system7_0_DDR_DQS<3>" LOCATE = SITE "W5" LEVEL 1;
COMP "processing_system7_0_DDR_DQS<2>" LOCATE = SITE "R2" LEVEL 1;
COMP "processing_system7_0_DDR_DQS<1>" LOCATE = SITE "G2" LEVEL 1;
COMP "axi_gpio_LED4_GPIO_IO_O_pin<0>" LOCATE = SITE "M14" LEVEL 1;
COMP "axi_gpio_LED4_GPIO_IO_O_pin<1>" LOCATE = SITE "M15" LEVEL 1;
COMP "axi_gpio_LED4_GPIO_IO_O_pin<2>" LOCATE = SITE "G14" LEVEL 1;
COMP "axi_gpio_LED4_GPIO_IO_O_pin<3>" LOCATE = SITE "D18" LEVEL 1;
COMP "processing_system7_0_DDR_RAS_n" LOCATE = SITE "P4" LEVEL 1;
COMP "processing_system7_0_DDR_BankAddr<1>" LOCATE = SITE "R4" LEVEL 1;
COMP "processing_system7_0_DDR_BankAddr<2>" LOCATE = SITE "J5" LEVEL 1;
COMP "axi_iic_1_Sda_pin" LOCATE = SITE "W18" LEVEL 1;
COMP "processing_system7_0_DDR_BankAddr<0>" LOCATE = SITE "L5" LEVEL 1;
COMP "processing_system7_0_DDR_Clk" LOCATE = SITE "L2" LEVEL 1;
COMP "axi_iic_0_Sda_pin" LOCATE = SITE "V20" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<0>" LOCATE = SITE "C3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<4>" LOCATE = SITE "D3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<3>" LOCATE = SITE "A4" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<2>" LOCATE = SITE "A2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<1>" LOCATE = SITE "B3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<8>" LOCATE = SITE "E2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<7>" LOCATE = SITE "E1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<6>" LOCATE = SITE "C1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<5>" LOCATE = SITE "D1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<9>" LOCATE = SITE "E3" LEVEL 1;
COMP "SpiSpartan_MISO_I_pin" LOCATE = SITE "J15" LEVEL 1;
COMP "processing_system7_0_MIO<50>" LOCATE = SITE "B13" LEVEL 1;
COMP "processing_system7_0_MIO<52>" LOCATE = SITE "C10" LEVEL 1;
COMP "processing_system7_0_MIO<51>" LOCATE = SITE "B9" LEVEL 1;
COMP "processing_system7_0_MIO<53>" LOCATE = SITE "C11" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<30>" LOCATE = SITE "V2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<31>" LOCATE = SITE "V3" LEVEL 1;
COMP "processing_system7_0_DDR_VRN" LOCATE = SITE "G5" LEVEL 1;
COMP "processing_system7_0_DDR_VRP" LOCATE = SITE "H5" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<20>" LOCATE = SITE "T4" LEVEL 1;
COMP "processing_system7_0_DDR_Clk_n" LOCATE = SITE "M2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<24>" LOCATE = SITE "V1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<23>" LOCATE = SITE "U3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<22>" LOCATE = SITE "U2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<21>" LOCATE = SITE "U4" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<28>" LOCATE = SITE "Y2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<27>" LOCATE = SITE "Y4" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<26>" LOCATE = SITE "W1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<25>" LOCATE = SITE "Y3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<29>" LOCATE = SITE "W3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<10>" LOCATE = SITE "G3" LEVEL 1;
COMP "processing_system7_0_DDR_CS_n" LOCATE = SITE "N1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<14>" LOCATE = SITE "H1" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<13>" LOCATE = SITE "H2" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<12>" LOCATE = SITE "J3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<11>" LOCATE = SITE "H3" LEVEL 1;
COMP "axi_gpio_Switch_GPIO_IO_pin<2>" LOCATE = SITE "W13" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<18>" LOCATE = SITE "R3" LEVEL 1;
COMP "axi_gpio_Switch_GPIO_IO_pin<1>" LOCATE = SITE "P15" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<17>" LOCATE = SITE "P3" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<16>" LOCATE = SITE "P1" LEVEL 1;
COMP "axi_gpio_Switch_GPIO_IO_pin<3>" LOCATE = SITE "T16" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<15>" LOCATE = SITE "J1" LEVEL 1;
COMP "axi_gpio_Switch_GPIO_IO_pin<0>" LOCATE = SITE "G15" LEVEL 1;
COMP "processing_system7_0_DDR_DQ<19>" LOCATE = SITE "R1" LEVEL 1;
COMP "axi_uart16550_0_Sin_pin" LOCATE = SITE "T20" LEVEL 1;
COMP "axi_uart16550_0_Sout_pin" LOCATE = SITE "U20" LEVEL 1;
COMP "SpiSpartan_MOSI_O_pin" LOCATE = SITE "W16" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<13>" LOCATE = SITE "D4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<14>" LOCATE = SITE "F4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<11>" LOCATE = SITE "G4" LEVEL 1;
COMP "processing_system7_0_DDR_CKE" LOCATE = SITE "N3" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<12>" LOCATE = SITE "E4" LEVEL 1;
COMP "processing_system7_0_DDR_Addr<10>" LOCATE = SITE "F5" LEVEL 1;
COMP "processing_system7_0_MIO<26>" LOCATE = SITE "A15" LEVEL 1;
COMP "processing_system7_0_MIO<25>" LOCATE = SITE "F15" LEVEL 1;
COMP "processing_system7_0_MIO<28>" LOCATE = SITE "C16" LEVEL 1;
COMP "processing_system7_0_MIO<27>" LOCATE = SITE "D13" LEVEL 1;
COMP "processing_system7_0_MIO<29>" LOCATE = SITE "C13" LEVEL 1;
COMP "processing_system7_0_MIO<20>" LOCATE = SITE "A17" LEVEL 1;
COMP "processing_system7_0_MIO<22>" LOCATE = SITE "B17" LEVEL 1;
COMP "processing_system7_0_MIO<21>" LOCATE = SITE "F14" LEVEL 1;
COMP "processing_system7_0_MIO<24>" LOCATE = SITE "A16" LEVEL 1;
COMP "processing_system7_0_MIO<23>" LOCATE = SITE "D11" LEVEL 1;
COMP "processing_system7_0_MIO<16>" LOCATE = SITE "A19" LEVEL 1;
COMP "processing_system7_0_MIO<15>" LOCATE = SITE "C8" LEVEL 1;
COMP "processing_system7_0_MIO<18>" LOCATE = SITE "B18" LEVEL 1;
COMP "processing_system7_0_MIO<17>" LOCATE = SITE "E14" LEVEL 1;
COMP "processing_system7_0_MIO<19>" LOCATE = SITE "D10" LEVEL 1;
COMP "processing_system7_0_MIO<10>" LOCATE = SITE "E9" LEVEL 1;
COMP "processing_system7_0_MIO<12>" LOCATE = SITE "D9" LEVEL 1;
COMP "processing_system7_0_MIO<11>" LOCATE = SITE "C6" LEVEL 1;
COMP "processing_system7_0_MIO<14>" LOCATE = SITE "C5" LEVEL 1;
COMP "processing_system7_0_MIO<13>" LOCATE = SITE "E8" LEVEL 1;
COMP "processing_system7_0_DDR_DRSTB" LOCATE = SITE "B4" LEVEL 1;
COMP "processing_system7_0_MIO<46>" LOCATE = SITE "D16" LEVEL 1;
COMP "processing_system7_0_MIO<45>" LOCATE = SITE "B15" LEVEL 1;
COMP "processing_system7_0_MIO<48>" LOCATE = SITE "B12" LEVEL 1;
COMP "processing_system7_0_MIO<47>" LOCATE = SITE "B14" LEVEL 1;
COMP "processing_system7_0_MIO<49>" LOCATE = SITE "C12" LEVEL 1;
COMP "processing_system7_0_MIO<40>" LOCATE = SITE "D14" LEVEL 1;
COMP "processing_system7_0_MIO<42>" LOCATE = SITE "E12" LEVEL 1;
COMP "processing_system7_0_MIO<41>" LOCATE = SITE "C17" LEVEL 1;
COMP "processing_system7_0_MIO<44>" LOCATE = SITE "F13" LEVEL 1;
COMP "processing_system7_0_MIO<43>" LOCATE = SITE "A9" LEVEL 1;
COMP "processing_system7_0_MIO<36>" LOCATE = SITE "A11" LEVEL 1;
COMP "processing_system7_0_MIO<35>" LOCATE = SITE "F12" LEVEL 1;
COMP "processing_system7_0_MIO<38>" LOCATE = SITE "E13" LEVEL 1;
COMP "processing_system7_0_MIO<37>" LOCATE = SITE "A10" LEVEL 1;
COMP "processing_system7_0_MIO<39>" LOCATE = SITE "C18" LEVEL 1;
COMP "processing_system7_0_MIO<30>" LOCATE = SITE "C15" LEVEL 1;
COMP "processing_system7_0_MIO<32>" LOCATE = SITE "A14" LEVEL 1;
COMP "processing_system7_0_MIO<31>" LOCATE = SITE "E16" LEVEL 1;
COMP "processing_system7_0_MIO<34>" LOCATE = SITE "A12" LEVEL 1;
COMP "processing_system7_0_MIO<33>" LOCATE = SITE "D15" LEVEL 1;
PIN processing_system7_0/processing_system7_0/PS7_i_pins<357> = BEL
        "processing_system7_0/processing_system7_0/PS7_i" PINNAME MAXIGP0ACLK;
PIN
        axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<63>
        = BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<62>
        = BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<65>
        = BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<64>
        = BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<63>
        = BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<62>
        = BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<65>
        = BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<64>
        = BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
TIMEGRP clk_fpga_0 = BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx_error_in_fifo_cnt_3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx_error_in_fifo_cnt_2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx_error_in_fifo_cnt_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx_error_in_fifo_cnt_0"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Dout_7"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Dout_6"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Dout_5"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Dout_4"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Dout_3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Dout_2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Dout_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Dout_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/modem_prev_val_3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/modem_prev_val_2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/modem_prev_val_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/modem_prev_val_0"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/msr_7"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/msr_6"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/msr_5"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/msr_4"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/iir_6"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/iir_3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/iir_2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/iir_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/iir_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt_up"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dlm_7"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dlm_6"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dlm_5"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dlm_4"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dlm_3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dlm_2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dlm_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dlm_0"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dll_7"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dll_6"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dll_5"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dll_4"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dll_3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dll_2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dll_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dll_0"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Lcr_7"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Lcr_6"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Lcr_5"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Lcr_4"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Lcr_3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Lcr_2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Lcr_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Lcr_0"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/ier1_d"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/fcr_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/fcr_2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/mcr4_d"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/mcr_4"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/mcr_3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/mcr_2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/mcr_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/mcr_0"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/ier_3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/ier_2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/ier_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/ier_0"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/lsr5_d"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Thr_7"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Thr_6"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Thr_5"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Thr_4"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Thr_3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Thr_2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Thr_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Thr_0"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/fcr_3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/fcr_6"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/fcr_7"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/scr_7"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/scr_6"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/scr_5"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/scr_4"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/scr_3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/scr_2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/scr_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/scr_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx_fifo_rd_en_d1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/load_baudupper"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/load_baudlower"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_rst"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_rst"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_15"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_14"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_13"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_12"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_11"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_10"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_9"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_8"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_7"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_6"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_5"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_4"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudCounter_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_wr_en_d"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baud_counter_loaded"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Intr" BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/wr_d" BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rd_d" BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/chipSelect"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/addr_d_2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/addr_d_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/addr_d_0"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/d_d_7"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/d_d_6"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/d_d_5"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/d_d_4"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/d_d_3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/d_d_2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/d_d_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/d_d_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/receive_state_FSM_FFd1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/receive_state_FSM_FFd2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/receive_state_FSM_FFd3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/receive_state_FSM_FFd4"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d10"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d9"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/break_interrupt_error_d"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_d"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/got_start_bit_d"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d8"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d7"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d6"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/Rbr_7"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/Rbr_6"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/Rbr_5"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/Rbr_4"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/Rbr_3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/Rbr_2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/Rbr_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/Rbr_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_7"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_6"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_5"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_4"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d5"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d4"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rsr_7"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rsr_6"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rsr_5"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rsr_4"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rsr_3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rsr_2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rsr_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/rsr_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/character_received_rclk"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/character_received_d"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/Data_ready"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_i"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/resynch_clkdiv_startbit_d"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/resynch_clkdiv_d"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter_9"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter_8"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter_7"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter_6"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter_5"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter_4"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter_3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter_2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/FIFO_Full"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_9_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_10_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_8_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/current_state_FSM_FFd2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/current_state_FSM_FFd1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_int_7"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_int_6"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_int_5"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_int_4"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_int_3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_int_2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_int_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_int_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/transmit_state_FSM_FFd1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/transmit_state_FSM_FFd3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/transmit_state_FSM_FFd4"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/transmit_state_FSM_FFd2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/tx_parity"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/transmitting_n"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/tsr_7"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/tsr_6"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/tsr_5"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/tsr_4"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/tsr_3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/tsr_2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/tsr_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/tsr_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/Tsr_loaded"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/Sout"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/Tx_empty"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/FIFO_Full"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/IPIC_IF_I_1/bus2ip_rdreq_d4"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/IPIC_IF_I_1/bus2ip_rdreq_d3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/IPIC_IF_I_1/wrReq_d3"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/IPIC_IF_I_1/bus2ip_rdreq_d2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/IPIC_IF_I_1/wrReq_d2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/IPIC_IF_I_1/IP2Bus_WrAcknowledge"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/IPIC_IF_I_1/bus2ip_rdreq_d1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/IPIC_IF_I_1/wrReq_d1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/msr_3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/msr_2"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/msr_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/msr_0"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/lsr2_rst"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/break_interrupt_flag"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/dlab" BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/fcr_0_prev"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/fcr_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_latch"
        BEL "axi_uart16550_0/axi_uart16550_0/bus2ip_reset_int_core" BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudoutN_int_i"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt_dn"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx_fifo_rd_en_d"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/writing_thr"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/resynch_clkdiv_frame_d"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/break_interrupt_i"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_i"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/character_received_flag"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/Rx_fifo_trigger"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/Rx_error_in_fifo"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/IPIC_IF_I_1/ip2bus_wrack_d1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/lsr_6"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/lsr_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/lsr_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/divisor_latch_loaded"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/lsr_7"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/lsr_5"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/thre_iir_set"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/have_bi_in_fifo_n_i"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/clk_div_en"
        BEL
        "axi_uart16550_0/axi_uart16550_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/load_rbr_d"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/clk2x"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/clock_1x_early"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/clk2x"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/clk1x"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/lsr_4"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/lsr_3"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/lsr_2"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/receive_state_FSM_FFd2_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/receive_state_FSM_FFd3_1"
        BEL "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/Lcr_1_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/rx16550_1/receive_state_FSM_FFd1_1"
        BEL
        "axi_uart16550_0/axi_uart16550_0/XUART_I_1/UART16550_I_1/baudoutN_int_i_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.data_Exists_RcFIFO_int_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_rdack_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_8"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_7"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_6"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_5"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_3"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_4"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_8"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_7"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_6"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_5"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_4"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_3"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[31].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[30].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[29].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[28].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[27].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[26].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[25].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[24].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[23].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[22].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[21].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[20].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[19].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[18].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[17].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[16].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[15].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[14].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[13].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[12].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[11].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[10].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[9].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[8].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Data_Exists_DFF"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[31].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[30].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[29].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[28].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[27].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[26].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[25].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[24].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[23].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[22].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[21].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[20].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[19].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[18].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[17].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[16].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[15].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[14].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[13].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[12].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[11].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[10].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[9].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[8].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Data_Exists_DFF"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_8"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_9"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_5"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_4"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_6"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_3"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_3"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_4"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/OTHER_RATIO_GENERATE.MISO_I_REG"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_3"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_4"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_5"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_6"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_7"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_8"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_9"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_10"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_11"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_12"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_13"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_14"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_15"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_16"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_17"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_18"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_19"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_20"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_21"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_22"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_23"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_24"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_25"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_26"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_27"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_28"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_29"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_30"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_31"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_3"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_4"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_5"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_6"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_7"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_8"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_9"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_10"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_11"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_12"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_13"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_14"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_15"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_16"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_17"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_18"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_19"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_20"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_21"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_22"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_23"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_24"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_25"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_26"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_27"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_28"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_29"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_30"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_31"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_3"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_4"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_5"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_6"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_7"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_8"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_9"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_10"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_11"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_12"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_13"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_14"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_15"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_16"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_17"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_18"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_19"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_20"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_21"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_22"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_23"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_24"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_25"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_26"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_27"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_28"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_29"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_30"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_31"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_6"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_5"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_4"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_3"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_3"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_4"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_5"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_6"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_7"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_8"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_9"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_10"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_11"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_12"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_13"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_14"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_15"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_16"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_17"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_18"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_19"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_20"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_21"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_22"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_23"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_24"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_25"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_26"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_27"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_28"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_29"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_30"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_31"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_Asserted_1dly"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d2"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Empty_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Occpncy_MSB_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/rc_FIFO_Full_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/drr_Overrun_i"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/FF_WRACK"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int"
        BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_0"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger"
        BEL "SpiSpartan/SpiSpartan/bus2ip_reset_int_core" BEL
        "SpiSpartan/SpiSpartan/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_WrAck"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_RdAck"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_O"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d1"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Transmit_ip2bus_error"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/Receive_ip2bus_error"
        BEL "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/modf"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/serial_dout_int"
        BEL
        "SpiSpartan/SpiSpartan/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Serial_Dout"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/s_axid_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_61"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_53"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_52"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_47"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_46"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_45"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_44"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_43"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_42"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_41"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_40"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_39"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_38"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_37"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_35"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cs_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/reset"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.wr_pkt_count_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.wr_pkt_count_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.wr_pkt_count_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.wr_pkt_count_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.wr_pkt_count_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.wr_pkt_count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.wr_pkt_count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.wr_pkt_count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.wr_pkt_count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.wr_pkt_count_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_73"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_72"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_71"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_70"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_69"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_68"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_67"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_66"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_65"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_64"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_63"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_73"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_72"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_71"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_70"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_69"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_68"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_67"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_66"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_65"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_64"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_63"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_62"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_35"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_73"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_72"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_71"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_70"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_69"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_68"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_67"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_66"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_65"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_64"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_63"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_62"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_35"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/storage_data1_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/areset_d1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_73"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_72"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_71"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_70"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_69"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_68"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_67"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_66"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_65"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_64"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_63"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_62"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_35"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/storage_data1_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_ready_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/m_valid_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/s_ready_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/m_valid_i"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_73"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_72"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_71"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_70"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_69"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_68"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_67"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_66"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_65"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_64"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_62"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_35"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_73"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_72"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_71"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_70"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_69"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_68"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_67"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_66"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_65"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_64"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_62"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_36"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_35"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_34"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_33"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_29"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_27"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_25"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_23"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/Interrupt" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_0"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[30].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[26].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[30].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[28].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[26].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[25].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[22].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I"
        BEL "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre1"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/Rc_fifo_rd_d" BEL
        "axi_iic_0/axi_iic_0/X_IIC/Rc_fifo_wr_d" BEL
        "axi_iic_0/axi_iic_0/X_IIC/Tx_fifo_wr_d" BEL
        "axi_iic_0/axi_iic_0/X_IIC/Tx_fifo_rd_d" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_wrack_d1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_34"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_33"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_31"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_30"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_29"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_28"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_27"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_25"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SCL_DEBOUNCE/debounce_ct_2"
        BEL "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SCL_DEBOUNCE/debounce_ct_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SCL_DEBOUNCE/debounce_ct_0"
        BEL "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_2"
        BEL "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_0"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_0"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_2"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_3"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_4"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_6"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_7"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/ro_prev_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/msms_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_0"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_9"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_8"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_7"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_6"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_5"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_4"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_3"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_2"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_0"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_9"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_8"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_7"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_6"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_5"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_4"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_3"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_2"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_0"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_9"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_8"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_7"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_6"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_5"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_4"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_3"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_2"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_0"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/new_rcv_dta_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Rc_fifo_rd" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_wr" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/state_FSM_FFd1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/state_FSM_FFd2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_8" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_9" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/state_FSM_FFd3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_8" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_9" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/master_sda" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/slave_sda" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/al_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/AckDataState" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/dtc_i_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_f_edg_d3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/bus_busy_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/gen_stop_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/dtc_i_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_f_edg_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/shift_reg_ld_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_f_edg_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/msms_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/tx_under_prev_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_cout_reg" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/rsta_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/bit_cnt_en" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/shift_reg_ld" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/new_rcv_dta_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/shift_reg_en" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/EarlyAckDataState" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/msms_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/ro_prev_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/dtre_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_rin_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sda_rin_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[3].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[2].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[1].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[0].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Data_Exists_DFF" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[3].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[2].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[1].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/callingReadAccess" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/ackDataState_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rxCntDone" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I"
        BEL "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS"
        BEL "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SCL_DEBOUNCE/Unstable_n" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_rd" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/msms_set_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/gen_stop" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/bus_busy" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/al_prevent" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/gen_start" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/abgc_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sda_setup" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/tx_under_prev_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/firstDynStartSeen" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SCL_DEBOUNCE/clean_cs" BEL
        "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/gpo_i_31" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sda_cout_reg" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/srw_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/master_slave" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/txer_edge" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/txer_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/stop_scl_reg" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/msms_rst_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sda_sample" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/aas_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/dtc_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/arb_lost" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sm_stop" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Rc_fifo_wr" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/i2c_header_en" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/EarlyAckHdr" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_rising_edge" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_falling_edge" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/detect_stop" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/detect_start" BEL
        "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SCL_DEBOUNCE/Mshreg_Noisy_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SCL_DEBOUNCE/Noisy_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/Mshreg_Noisy_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/Noisy_d2" BEL
        "axi_gpio_LED4/axi_gpio_LED4/ip2bus_data_i_D1_28" BEL
        "axi_gpio_LED4/axi_gpio_LED4/ip2bus_data_i_D1_29" BEL
        "axi_gpio_LED4/axi_gpio_LED4/ip2bus_data_i_D1_30" BEL
        "axi_gpio_LED4/axi_gpio_LED4/ip2bus_data_i_D1_31" BEL
        "axi_gpio_LED4/axi_gpio_LED4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_gpio_LED4/axi_gpio_LED4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_gpio_LED4/axi_gpio_LED4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_gpio_LED4/axi_gpio_LED4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_gpio_LED4/axi_gpio_LED4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_gpio_LED4/axi_gpio_LED4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_gpio_LED4/axi_gpio_LED4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/gpio_xferAck_Reg" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/iGPIO_xferAck" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/gpio_OE_0" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/gpio_OE_1" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/gpio_OE_2" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/gpio_OE_3" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/gpio_Data_Out_0" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/gpio_Data_Out_1" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/gpio_Data_Out_2" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/gpio_Data_Out_3" BEL
        "axi_gpio_LED4/axi_gpio_LED4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_gpio_LED4/axi_gpio_LED4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL "axi_gpio_LED4/axi_gpio_LED4/ip2bus_wrack_i_D1" BEL
        "axi_gpio_LED4/axi_gpio_LED4/ip2bus_rdack_i_D1" BEL
        "axi_gpio_LED4/axi_gpio_LED4/bus2ip_reset" BEL
        "axi_gpio_LED4/axi_gpio_LED4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_gpio_LED4/axi_gpio_LED4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_gpio_LED4/axi_gpio_LED4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_gpio_LED4/axi_gpio_LED4/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/GPIO_DBus_i_30" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/GPIO_DBus_i_29" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/GPIO_DBus_i_31" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/GPIO_DBus_i_28" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/gpio_Data_In_0" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/gpio_Data_In_1" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/gpio_Data_In_2" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "axi_gpio_LED4/axi_gpio_LED4/gpio_core_1/gpio_Data_In_3" BEL
        "axi_gpio_Switch/axi_gpio_Switch/IP2INTC_Irpt" BEL
        "axi_gpio_Switch/axi_gpio_Switch/ip2Bus_RdAck_intr_reg_hole_d1" BEL
        "axi_gpio_Switch/axi_gpio_Switch/ip2Bus_WrAck_intr_reg_hole_d1" BEL
        "axi_gpio_Switch/axi_gpio_Switch/ip2bus_wrack_i_D1" BEL
        "axi_gpio_Switch/axi_gpio_Switch/ip2bus_data_i_D1_0" BEL
        "axi_gpio_Switch/axi_gpio_Switch/ip2bus_data_i_D1_28" BEL
        "axi_gpio_Switch/axi_gpio_Switch/ip2bus_data_i_D1_29" BEL
        "axi_gpio_Switch/axi_gpio_Switch/ip2bus_data_i_D1_30" BEL
        "axi_gpio_Switch/axi_gpio_Switch/ip2bus_data_i_D1_31" BEL
        "axi_gpio_Switch/axi_gpio_Switch/ip2bus_rdack_i_D1" BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/GPIO_DBus_i_31" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/GPIO_DBus_i_29" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/GPIO_DBus_i_28" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/GPIO_DBus_i_30" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_data_in_xor_reg_0"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_data_in_xor_reg_1"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_data_in_xor_reg_2"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_data_in_xor_reg_3"
        BEL "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_xferAck_Reg" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_Data_In_0" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_Data_In_1" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_Data_In_2" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_Data_In_3" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/iGPIO_xferAck" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/GPIO_intr" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_OE_0" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_OE_1" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_OE_2" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_OE_3" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_Data_Out_0" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_Data_Out_1" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_Data_Out_2" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_Data_Out_3" BEL
        "axi_gpio_Switch/axi_gpio_Switch/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/irpt_rdack_d1"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly2"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/irpt_wrack_d1"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_status_reg_0"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_0"
        BEL "axi_gpio_Switch/axi_gpio_Switch/ip2Bus_WrAck_intr_reg_hole" BEL
        "axi_gpio_Switch/axi_gpio_Switch/ip2Bus_RdAck_intr_reg_hole" BEL
        "axi_gpio_Switch/axi_gpio_Switch/bus2ip_reset" BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_RdAck"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/Mshreg_gpio_io_i_d2_0"
        BEL "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_io_i_d2_0" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/Mshreg_gpio_io_i_d2_1"
        BEL "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_io_i_d2_1" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/Mshreg_gpio_io_i_d2_2"
        BEL "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_io_i_d2_2" BEL
        "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/Mshreg_gpio_io_i_d2_3"
        BEL "axi_gpio_Switch/axi_gpio_Switch/gpio_core_1/gpio_io_i_d2_3" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack_int_d1" BEL
        "axi_intc_0/axi_intc_0/ip2bus_wrack_int_d1" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_0" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_0" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_1" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_1" BEL
        "axi_intc_0/axi_intc_0/ip2bus_wrack" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/Irq" BEL
        "axi_iic_1/axi_iic_1/X_IIC/Rc_fifo_rd_d" BEL
        "axi_iic_1/axi_iic_1/X_IIC/Rc_fifo_wr_d" BEL
        "axi_iic_1/axi_iic_1/X_IIC/Tx_fifo_wr_d" BEL
        "axi_iic_1/axi_iic_1/X_IIC/Tx_fifo_rd_d" BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck" BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck" BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_7"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_6"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_5"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_4"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_3"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_2"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_1"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_0"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_7"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_6"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_5"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_4"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_3"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_2"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_1"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_0"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_wrack_d1"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_34"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_33"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_31"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_30"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_29"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_28"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_27"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_25"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_2"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL "axi_iic_1/axi_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/debounce_ct_2"
        BEL "axi_iic_1/axi_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/debounce_ct_1"
        BEL "axi_iic_1/axi_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/debounce_ct_0"
        BEL "axi_iic_1/axi_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_2"
        BEL "axi_iic_1/axi_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_1"
        BEL "axi_iic_1/axi_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/debounce_ct_0"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_0"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_1"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_2"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_3"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_4"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_6"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_7"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/Tx_fifo_rst" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/ro_prev_i" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/msms_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_9"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_8"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_7"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_6"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_5"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_4"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_3"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_2"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_1"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_0"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_9"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_8"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_7"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_6"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_5"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_4"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_3"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_2"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_1"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_0"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_9"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_8"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_7"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_6"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_5"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_4"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_3"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_2"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_1"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_0"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_9"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_8"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_7"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_6"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_5"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_4"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_3"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_2"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_1"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_0"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_9"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_8"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_7"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_6"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_5"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_4"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_3"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_2"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_1"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_0"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_9"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_8"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_7"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_6"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_5"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_4"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_3"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_2"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_1"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_0"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_9"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_8"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_7"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_6"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_5"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_4"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_3"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_2"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_1"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_0"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_9"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_8"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_7"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_6"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_5"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_4"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_3"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_2"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_1"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_0"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/cr_i_0" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/cr_i_1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/cr_i_2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/cr_i_3" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/cr_i_4" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/cr_i_5" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/cr_i_6" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/cr_i_7" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/adr_i_0" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/adr_i_1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/adr_i_2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/adr_i_3" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/adr_i_4" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/adr_i_5" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/adr_i_6" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_4" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_5" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_6" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_7" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/new_rcv_dta_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/Rc_fifo_rd" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/sr_i_0" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/sr_i_1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/sr_i_2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/sr_i_3" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/sr_i_4" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/sr_i_5" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/sr_i_6" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/sr_i_7" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/Tx_fifo_wr" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/state_FSM_FFd1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/state_FSM_FFd2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_0" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_3" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_4" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_5" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_6" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_7" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_8" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_9" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/state_FSM_FFd3" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd3" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd4" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_0" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_3" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_4" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_5" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_6" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_7" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_8" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_9" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/BITCNT/q_int_0" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/BITCNT/q_int_1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/BITCNT/q_int_2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/BITCNT/q_int_3" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/master_sda" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/slave_sda" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/al_i" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/AckDataState" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/dtc_i_d2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/scl_f_edg_d3" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/bus_busy_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/gen_stop_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/data_i2c_i_7" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/data_i2c_i_6" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/data_i2c_i_5" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/data_i2c_i_4" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/data_i2c_i_3" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/data_i2c_i_2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/data_i2c_i_1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/data_i2c_i_0" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/dtc_i_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/scl_f_edg_d2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/shift_reg_ld_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/scl_f_edg_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/msms_d2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/tx_under_prev_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/scl_cout_reg" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/rsta_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/bit_cnt_en" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/shift_reg_ld" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/new_rcv_dta_i" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/shift_reg_en" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/EarlyAckDataState" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/msms_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/ro_prev_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/dtre_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/scl_rin_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/sda_rin_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_7" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_6" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_5" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_4" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_3" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_0" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_7" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_6" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_5" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_4" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_3" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_0" BEL
        "axi_iic_1/axi_iic_1/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/READ_FIFO_I/Addr_Counters[3].FDRE_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/READ_FIFO_I/Addr_Counters[2].FDRE_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/READ_FIFO_I/Addr_Counters[1].FDRE_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/READ_FIFO_I/Addr_Counters[0].FDRE_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/READ_FIFO_I/Data_Exists_DFF" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_I/Addr_Counters[3].FDRE_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_I/Addr_Counters[2].FDRE_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_I/Addr_Counters[1].FDRE_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_I/Addr_Counters[0].FDRE_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_I/Data_Exists_DFF" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/rdByteCntr_0" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/rdByteCntr_1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/rdByteCntr_2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/rdByteCntr_3" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/rdByteCntr_4" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/rdByteCntr_5" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/rdByteCntr_6" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/rdByteCntr_7" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/callingReadAccess" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/ackDataState_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/earlyAckDataState_d1" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/rxCntDone" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I" BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I"
        BEL "axi_iic_1/axi_iic_1/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF" BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS"
        BEL "axi_iic_1/axi_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/Unstable_n" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/Tx_fifo_rd" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/msms_set_i" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/gen_stop" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/bus_busy" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/al_prevent" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/gen_start" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/abgc_i" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/sda_setup" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/tx_under_prev_i" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev" BEL
        "axi_iic_1/axi_iic_1/X_IIC/DYN_MASTER_I/firstDynStartSeen" BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1"
        BEL "axi_iic_1/axi_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/clean_cs" BEL
        "axi_iic_1/axi_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs" BEL
        "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/gpo_i_31" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/sda_cout_reg" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/srw_i" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/master_slave" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/txer_edge" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/txer_i" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/stop_scl_reg" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/msms_rst_i" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/sda_sample" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/aas_i" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/dtc_i" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/arb_lost" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/sm_stop" BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig"
        BEL
        "axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1"
        BEL "axi_iic_1/axi_iic_1/X_IIC/REG_INTERFACE_I/Rc_fifo_wr" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/i2c_header_en" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/EarlyAckHdr" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/scl_rising_edge" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/scl_falling_edge" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/detect_stop" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i" BEL
        "axi_iic_1/axi_iic_1/X_IIC/IIC_CONTROL_I/detect_start" BEL
        "axi_iic_1/axi_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/Mshreg_Noisy_d2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/Noisy_d2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/Mshreg_Noisy_d2" BEL
        "axi_iic_1/axi_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/Noisy_d2" BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132/SP"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132/DP"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131/SP"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131/DP"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132/SP"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM132/DP"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131/SP"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM131/DP"
        PIN "processing_system7_0/processing_system7_0/PS7_i_pins<357>" BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMB"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[7].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD"
        PIN
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<63>"
        PIN
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<62>"
        PIN
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<65>"
        PIN
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<64>"
        PIN
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<63>"
        PIN
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<62>"
        PIN
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<65>"
        PIN
        "axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[5].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram_pins<64>";
TIMEGRP axi_interconnect_1_reset_resync = BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0";
TIMEGRP axi_interconnect_1_reset_source = FFS(*) PADS(*);
PATH TS_axi_interconnect_1_reset_resync_path = FROM TIMEGRP
        "axi_interconnect_1_reset_source" TO TIMEGRP
        "axi_interconnect_1_reset_resync";
PATH "TS_axi_interconnect_1_reset_resync_path" TIG;
TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
SCHEMATIC END;

