// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_6 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_171_fu_312_p2;
reg   [0:0] icmp_ln86_171_reg_1218;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_172_fu_318_p2;
reg   [0:0] icmp_ln86_172_reg_1224;
reg   [0:0] icmp_ln86_172_reg_1224_pp0_iter1_reg;
wire   [0:0] icmp_ln86_173_fu_324_p2;
reg   [0:0] icmp_ln86_173_reg_1230;
wire   [0:0] icmp_ln86_174_fu_330_p2;
reg   [0:0] icmp_ln86_174_reg_1236;
reg   [0:0] icmp_ln86_174_reg_1236_pp0_iter1_reg;
reg   [0:0] icmp_ln86_174_reg_1236_pp0_iter2_reg;
reg   [0:0] icmp_ln86_174_reg_1236_pp0_iter3_reg;
wire   [0:0] icmp_ln86_175_fu_336_p2;
reg   [0:0] icmp_ln86_175_reg_1242;
wire   [0:0] icmp_ln86_176_fu_342_p2;
reg   [0:0] icmp_ln86_176_reg_1248;
reg   [0:0] icmp_ln86_176_reg_1248_pp0_iter1_reg;
reg   [0:0] icmp_ln86_176_reg_1248_pp0_iter2_reg;
wire   [0:0] icmp_ln86_177_fu_348_p2;
reg   [0:0] icmp_ln86_177_reg_1254;
reg   [0:0] icmp_ln86_177_reg_1254_pp0_iter1_reg;
reg   [0:0] icmp_ln86_177_reg_1254_pp0_iter2_reg;
wire   [0:0] icmp_ln86_178_fu_354_p2;
reg   [0:0] icmp_ln86_178_reg_1260;
reg   [0:0] icmp_ln86_178_reg_1260_pp0_iter1_reg;
wire   [0:0] icmp_ln86_179_fu_360_p2;
reg   [0:0] icmp_ln86_179_reg_1267;
wire   [0:0] icmp_ln86_180_fu_366_p2;
reg   [0:0] icmp_ln86_180_reg_1273;
reg   [0:0] icmp_ln86_180_reg_1273_pp0_iter1_reg;
reg   [0:0] icmp_ln86_180_reg_1273_pp0_iter2_reg;
reg   [0:0] icmp_ln86_180_reg_1273_pp0_iter3_reg;
reg   [0:0] icmp_ln86_180_reg_1273_pp0_iter4_reg;
wire   [0:0] icmp_ln86_181_fu_372_p2;
reg   [0:0] icmp_ln86_181_reg_1279;
reg   [0:0] icmp_ln86_181_reg_1279_pp0_iter1_reg;
reg   [0:0] icmp_ln86_181_reg_1279_pp0_iter2_reg;
reg   [0:0] icmp_ln86_181_reg_1279_pp0_iter3_reg;
reg   [0:0] icmp_ln86_181_reg_1279_pp0_iter4_reg;
wire   [0:0] icmp_ln86_182_fu_378_p2;
reg   [0:0] icmp_ln86_182_reg_1285;
wire   [0:0] icmp_ln86_183_fu_384_p2;
reg   [0:0] icmp_ln86_183_reg_1291;
reg   [0:0] icmp_ln86_183_reg_1291_pp0_iter1_reg;
wire   [0:0] icmp_ln86_184_fu_390_p2;
reg   [0:0] icmp_ln86_184_reg_1297;
reg   [0:0] icmp_ln86_184_reg_1297_pp0_iter1_reg;
wire   [0:0] icmp_ln86_185_fu_396_p2;
reg   [0:0] icmp_ln86_185_reg_1302;
reg   [0:0] icmp_ln86_185_reg_1302_pp0_iter1_reg;
reg   [0:0] icmp_ln86_185_reg_1302_pp0_iter2_reg;
wire   [0:0] icmp_ln86_186_fu_402_p2;
reg   [0:0] icmp_ln86_186_reg_1307;
reg   [0:0] icmp_ln86_186_reg_1307_pp0_iter1_reg;
reg   [0:0] icmp_ln86_186_reg_1307_pp0_iter2_reg;
wire   [0:0] icmp_ln86_187_fu_408_p2;
reg   [0:0] icmp_ln86_187_reg_1312;
reg   [0:0] icmp_ln86_187_reg_1312_pp0_iter1_reg;
reg   [0:0] icmp_ln86_187_reg_1312_pp0_iter2_reg;
wire   [0:0] icmp_ln86_188_fu_414_p2;
reg   [0:0] icmp_ln86_188_reg_1317;
reg   [0:0] icmp_ln86_188_reg_1317_pp0_iter1_reg;
reg   [0:0] icmp_ln86_188_reg_1317_pp0_iter2_reg;
reg   [0:0] icmp_ln86_188_reg_1317_pp0_iter3_reg;
wire   [0:0] icmp_ln86_189_fu_420_p2;
reg   [0:0] icmp_ln86_189_reg_1322;
reg   [0:0] icmp_ln86_189_reg_1322_pp0_iter1_reg;
reg   [0:0] icmp_ln86_189_reg_1322_pp0_iter2_reg;
reg   [0:0] icmp_ln86_189_reg_1322_pp0_iter3_reg;
wire   [0:0] icmp_ln86_190_fu_426_p2;
reg   [0:0] icmp_ln86_190_reg_1327;
reg   [0:0] icmp_ln86_190_reg_1327_pp0_iter1_reg;
reg   [0:0] icmp_ln86_190_reg_1327_pp0_iter2_reg;
reg   [0:0] icmp_ln86_190_reg_1327_pp0_iter3_reg;
wire   [0:0] icmp_ln86_191_fu_432_p2;
reg   [0:0] icmp_ln86_191_reg_1332;
reg   [0:0] icmp_ln86_191_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln86_191_reg_1332_pp0_iter2_reg;
reg   [0:0] icmp_ln86_191_reg_1332_pp0_iter3_reg;
reg   [0:0] icmp_ln86_191_reg_1332_pp0_iter4_reg;
wire   [0:0] icmp_ln86_192_fu_438_p2;
reg   [0:0] icmp_ln86_192_reg_1337;
reg   [0:0] icmp_ln86_192_reg_1337_pp0_iter1_reg;
reg   [0:0] icmp_ln86_192_reg_1337_pp0_iter2_reg;
reg   [0:0] icmp_ln86_192_reg_1337_pp0_iter3_reg;
reg   [0:0] icmp_ln86_192_reg_1337_pp0_iter4_reg;
wire   [0:0] icmp_ln86_193_fu_444_p2;
reg   [0:0] icmp_ln86_193_reg_1342;
reg   [0:0] icmp_ln86_193_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_193_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_193_reg_1342_pp0_iter3_reg;
reg   [0:0] icmp_ln86_193_reg_1342_pp0_iter4_reg;
wire   [0:0] icmp_ln86_194_fu_450_p2;
reg   [0:0] icmp_ln86_194_reg_1347;
reg   [0:0] icmp_ln86_194_reg_1347_pp0_iter1_reg;
reg   [0:0] icmp_ln86_194_reg_1347_pp0_iter2_reg;
reg   [0:0] icmp_ln86_194_reg_1347_pp0_iter3_reg;
reg   [0:0] icmp_ln86_194_reg_1347_pp0_iter4_reg;
reg   [0:0] icmp_ln86_194_reg_1347_pp0_iter5_reg;
wire   [0:0] icmp_ln86_195_fu_456_p2;
reg   [0:0] icmp_ln86_195_reg_1352;
reg   [0:0] icmp_ln86_195_reg_1352_pp0_iter1_reg;
reg   [0:0] icmp_ln86_195_reg_1352_pp0_iter2_reg;
reg   [0:0] icmp_ln86_195_reg_1352_pp0_iter3_reg;
reg   [0:0] icmp_ln86_195_reg_1352_pp0_iter4_reg;
reg   [0:0] icmp_ln86_195_reg_1352_pp0_iter5_reg;
reg   [0:0] icmp_ln86_195_reg_1352_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_462_p2;
reg   [0:0] xor_ln104_reg_1357;
wire   [0:0] and_ln102_fu_468_p2;
reg   [0:0] and_ln102_reg_1363;
reg   [0:0] and_ln102_reg_1363_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_480_p2;
reg   [0:0] and_ln104_reg_1370;
wire   [0:0] and_ln102_164_fu_486_p2;
reg   [0:0] and_ln102_164_reg_1376;
reg   [0:0] and_ln102_164_reg_1376_pp0_iter2_reg;
reg   [0:0] and_ln102_164_reg_1376_pp0_iter3_reg;
wire   [0:0] and_ln102_165_fu_500_p2;
reg   [0:0] and_ln102_165_reg_1383;
reg   [0:0] and_ln102_165_reg_1383_pp0_iter2_reg;
wire   [0:0] and_ln102_166_fu_504_p2;
reg   [0:0] and_ln102_166_reg_1390;
wire   [0:0] and_ln104_39_fu_528_p2;
reg   [0:0] and_ln104_39_reg_1396;
wire   [0:0] and_ln104_41_fu_555_p2;
reg   [0:0] and_ln104_41_reg_1402;
reg   [0:0] and_ln104_41_reg_1402_pp0_iter2_reg;
reg   [0:0] and_ln104_41_reg_1402_pp0_iter3_reg;
wire   [0:0] and_ln102_175_fu_561_p2;
reg   [0:0] and_ln102_175_reg_1408;
reg   [0:0] and_ln102_175_reg_1408_pp0_iter2_reg;
reg   [0:0] and_ln102_175_reg_1408_pp0_iter3_reg;
reg   [0:0] and_ln102_175_reg_1408_pp0_iter4_reg;
reg   [0:0] and_ln102_175_reg_1408_pp0_iter5_reg;
wire   [0:0] or_ln117_fu_577_p2;
reg   [0:0] or_ln117_reg_1414;
wire   [0:0] or_ln117_163_fu_583_p2;
reg   [0:0] or_ln117_163_reg_1419;
wire   [0:0] and_ln104_36_fu_594_p2;
reg   [0:0] and_ln104_36_reg_1425;
wire   [0:0] and_ln102_170_fu_603_p2;
reg   [0:0] and_ln102_170_reg_1430;
wire   [0:0] and_ln102_171_fu_608_p2;
reg   [0:0] and_ln102_171_reg_1436;
reg   [0:0] and_ln102_171_reg_1436_pp0_iter3_reg;
wire   [0:0] and_ln104_43_fu_621_p2;
reg   [0:0] and_ln104_43_reg_1442;
reg   [0:0] and_ln104_43_reg_1442_pp0_iter3_reg;
reg   [0:0] and_ln104_43_reg_1442_pp0_iter4_reg;
reg   [0:0] and_ln104_43_reg_1442_pp0_iter5_reg;
reg   [0:0] and_ln104_43_reg_1442_pp0_iter6_reg;
wire   [0:0] or_ln117_166_fu_682_p2;
reg   [0:0] or_ln117_166_reg_1448;
wire   [2:0] select_ln117_167_fu_696_p3;
reg   [2:0] select_ln117_167_reg_1453;
wire   [0:0] or_ln117_168_fu_704_p2;
reg   [0:0] or_ln117_168_reg_1458;
wire   [0:0] or_ln117_172_fu_709_p2;
reg   [0:0] or_ln117_172_reg_1465;
reg   [0:0] or_ln117_172_reg_1465_pp0_iter3_reg;
wire   [0:0] and_ln102_167_fu_714_p2;
reg   [0:0] and_ln102_167_reg_1472;
reg   [0:0] and_ln102_167_reg_1472_pp0_iter4_reg;
wire   [3:0] select_ln117_173_fu_814_p3;
reg   [3:0] select_ln117_173_reg_1479;
wire   [0:0] or_ln117_174_fu_821_p2;
reg   [0:0] or_ln117_174_reg_1484;
wire   [0:0] and_ln104_38_fu_830_p2;
reg   [0:0] and_ln104_38_reg_1491;
wire   [0:0] and_ln102_174_fu_839_p2;
reg   [0:0] and_ln102_174_reg_1496;
wire   [0:0] or_ln117_178_fu_911_p2;
reg   [0:0] or_ln117_178_reg_1502;
wire   [4:0] select_ln117_179_fu_925_p3;
reg   [4:0] select_ln117_179_reg_1507;
wire   [0:0] or_ln117_180_fu_933_p2;
reg   [0:0] or_ln117_180_reg_1512;
wire   [0:0] or_ln117_184_fu_938_p2;
reg   [0:0] or_ln117_184_reg_1519;
reg   [0:0] or_ln117_184_reg_1519_pp0_iter5_reg;
wire   [4:0] select_ln117_185_fu_1035_p3;
reg   [4:0] select_ln117_185_reg_1526;
wire   [0:0] or_ln117_186_fu_1051_p2;
reg   [0:0] or_ln117_186_reg_1531;
wire   [4:0] select_ln117_187_fu_1062_p3;
reg   [4:0] select_ln117_187_reg_1537;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln86_fu_300_p2;
wire   [0:0] icmp_ln86_170_fu_306_p2;
wire   [0:0] xor_ln104_82_fu_474_p2;
wire   [0:0] xor_ln104_83_fu_490_p2;
wire   [0:0] xor_ln104_85_fu_508_p2;
wire   [0:0] and_ln104_35_fu_495_p2;
wire   [0:0] xor_ln104_87_fu_523_p2;
wire   [0:0] xor_ln104_90_fu_534_p2;
wire   [0:0] and_ln104_37_fu_513_p2;
wire   [0:0] xor_ln104_91_fu_550_p2;
wire   [0:0] and_ln102_168_fu_518_p2;
wire   [0:0] xor_ln104_94_fu_566_p2;
wire   [0:0] and_ln104_40_fu_539_p2;
wire   [0:0] and_ln102_172_fu_545_p2;
wire   [0:0] and_ln104_42_fu_571_p2;
wire   [0:0] xor_ln104_84_fu_589_p2;
wire   [0:0] xor_ln104_95_fu_616_p2;
wire   [0:0] and_ln102_169_fu_599_p2;
wire   [0:0] xor_ln117_fu_631_p2;
wire   [0:0] or_ln117_189_fu_636_p2;
wire   [1:0] zext_ln117_fu_641_p1;
wire   [0:0] and_ln102_176_fu_612_p2;
wire   [1:0] select_ln117_fu_645_p3;
wire   [1:0] select_ln117_164_fu_657_p3;
wire   [0:0] or_ln117_164_fu_652_p2;
wire   [0:0] and_ln102_177_fu_626_p2;
wire   [2:0] zext_ln117_19_fu_664_p1;
wire   [0:0] or_ln117_165_fu_668_p2;
wire   [2:0] select_ln117_165_fu_674_p3;
wire   [2:0] select_ln117_166_fu_688_p3;
wire   [0:0] xor_ln104_88_fu_718_p2;
wire   [0:0] and_ln102_189_fu_728_p2;
wire   [0:0] xor_ln104_89_fu_723_p2;
wire   [0:0] and_ln102_190_fu_742_p2;
wire   [0:0] and_ln102_178_fu_733_p2;
wire   [0:0] or_ln117_167_fu_752_p2;
wire   [2:0] select_ln117_168_fu_757_p3;
wire   [0:0] and_ln102_179_fu_738_p2;
wire   [3:0] zext_ln117_20_fu_764_p1;
wire   [0:0] or_ln117_169_fu_768_p2;
wire   [3:0] select_ln117_169_fu_773_p3;
wire   [0:0] or_ln117_170_fu_780_p2;
wire   [0:0] and_ln102_180_fu_747_p2;
wire   [3:0] select_ln117_170_fu_784_p3;
wire   [0:0] or_ln117_171_fu_792_p2;
wire   [3:0] select_ln117_171_fu_798_p3;
wire   [3:0] select_ln117_172_fu_806_p3;
wire   [0:0] xor_ln104_86_fu_825_p2;
wire   [0:0] and_ln102_173_fu_835_p2;
wire   [0:0] and_ln102_181_fu_844_p2;
wire   [0:0] or_ln117_173_fu_857_p2;
wire   [0:0] and_ln102_182_fu_848_p2;
wire   [3:0] select_ln117_174_fu_862_p3;
wire   [0:0] or_ln117_175_fu_869_p2;
wire   [3:0] select_ln117_175_fu_874_p3;
wire   [3:0] select_ln117_176_fu_885_p3;
wire   [0:0] or_ln117_176_fu_881_p2;
wire   [0:0] and_ln102_183_fu_852_p2;
wire   [4:0] zext_ln117_21_fu_893_p1;
wire   [0:0] or_ln117_177_fu_897_p2;
wire   [4:0] select_ln117_177_fu_903_p3;
wire   [4:0] select_ln117_178_fu_917_p3;
wire   [0:0] xor_ln104_92_fu_943_p2;
wire   [0:0] and_ln102_191_fu_953_p2;
wire   [0:0] xor_ln104_93_fu_948_p2;
wire   [0:0] and_ln102_192_fu_967_p2;
wire   [0:0] and_ln102_184_fu_958_p2;
wire   [0:0] or_ln117_179_fu_977_p2;
wire   [0:0] and_ln102_185_fu_963_p2;
wire   [4:0] select_ln117_180_fu_982_p3;
wire   [0:0] or_ln117_181_fu_989_p2;
wire   [4:0] select_ln117_181_fu_994_p3;
wire   [0:0] or_ln117_182_fu_1001_p2;
wire   [0:0] and_ln102_186_fu_972_p2;
wire   [4:0] select_ln117_182_fu_1005_p3;
wire   [0:0] or_ln117_183_fu_1013_p2;
wire   [4:0] select_ln117_183_fu_1019_p3;
wire   [4:0] select_ln117_184_fu_1027_p3;
wire   [0:0] and_ln102_187_fu_1042_p2;
wire   [0:0] or_ln117_185_fu_1046_p2;
wire   [4:0] select_ln117_186_fu_1055_p3;
wire   [0:0] and_ln102_188_fu_1070_p2;
wire   [0:0] or_ln117_187_fu_1074_p2;
wire   [11:0] tmp_fu_1090_p57;
wire   [4:0] tmp_fu_1090_p58;
wire   [0:0] or_ln117_188_fu_1079_p2;
wire   [11:0] tmp_fu_1090_p59;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
wire   [4:0] tmp_fu_1090_p1;
wire   [4:0] tmp_fu_1090_p3;
wire   [4:0] tmp_fu_1090_p5;
wire   [4:0] tmp_fu_1090_p7;
wire   [4:0] tmp_fu_1090_p9;
wire   [4:0] tmp_fu_1090_p11;
wire   [4:0] tmp_fu_1090_p13;
wire   [4:0] tmp_fu_1090_p15;
wire   [4:0] tmp_fu_1090_p17;
wire   [4:0] tmp_fu_1090_p19;
wire   [4:0] tmp_fu_1090_p21;
wire   [4:0] tmp_fu_1090_p23;
wire   [4:0] tmp_fu_1090_p25;
wire   [4:0] tmp_fu_1090_p27;
wire   [4:0] tmp_fu_1090_p29;
wire   [4:0] tmp_fu_1090_p31;
wire  signed [4:0] tmp_fu_1090_p33;
wire  signed [4:0] tmp_fu_1090_p35;
wire  signed [4:0] tmp_fu_1090_p37;
wire  signed [4:0] tmp_fu_1090_p39;
wire  signed [4:0] tmp_fu_1090_p41;
wire  signed [4:0] tmp_fu_1090_p43;
wire  signed [4:0] tmp_fu_1090_p45;
wire  signed [4:0] tmp_fu_1090_p47;
wire  signed [4:0] tmp_fu_1090_p49;
wire  signed [4:0] tmp_fu_1090_p51;
wire  signed [4:0] tmp_fu_1090_p53;
wire  signed [4:0] tmp_fu_1090_p55;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_57_5_12_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_57_5_12_1_1_x_U1235(
    .din0(12'd255),
    .din1(12'd1276),
    .din2(12'd587),
    .din3(12'd1763),
    .din4(12'd4095),
    .din5(12'd591),
    .din6(12'd3680),
    .din7(12'd30),
    .din8(12'd757),
    .din9(12'd3703),
    .din10(12'd244),
    .din11(12'd1073),
    .din12(12'd3722),
    .din13(12'd3590),
    .din14(12'd239),
    .din15(12'd3654),
    .din16(12'd190),
    .din17(12'd1922),
    .din18(12'd3597),
    .din19(12'd112),
    .din20(12'd4063),
    .din21(12'd1689),
    .din22(12'd396),
    .din23(12'd3549),
    .din24(12'd3615),
    .din25(12'd4078),
    .din26(12'd3739),
    .din27(12'd254),
    .def(tmp_fu_1090_p57),
    .sel(tmp_fu_1090_p58),
    .dout(tmp_fu_1090_p59)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_164_reg_1376 <= and_ln102_164_fu_486_p2;
        and_ln102_164_reg_1376_pp0_iter2_reg <= and_ln102_164_reg_1376;
        and_ln102_164_reg_1376_pp0_iter3_reg <= and_ln102_164_reg_1376_pp0_iter2_reg;
        and_ln102_165_reg_1383 <= and_ln102_165_fu_500_p2;
        and_ln102_165_reg_1383_pp0_iter2_reg <= and_ln102_165_reg_1383;
        and_ln102_166_reg_1390 <= and_ln102_166_fu_504_p2;
        and_ln102_167_reg_1472 <= and_ln102_167_fu_714_p2;
        and_ln102_167_reg_1472_pp0_iter4_reg <= and_ln102_167_reg_1472;
        and_ln102_170_reg_1430 <= and_ln102_170_fu_603_p2;
        and_ln102_171_reg_1436 <= and_ln102_171_fu_608_p2;
        and_ln102_171_reg_1436_pp0_iter3_reg <= and_ln102_171_reg_1436;
        and_ln102_174_reg_1496 <= and_ln102_174_fu_839_p2;
        and_ln102_175_reg_1408 <= and_ln102_175_fu_561_p2;
        and_ln102_175_reg_1408_pp0_iter2_reg <= and_ln102_175_reg_1408;
        and_ln102_175_reg_1408_pp0_iter3_reg <= and_ln102_175_reg_1408_pp0_iter2_reg;
        and_ln102_175_reg_1408_pp0_iter4_reg <= and_ln102_175_reg_1408_pp0_iter3_reg;
        and_ln102_175_reg_1408_pp0_iter5_reg <= and_ln102_175_reg_1408_pp0_iter4_reg;
        and_ln102_reg_1363 <= and_ln102_fu_468_p2;
        and_ln102_reg_1363_pp0_iter1_reg <= and_ln102_reg_1363;
        and_ln104_36_reg_1425 <= and_ln104_36_fu_594_p2;
        and_ln104_38_reg_1491 <= and_ln104_38_fu_830_p2;
        and_ln104_39_reg_1396 <= and_ln104_39_fu_528_p2;
        and_ln104_41_reg_1402 <= and_ln104_41_fu_555_p2;
        and_ln104_41_reg_1402_pp0_iter2_reg <= and_ln104_41_reg_1402;
        and_ln104_41_reg_1402_pp0_iter3_reg <= and_ln104_41_reg_1402_pp0_iter2_reg;
        and_ln104_43_reg_1442 <= and_ln104_43_fu_621_p2;
        and_ln104_43_reg_1442_pp0_iter3_reg <= and_ln104_43_reg_1442;
        and_ln104_43_reg_1442_pp0_iter4_reg <= and_ln104_43_reg_1442_pp0_iter3_reg;
        and_ln104_43_reg_1442_pp0_iter5_reg <= and_ln104_43_reg_1442_pp0_iter4_reg;
        and_ln104_43_reg_1442_pp0_iter6_reg <= and_ln104_43_reg_1442_pp0_iter5_reg;
        and_ln104_reg_1370 <= and_ln104_fu_480_p2;
        icmp_ln86_171_reg_1218 <= icmp_ln86_171_fu_312_p2;
        icmp_ln86_172_reg_1224 <= icmp_ln86_172_fu_318_p2;
        icmp_ln86_172_reg_1224_pp0_iter1_reg <= icmp_ln86_172_reg_1224;
        icmp_ln86_173_reg_1230 <= icmp_ln86_173_fu_324_p2;
        icmp_ln86_174_reg_1236 <= icmp_ln86_174_fu_330_p2;
        icmp_ln86_174_reg_1236_pp0_iter1_reg <= icmp_ln86_174_reg_1236;
        icmp_ln86_174_reg_1236_pp0_iter2_reg <= icmp_ln86_174_reg_1236_pp0_iter1_reg;
        icmp_ln86_174_reg_1236_pp0_iter3_reg <= icmp_ln86_174_reg_1236_pp0_iter2_reg;
        icmp_ln86_175_reg_1242 <= icmp_ln86_175_fu_336_p2;
        icmp_ln86_176_reg_1248 <= icmp_ln86_176_fu_342_p2;
        icmp_ln86_176_reg_1248_pp0_iter1_reg <= icmp_ln86_176_reg_1248;
        icmp_ln86_176_reg_1248_pp0_iter2_reg <= icmp_ln86_176_reg_1248_pp0_iter1_reg;
        icmp_ln86_177_reg_1254 <= icmp_ln86_177_fu_348_p2;
        icmp_ln86_177_reg_1254_pp0_iter1_reg <= icmp_ln86_177_reg_1254;
        icmp_ln86_177_reg_1254_pp0_iter2_reg <= icmp_ln86_177_reg_1254_pp0_iter1_reg;
        icmp_ln86_178_reg_1260 <= icmp_ln86_178_fu_354_p2;
        icmp_ln86_178_reg_1260_pp0_iter1_reg <= icmp_ln86_178_reg_1260;
        icmp_ln86_179_reg_1267 <= icmp_ln86_179_fu_360_p2;
        icmp_ln86_180_reg_1273 <= icmp_ln86_180_fu_366_p2;
        icmp_ln86_180_reg_1273_pp0_iter1_reg <= icmp_ln86_180_reg_1273;
        icmp_ln86_180_reg_1273_pp0_iter2_reg <= icmp_ln86_180_reg_1273_pp0_iter1_reg;
        icmp_ln86_180_reg_1273_pp0_iter3_reg <= icmp_ln86_180_reg_1273_pp0_iter2_reg;
        icmp_ln86_180_reg_1273_pp0_iter4_reg <= icmp_ln86_180_reg_1273_pp0_iter3_reg;
        icmp_ln86_181_reg_1279 <= icmp_ln86_181_fu_372_p2;
        icmp_ln86_181_reg_1279_pp0_iter1_reg <= icmp_ln86_181_reg_1279;
        icmp_ln86_181_reg_1279_pp0_iter2_reg <= icmp_ln86_181_reg_1279_pp0_iter1_reg;
        icmp_ln86_181_reg_1279_pp0_iter3_reg <= icmp_ln86_181_reg_1279_pp0_iter2_reg;
        icmp_ln86_181_reg_1279_pp0_iter4_reg <= icmp_ln86_181_reg_1279_pp0_iter3_reg;
        icmp_ln86_182_reg_1285 <= icmp_ln86_182_fu_378_p2;
        icmp_ln86_183_reg_1291 <= icmp_ln86_183_fu_384_p2;
        icmp_ln86_183_reg_1291_pp0_iter1_reg <= icmp_ln86_183_reg_1291;
        icmp_ln86_184_reg_1297 <= icmp_ln86_184_fu_390_p2;
        icmp_ln86_184_reg_1297_pp0_iter1_reg <= icmp_ln86_184_reg_1297;
        icmp_ln86_185_reg_1302 <= icmp_ln86_185_fu_396_p2;
        icmp_ln86_185_reg_1302_pp0_iter1_reg <= icmp_ln86_185_reg_1302;
        icmp_ln86_185_reg_1302_pp0_iter2_reg <= icmp_ln86_185_reg_1302_pp0_iter1_reg;
        icmp_ln86_186_reg_1307 <= icmp_ln86_186_fu_402_p2;
        icmp_ln86_186_reg_1307_pp0_iter1_reg <= icmp_ln86_186_reg_1307;
        icmp_ln86_186_reg_1307_pp0_iter2_reg <= icmp_ln86_186_reg_1307_pp0_iter1_reg;
        icmp_ln86_187_reg_1312 <= icmp_ln86_187_fu_408_p2;
        icmp_ln86_187_reg_1312_pp0_iter1_reg <= icmp_ln86_187_reg_1312;
        icmp_ln86_187_reg_1312_pp0_iter2_reg <= icmp_ln86_187_reg_1312_pp0_iter1_reg;
        icmp_ln86_188_reg_1317 <= icmp_ln86_188_fu_414_p2;
        icmp_ln86_188_reg_1317_pp0_iter1_reg <= icmp_ln86_188_reg_1317;
        icmp_ln86_188_reg_1317_pp0_iter2_reg <= icmp_ln86_188_reg_1317_pp0_iter1_reg;
        icmp_ln86_188_reg_1317_pp0_iter3_reg <= icmp_ln86_188_reg_1317_pp0_iter2_reg;
        icmp_ln86_189_reg_1322 <= icmp_ln86_189_fu_420_p2;
        icmp_ln86_189_reg_1322_pp0_iter1_reg <= icmp_ln86_189_reg_1322;
        icmp_ln86_189_reg_1322_pp0_iter2_reg <= icmp_ln86_189_reg_1322_pp0_iter1_reg;
        icmp_ln86_189_reg_1322_pp0_iter3_reg <= icmp_ln86_189_reg_1322_pp0_iter2_reg;
        icmp_ln86_190_reg_1327 <= icmp_ln86_190_fu_426_p2;
        icmp_ln86_190_reg_1327_pp0_iter1_reg <= icmp_ln86_190_reg_1327;
        icmp_ln86_190_reg_1327_pp0_iter2_reg <= icmp_ln86_190_reg_1327_pp0_iter1_reg;
        icmp_ln86_190_reg_1327_pp0_iter3_reg <= icmp_ln86_190_reg_1327_pp0_iter2_reg;
        icmp_ln86_191_reg_1332 <= icmp_ln86_191_fu_432_p2;
        icmp_ln86_191_reg_1332_pp0_iter1_reg <= icmp_ln86_191_reg_1332;
        icmp_ln86_191_reg_1332_pp0_iter2_reg <= icmp_ln86_191_reg_1332_pp0_iter1_reg;
        icmp_ln86_191_reg_1332_pp0_iter3_reg <= icmp_ln86_191_reg_1332_pp0_iter2_reg;
        icmp_ln86_191_reg_1332_pp0_iter4_reg <= icmp_ln86_191_reg_1332_pp0_iter3_reg;
        icmp_ln86_192_reg_1337 <= icmp_ln86_192_fu_438_p2;
        icmp_ln86_192_reg_1337_pp0_iter1_reg <= icmp_ln86_192_reg_1337;
        icmp_ln86_192_reg_1337_pp0_iter2_reg <= icmp_ln86_192_reg_1337_pp0_iter1_reg;
        icmp_ln86_192_reg_1337_pp0_iter3_reg <= icmp_ln86_192_reg_1337_pp0_iter2_reg;
        icmp_ln86_192_reg_1337_pp0_iter4_reg <= icmp_ln86_192_reg_1337_pp0_iter3_reg;
        icmp_ln86_193_reg_1342 <= icmp_ln86_193_fu_444_p2;
        icmp_ln86_193_reg_1342_pp0_iter1_reg <= icmp_ln86_193_reg_1342;
        icmp_ln86_193_reg_1342_pp0_iter2_reg <= icmp_ln86_193_reg_1342_pp0_iter1_reg;
        icmp_ln86_193_reg_1342_pp0_iter3_reg <= icmp_ln86_193_reg_1342_pp0_iter2_reg;
        icmp_ln86_193_reg_1342_pp0_iter4_reg <= icmp_ln86_193_reg_1342_pp0_iter3_reg;
        icmp_ln86_194_reg_1347 <= icmp_ln86_194_fu_450_p2;
        icmp_ln86_194_reg_1347_pp0_iter1_reg <= icmp_ln86_194_reg_1347;
        icmp_ln86_194_reg_1347_pp0_iter2_reg <= icmp_ln86_194_reg_1347_pp0_iter1_reg;
        icmp_ln86_194_reg_1347_pp0_iter3_reg <= icmp_ln86_194_reg_1347_pp0_iter2_reg;
        icmp_ln86_194_reg_1347_pp0_iter4_reg <= icmp_ln86_194_reg_1347_pp0_iter3_reg;
        icmp_ln86_194_reg_1347_pp0_iter5_reg <= icmp_ln86_194_reg_1347_pp0_iter4_reg;
        icmp_ln86_195_reg_1352 <= icmp_ln86_195_fu_456_p2;
        icmp_ln86_195_reg_1352_pp0_iter1_reg <= icmp_ln86_195_reg_1352;
        icmp_ln86_195_reg_1352_pp0_iter2_reg <= icmp_ln86_195_reg_1352_pp0_iter1_reg;
        icmp_ln86_195_reg_1352_pp0_iter3_reg <= icmp_ln86_195_reg_1352_pp0_iter2_reg;
        icmp_ln86_195_reg_1352_pp0_iter4_reg <= icmp_ln86_195_reg_1352_pp0_iter3_reg;
        icmp_ln86_195_reg_1352_pp0_iter5_reg <= icmp_ln86_195_reg_1352_pp0_iter4_reg;
        icmp_ln86_195_reg_1352_pp0_iter6_reg <= icmp_ln86_195_reg_1352_pp0_iter5_reg;
        or_ln117_163_reg_1419 <= or_ln117_163_fu_583_p2;
        or_ln117_166_reg_1448 <= or_ln117_166_fu_682_p2;
        or_ln117_168_reg_1458 <= or_ln117_168_fu_704_p2;
        or_ln117_172_reg_1465 <= or_ln117_172_fu_709_p2;
        or_ln117_172_reg_1465_pp0_iter3_reg <= or_ln117_172_reg_1465;
        or_ln117_174_reg_1484 <= or_ln117_174_fu_821_p2;
        or_ln117_178_reg_1502 <= or_ln117_178_fu_911_p2;
        or_ln117_180_reg_1512 <= or_ln117_180_fu_933_p2;
        or_ln117_184_reg_1519 <= or_ln117_184_fu_938_p2;
        or_ln117_184_reg_1519_pp0_iter5_reg <= or_ln117_184_reg_1519;
        or_ln117_186_reg_1531 <= or_ln117_186_fu_1051_p2;
        or_ln117_reg_1414 <= or_ln117_fu_577_p2;
        select_ln117_167_reg_1453 <= select_ln117_167_fu_696_p3;
        select_ln117_173_reg_1479 <= select_ln117_173_fu_814_p3;
        select_ln117_179_reg_1507 <= select_ln117_179_fu_925_p3;
        select_ln117_185_reg_1526 <= select_ln117_185_fu_1035_p3;
        select_ln117_187_reg_1537 <= select_ln117_187_fu_1062_p3;
        xor_ln104_reg_1357 <= xor_ln104_fu_462_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_164_fu_486_p2 = (xor_ln104_reg_1357 & icmp_ln86_171_reg_1218);

assign and_ln102_165_fu_500_p2 = (icmp_ln86_172_reg_1224 & and_ln102_reg_1363);

assign and_ln102_166_fu_504_p2 = (icmp_ln86_173_reg_1230 & and_ln104_reg_1370);

assign and_ln102_167_fu_714_p2 = (icmp_ln86_174_reg_1236_pp0_iter2_reg & and_ln102_164_reg_1376_pp0_iter2_reg);

assign and_ln102_168_fu_518_p2 = (icmp_ln86_175_reg_1242 & and_ln104_35_fu_495_p2);

assign and_ln102_169_fu_599_p2 = (icmp_ln86_176_reg_1248_pp0_iter1_reg & and_ln102_165_reg_1383);

assign and_ln102_170_fu_603_p2 = (icmp_ln86_177_reg_1254_pp0_iter1_reg & and_ln104_36_fu_594_p2);

assign and_ln102_171_fu_608_p2 = (icmp_ln86_178_reg_1260_pp0_iter1_reg & and_ln102_166_reg_1390);

assign and_ln102_172_fu_545_p2 = (icmp_ln86_179_reg_1267 & and_ln104_37_fu_513_p2);

assign and_ln102_173_fu_835_p2 = (icmp_ln86_180_reg_1273_pp0_iter3_reg & and_ln102_167_reg_1472);

assign and_ln102_174_fu_839_p2 = (icmp_ln86_181_reg_1279_pp0_iter3_reg & and_ln104_38_fu_830_p2);

assign and_ln102_175_fu_561_p2 = (icmp_ln86_182_reg_1285 & and_ln102_168_fu_518_p2);

assign and_ln102_176_fu_612_p2 = (icmp_ln86_183_reg_1291_pp0_iter1_reg & and_ln104_39_reg_1396);

assign and_ln102_177_fu_626_p2 = (icmp_ln86_184_reg_1297_pp0_iter1_reg & and_ln102_169_fu_599_p2);

assign and_ln102_178_fu_733_p2 = (and_ln102_189_fu_728_p2 & and_ln102_165_reg_1383_pp0_iter2_reg);

assign and_ln102_179_fu_738_p2 = (icmp_ln86_186_reg_1307_pp0_iter2_reg & and_ln102_170_reg_1430);

assign and_ln102_180_fu_747_p2 = (and_ln104_36_reg_1425 & and_ln102_190_fu_742_p2);

assign and_ln102_181_fu_844_p2 = (icmp_ln86_188_reg_1317_pp0_iter3_reg & and_ln102_171_reg_1436_pp0_iter3_reg);

assign and_ln102_182_fu_848_p2 = (icmp_ln86_189_reg_1322_pp0_iter3_reg & and_ln104_41_reg_1402_pp0_iter3_reg);

assign and_ln102_183_fu_852_p2 = (icmp_ln86_190_reg_1327_pp0_iter3_reg & and_ln102_173_fu_835_p2);

assign and_ln102_184_fu_958_p2 = (and_ln102_191_fu_953_p2 & and_ln102_167_reg_1472_pp0_iter4_reg);

assign and_ln102_185_fu_963_p2 = (icmp_ln86_192_reg_1337_pp0_iter4_reg & and_ln102_174_reg_1496);

assign and_ln102_186_fu_972_p2 = (and_ln104_38_reg_1491 & and_ln102_192_fu_967_p2);

assign and_ln102_187_fu_1042_p2 = (icmp_ln86_194_reg_1347_pp0_iter5_reg & and_ln102_175_reg_1408_pp0_iter5_reg);

assign and_ln102_188_fu_1070_p2 = (icmp_ln86_195_reg_1352_pp0_iter6_reg & and_ln104_43_reg_1442_pp0_iter6_reg);

assign and_ln102_189_fu_728_p2 = (xor_ln104_88_fu_718_p2 & icmp_ln86_185_reg_1302_pp0_iter2_reg);

assign and_ln102_190_fu_742_p2 = (xor_ln104_89_fu_723_p2 & icmp_ln86_187_reg_1312_pp0_iter2_reg);

assign and_ln102_191_fu_953_p2 = (xor_ln104_92_fu_943_p2 & icmp_ln86_191_reg_1332_pp0_iter4_reg);

assign and_ln102_192_fu_967_p2 = (xor_ln104_93_fu_948_p2 & icmp_ln86_193_reg_1342_pp0_iter4_reg);

assign and_ln102_fu_468_p2 = (icmp_ln86_fu_300_p2 & icmp_ln86_170_fu_306_p2);

assign and_ln104_35_fu_495_p2 = (xor_ln104_reg_1357 & xor_ln104_83_fu_490_p2);

assign and_ln104_36_fu_594_p2 = (xor_ln104_84_fu_589_p2 & and_ln102_reg_1363_pp0_iter1_reg);

assign and_ln104_37_fu_513_p2 = (xor_ln104_85_fu_508_p2 & and_ln104_reg_1370);

assign and_ln104_38_fu_830_p2 = (xor_ln104_86_fu_825_p2 & and_ln102_164_reg_1376_pp0_iter3_reg);

assign and_ln104_39_fu_528_p2 = (xor_ln104_87_fu_523_p2 & and_ln104_35_fu_495_p2);

assign and_ln104_40_fu_539_p2 = (xor_ln104_90_fu_534_p2 & and_ln102_166_fu_504_p2);

assign and_ln104_41_fu_555_p2 = (xor_ln104_91_fu_550_p2 & and_ln104_37_fu_513_p2);

assign and_ln104_42_fu_571_p2 = (xor_ln104_94_fu_566_p2 & and_ln102_168_fu_518_p2);

assign and_ln104_43_fu_621_p2 = (xor_ln104_95_fu_616_p2 & and_ln104_39_reg_1396);

assign and_ln104_fu_480_p2 = (xor_ln104_82_fu_474_p2 & icmp_ln86_fu_300_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_188_fu_1079_p2[0:0] == 1'b1) ? tmp_fu_1090_p59 : 12'd0);

assign icmp_ln86_170_fu_306_p2 = (($signed(p_read2_int_reg) < $signed(18'd1703)) ? 1'b1 : 1'b0);

assign icmp_ln86_171_fu_312_p2 = (($signed(p_read9_int_reg) < $signed(18'd595)) ? 1'b1 : 1'b0);

assign icmp_ln86_172_fu_318_p2 = (($signed(p_read11_int_reg) < $signed(18'd1516)) ? 1'b1 : 1'b0);

assign icmp_ln86_173_fu_324_p2 = (($signed(p_read11_int_reg) < $signed(18'd2007)) ? 1'b1 : 1'b0);

assign icmp_ln86_174_fu_330_p2 = (($signed(p_read7_int_reg) < $signed(18'd262040)) ? 1'b1 : 1'b0);

assign icmp_ln86_175_fu_336_p2 = (($signed(p_read7_int_reg) < $signed(18'd1231)) ? 1'b1 : 1'b0);

assign icmp_ln86_176_fu_342_p2 = (($signed(p_read3_int_reg) < $signed(18'd1064)) ? 1'b1 : 1'b0);

assign icmp_ln86_177_fu_348_p2 = (($signed(p_read3_int_reg) < $signed(18'd1033)) ? 1'b1 : 1'b0);

assign icmp_ln86_178_fu_354_p2 = (($signed(p_read7_int_reg) < $signed(18'd1667)) ? 1'b1 : 1'b0);

assign icmp_ln86_179_fu_360_p2 = (($signed(p_read3_int_reg) < $signed(18'd2109)) ? 1'b1 : 1'b0);

assign icmp_ln86_180_fu_366_p2 = (($signed(p_read4_int_reg) < $signed(18'd1018)) ? 1'b1 : 1'b0);

assign icmp_ln86_181_fu_372_p2 = (($signed(p_read6_int_reg) < $signed(18'd162)) ? 1'b1 : 1'b0);

assign icmp_ln86_182_fu_378_p2 = (($signed(p_read11_int_reg) < $signed(18'd3818)) ? 1'b1 : 1'b0);

assign icmp_ln86_183_fu_384_p2 = (($signed(p_read4_int_reg) < $signed(18'd2580)) ? 1'b1 : 1'b0);

assign icmp_ln86_184_fu_390_p2 = (($signed(p_read11_int_reg) < $signed(18'd1104)) ? 1'b1 : 1'b0);

assign icmp_ln86_185_fu_396_p2 = (($signed(p_read11_int_reg) < $signed(18'd1350)) ? 1'b1 : 1'b0);

assign icmp_ln86_186_fu_402_p2 = (($signed(p_read11_int_reg) < $signed(18'd1531)) ? 1'b1 : 1'b0);

assign icmp_ln86_187_fu_408_p2 = (($signed(p_read7_int_reg) < $signed(18'd599)) ? 1'b1 : 1'b0);

assign icmp_ln86_188_fu_414_p2 = (($signed(p_read8_int_reg) < $signed(18'd303)) ? 1'b1 : 1'b0);

assign icmp_ln86_189_fu_420_p2 = (($signed(p_read11_int_reg) < $signed(18'd2013)) ? 1'b1 : 1'b0);

assign icmp_ln86_190_fu_426_p2 = (($signed(p_read10_int_reg) < $signed(18'd261335)) ? 1'b1 : 1'b0);

assign icmp_ln86_191_fu_432_p2 = (($signed(p_read9_int_reg) < $signed(18'd261694)) ? 1'b1 : 1'b0);

assign icmp_ln86_192_fu_438_p2 = (($signed(p_read5_int_reg) < $signed(18'd261769)) ? 1'b1 : 1'b0);

assign icmp_ln86_193_fu_444_p2 = (($signed(p_read11_int_reg) < $signed(18'd2540)) ? 1'b1 : 1'b0);

assign icmp_ln86_194_fu_450_p2 = (($signed(p_read1_int_reg) < $signed(18'd905)) ? 1'b1 : 1'b0);

assign icmp_ln86_195_fu_456_p2 = (($signed(p_read3_int_reg) < $signed(18'd3641)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_300_p2 = (($signed(p_read11_int_reg) < $signed(18'd2082)) ? 1'b1 : 1'b0);

assign or_ln117_163_fu_583_p2 = (or_ln117_fu_577_p2 | and_ln104_42_fu_571_p2);

assign or_ln117_164_fu_652_p2 = (or_ln117_163_reg_1419 | and_ln102_176_fu_612_p2);

assign or_ln117_165_fu_668_p2 = (or_ln117_164_fu_652_p2 | and_ln102_177_fu_626_p2);

assign or_ln117_166_fu_682_p2 = (or_ln117_164_fu_652_p2 | and_ln102_169_fu_599_p2);

assign or_ln117_167_fu_752_p2 = (or_ln117_166_reg_1448 | and_ln102_178_fu_733_p2);

assign or_ln117_168_fu_704_p2 = (or_ln117_164_fu_652_p2 | and_ln102_165_reg_1383);

assign or_ln117_169_fu_768_p2 = (or_ln117_168_reg_1458 | and_ln102_179_fu_738_p2);

assign or_ln117_170_fu_780_p2 = (or_ln117_168_reg_1458 | and_ln102_170_reg_1430);

assign or_ln117_171_fu_792_p2 = (or_ln117_170_fu_780_p2 | and_ln102_180_fu_747_p2);

assign or_ln117_172_fu_709_p2 = (or_ln117_164_fu_652_p2 | and_ln102_reg_1363_pp0_iter1_reg);

assign or_ln117_173_fu_857_p2 = (or_ln117_172_reg_1465_pp0_iter3_reg | and_ln102_181_fu_844_p2);

assign or_ln117_174_fu_821_p2 = (or_ln117_172_reg_1465 | and_ln102_171_reg_1436);

assign or_ln117_175_fu_869_p2 = (or_ln117_174_reg_1484 | and_ln102_182_fu_848_p2);

assign or_ln117_176_fu_881_p2 = (or_ln117_174_reg_1484 | and_ln104_41_reg_1402_pp0_iter3_reg);

assign or_ln117_177_fu_897_p2 = (or_ln117_176_fu_881_p2 | and_ln102_183_fu_852_p2);

assign or_ln117_178_fu_911_p2 = (or_ln117_176_fu_881_p2 | and_ln102_173_fu_835_p2);

assign or_ln117_179_fu_977_p2 = (or_ln117_178_reg_1502 | and_ln102_184_fu_958_p2);

assign or_ln117_180_fu_933_p2 = (or_ln117_176_fu_881_p2 | and_ln102_167_reg_1472);

assign or_ln117_181_fu_989_p2 = (or_ln117_180_reg_1512 | and_ln102_185_fu_963_p2);

assign or_ln117_182_fu_1001_p2 = (or_ln117_180_reg_1512 | and_ln102_174_reg_1496);

assign or_ln117_183_fu_1013_p2 = (or_ln117_182_fu_1001_p2 | and_ln102_186_fu_972_p2);

assign or_ln117_184_fu_938_p2 = (or_ln117_176_fu_881_p2 | and_ln102_164_reg_1376_pp0_iter3_reg);

assign or_ln117_185_fu_1046_p2 = (or_ln117_184_reg_1519_pp0_iter5_reg | and_ln102_187_fu_1042_p2);

assign or_ln117_186_fu_1051_p2 = (or_ln117_184_reg_1519_pp0_iter5_reg | and_ln102_175_reg_1408_pp0_iter5_reg);

assign or_ln117_187_fu_1074_p2 = (or_ln117_186_reg_1531 | and_ln102_188_fu_1070_p2);

assign or_ln117_188_fu_1079_p2 = (or_ln117_186_reg_1531 | and_ln104_43_reg_1442_pp0_iter6_reg);

assign or_ln117_189_fu_636_p2 = (xor_ln117_fu_631_p2 | icmp_ln86_178_reg_1260_pp0_iter1_reg);

assign or_ln117_fu_577_p2 = (and_ln104_40_fu_539_p2 | and_ln102_172_fu_545_p2);

assign select_ln117_164_fu_657_p3 = ((or_ln117_163_reg_1419[0:0] == 1'b1) ? select_ln117_fu_645_p3 : 2'd3);

assign select_ln117_165_fu_674_p3 = ((or_ln117_164_fu_652_p2[0:0] == 1'b1) ? zext_ln117_19_fu_664_p1 : 3'd4);

assign select_ln117_166_fu_688_p3 = ((or_ln117_165_fu_668_p2[0:0] == 1'b1) ? select_ln117_165_fu_674_p3 : 3'd5);

assign select_ln117_167_fu_696_p3 = ((or_ln117_166_fu_682_p2[0:0] == 1'b1) ? select_ln117_166_fu_688_p3 : 3'd6);

assign select_ln117_168_fu_757_p3 = ((or_ln117_167_fu_752_p2[0:0] == 1'b1) ? select_ln117_167_reg_1453 : 3'd7);

assign select_ln117_169_fu_773_p3 = ((or_ln117_168_reg_1458[0:0] == 1'b1) ? zext_ln117_20_fu_764_p1 : 4'd8);

assign select_ln117_170_fu_784_p3 = ((or_ln117_169_fu_768_p2[0:0] == 1'b1) ? select_ln117_169_fu_773_p3 : 4'd9);

assign select_ln117_171_fu_798_p3 = ((or_ln117_170_fu_780_p2[0:0] == 1'b1) ? select_ln117_170_fu_784_p3 : 4'd10);

assign select_ln117_172_fu_806_p3 = ((or_ln117_171_fu_792_p2[0:0] == 1'b1) ? select_ln117_171_fu_798_p3 : 4'd11);

assign select_ln117_173_fu_814_p3 = ((or_ln117_172_reg_1465[0:0] == 1'b1) ? select_ln117_172_fu_806_p3 : 4'd12);

assign select_ln117_174_fu_862_p3 = ((or_ln117_173_fu_857_p2[0:0] == 1'b1) ? select_ln117_173_reg_1479 : 4'd13);

assign select_ln117_175_fu_874_p3 = ((or_ln117_174_reg_1484[0:0] == 1'b1) ? select_ln117_174_fu_862_p3 : 4'd14);

assign select_ln117_176_fu_885_p3 = ((or_ln117_175_fu_869_p2[0:0] == 1'b1) ? select_ln117_175_fu_874_p3 : 4'd15);

assign select_ln117_177_fu_903_p3 = ((or_ln117_176_fu_881_p2[0:0] == 1'b1) ? zext_ln117_21_fu_893_p1 : 5'd16);

assign select_ln117_178_fu_917_p3 = ((or_ln117_177_fu_897_p2[0:0] == 1'b1) ? select_ln117_177_fu_903_p3 : 5'd17);

assign select_ln117_179_fu_925_p3 = ((or_ln117_178_fu_911_p2[0:0] == 1'b1) ? select_ln117_178_fu_917_p3 : 5'd18);

assign select_ln117_180_fu_982_p3 = ((or_ln117_179_fu_977_p2[0:0] == 1'b1) ? select_ln117_179_reg_1507 : 5'd19);

assign select_ln117_181_fu_994_p3 = ((or_ln117_180_reg_1512[0:0] == 1'b1) ? select_ln117_180_fu_982_p3 : 5'd20);

assign select_ln117_182_fu_1005_p3 = ((or_ln117_181_fu_989_p2[0:0] == 1'b1) ? select_ln117_181_fu_994_p3 : 5'd21);

assign select_ln117_183_fu_1019_p3 = ((or_ln117_182_fu_1001_p2[0:0] == 1'b1) ? select_ln117_182_fu_1005_p3 : 5'd22);

assign select_ln117_184_fu_1027_p3 = ((or_ln117_183_fu_1013_p2[0:0] == 1'b1) ? select_ln117_183_fu_1019_p3 : 5'd23);

assign select_ln117_185_fu_1035_p3 = ((or_ln117_184_reg_1519[0:0] == 1'b1) ? select_ln117_184_fu_1027_p3 : 5'd24);

assign select_ln117_186_fu_1055_p3 = ((or_ln117_185_fu_1046_p2[0:0] == 1'b1) ? select_ln117_185_reg_1526 : 5'd25);

assign select_ln117_187_fu_1062_p3 = ((or_ln117_186_fu_1051_p2[0:0] == 1'b1) ? select_ln117_186_fu_1055_p3 : 5'd26);

assign select_ln117_fu_645_p3 = ((or_ln117_reg_1414[0:0] == 1'b1) ? zext_ln117_fu_641_p1 : 2'd2);

assign tmp_fu_1090_p57 = 'bx;

assign tmp_fu_1090_p58 = ((or_ln117_187_fu_1074_p2[0:0] == 1'b1) ? select_ln117_187_reg_1537 : 5'd27);

assign xor_ln104_82_fu_474_p2 = (icmp_ln86_170_fu_306_p2 ^ 1'd1);

assign xor_ln104_83_fu_490_p2 = (icmp_ln86_171_reg_1218 ^ 1'd1);

assign xor_ln104_84_fu_589_p2 = (icmp_ln86_172_reg_1224_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_85_fu_508_p2 = (icmp_ln86_173_reg_1230 ^ 1'd1);

assign xor_ln104_86_fu_825_p2 = (icmp_ln86_174_reg_1236_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_87_fu_523_p2 = (icmp_ln86_175_reg_1242 ^ 1'd1);

assign xor_ln104_88_fu_718_p2 = (icmp_ln86_176_reg_1248_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_89_fu_723_p2 = (icmp_ln86_177_reg_1254_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_90_fu_534_p2 = (icmp_ln86_178_reg_1260 ^ 1'd1);

assign xor_ln104_91_fu_550_p2 = (icmp_ln86_179_reg_1267 ^ 1'd1);

assign xor_ln104_92_fu_943_p2 = (icmp_ln86_180_reg_1273_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_93_fu_948_p2 = (icmp_ln86_181_reg_1279_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_94_fu_566_p2 = (icmp_ln86_182_reg_1285 ^ 1'd1);

assign xor_ln104_95_fu_616_p2 = (icmp_ln86_183_reg_1291_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_fu_462_p2 = (icmp_ln86_fu_300_p2 ^ 1'd1);

assign xor_ln117_fu_631_p2 = (1'd1 ^ and_ln102_166_reg_1390);

assign zext_ln117_19_fu_664_p1 = select_ln117_164_fu_657_p3;

assign zext_ln117_20_fu_764_p1 = select_ln117_168_fu_757_p3;

assign zext_ln117_21_fu_893_p1 = select_ln117_176_fu_885_p3;

assign zext_ln117_fu_641_p1 = or_ln117_189_fu_636_p2;

endmodule //conifer_jettag_accelerator_decision_function_6
