Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER C_MEMSIZE value to 0x10000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 140 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER C_MEMSIZE value to 0x10000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 140 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Tue Mar  5 13:34:31 2013
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 134 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 76 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 97 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 37 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 44 - Running
XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 51 - Running
XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 58 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 67 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 76 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 83 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
97 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 112 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
124 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/microblaze_0_wrapper/system_m
icroblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 44 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/ilmb_wrapper/system_ilmb_wrap
per.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 51 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/dlmb_wrapper/system_dlmb_wrap
per.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 97 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1269.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Tue Mar  5 15:55:02 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 134 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - xdsgen EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory /home/cc/cs150/sp13/class/cs150-ad/implementation 

Using Flow File: /home/cc/cs150/sp13/class/cs150-ad/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ad/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  59 sec
Total CPU time to NGDBUILD completion:   58 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 46 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1119cfd2) REAL time: 56 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1119cfd2) REAL time: 56 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5209c04f) REAL time: 56 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:5209c04f) REAL time: 56 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:5209c04f) REAL time: 1 mins 53 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:5209c04f) REAL time: 1 mins 54 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:3468709d) REAL time: 1 mins 55 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:3468709d) REAL time: 1 mins 55 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:3468709d) REAL time: 1 mins 55 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:3468709d) REAL time: 1 mins 55 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3468709d) REAL time: 1 mins 55 secs 

Phase 12.8  Global Placement
...................................................................................................................................................................
..............
Phase 12.8  Global Placement (Checksum:fdc0477d) REAL time: 2 mins 4 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:fdc0477d) REAL time: 2 mins 4 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:fdc0477d) REAL time: 2 mins 4 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:2fa789c5) REAL time: 4 mins 3 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:2fa789c5) REAL time: 4 mins 4 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:2fa789c5) REAL time: 4 mins 4 secs 

Total REAL time to Placer completion: 4 mins 4 secs 
Total CPU  time to Placer completion: 4 mins 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   64
Slice Logic Utilization:
  Number of Slice Registers:                 1,527 out of  69,120    2%
    Number used as Flip Flops:               1,510
    Number used as Latch-thrus:                 17
  Number of Slice LUTs:                      1,853 out of  69,120    2%
    Number used as logic:                    1,721 out of  69,120    2%
      Number using O6 output only:           1,569
      Number using O5 output only:              48
      Number using O5 and O6:                  104
    Number used as Memory:                     128 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:            64
        Number using O6 output only:            63
        Number using O5 output only:             1
    Number used as exclusive route-thru:         4
  Number of route-thrus:                        56
    Number using O6 output only:                50
    Number using O5 output only:                 4
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                   957 out of  17,280    5%
  Number of LUT Flip Flop pairs used:        2,539
    Number with an unused Flip Flop:         1,012 out of   2,539   39%
    Number with an unused LUT:                 686 out of   2,539   27%
    Number of fully used LUT-FF pairs:         841 out of   2,539   33%
    Number of unique control sets:             161
    Number of slice register sites lost
      to control set restrictions:             322 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     640    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      16 out of     148   10%
    Number using BlockRAM only:                 16
    Total primitives used:
      Number of 36k BlockRAM used:              16
    Total Memory used (KB):                    576 out of   5,328   10%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.28

Peak Memory Usage:  1084 MB
Total REAL time to MAP completion:  4 mins 12 secs 
Total CPU time to MAP completion:   4 mins 7 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - par P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-04-23".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           2 out of 32      6%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                         2 out of 800     1%
   Number of External IOBs                   4 out of 640     1%
      Number of LOCed IOBs                   4 out of 4     100%

   Number of OLOGICs                         1 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 148    10%
   Number of Slices                        957 out of 17280   5%
   Number of Slice Registers              1527 out of 69120   2%
      Number used as Flip Flops           1510
      Number used as Latches                 0
      Number used as LatchThrus             17

   Number of Slice LUTS                   1853 out of 69120   2%
   Number of Slice LUT-Flip Flop pairs    2539 out of 69120   3%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 29 secs 
Finished initial Timing Analysis.  REAL time: 29 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13472 unrouted;      REAL time: 33 secs 

Phase  2  : 11482 unrouted;      REAL time: 35 secs 

Phase  3  : 4313 unrouted;      REAL time: 43 secs 

Phase  4  : 4313 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 6 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 6 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 6 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 6 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 6 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 
Total REAL time to Router completion: 1 mins 9 secs 
Total CPU time to Router completion: 1 mins 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  707 |  0.561     |  2.204      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   70 |  0.510     |  2.050      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.494     |  3.203      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     9.833ns|    10.167ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.285ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      5.083ns|            0|            0|            0|       347649|
| TS_clock_generator_0_clock_gen|     20.000ns|     10.167ns|          N/A|            0|            0|       347649|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 22 secs 
Total CPU time to PAR completion: 1 mins 23 secs 

Peak Memory Usage:  917 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 347649 paths, 0 nets, and 11361 connections

Design statistics:
   Minimum period:  10.167ns (Maximum frequency:  98.357MHz)


Analysis completed Tue Mar  5 16:03:07 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 35 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Bitgen P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Mar  5 16:03:26 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' at 'RAMB36_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' at 'RAMB36_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' at 'RAMB36_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' at 'RAMB36_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' at 'RAMB36_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' at 'RAMB36_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' at 'RAMB36_X1Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' at 'RAMB36_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' at 'RAMB36_X2Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' at 'RAMB36_X2Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' at 'RAMB36_X2Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' at 'RAMB36_X2Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' at 'RAMB36_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' at 'RAMB36_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' at 'RAMB36_X1Y3' location successfully updated with design data.

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.gui
Assigned Driver gcd_coprocessor 1.00.a for instance gcd_coprocessor_0
gcd_coprocessor_0 has been added to the project
Assigned Driver gcd_coprocessor 1.00.a for instance gcd_coprocessor_1
gcd_coprocessor_0 has been deleted from the project
fsl_v20_0 has been deleted from the project

********************************************************************************
At Local date and time: Tue Mar  5 22:58:51 2013
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Tue Mar  5 22:59:05 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 137 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - xdsgen EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing gcd_coprocessor_1_to_microblaze_0.jpg.....
Rasterizing gcd_coprocessor_1.jpg.....
Rasterizing microblaze_0_to_gcd_coprocessor_1.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 40 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 47 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 54 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 61 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 70 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 79 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 86 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
115 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 127 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 79 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 100 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
100 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 140 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:gcd_coprocessor_1 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
148 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 156 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/microblaze_0_wrapper/system_m
icroblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 100 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_gcd_coprocessor_1_to_microblaze_0_wrapper
INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 140 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_gcd_coprocessor_1_to_microblaze_0_wrapper.ngc
../system_gcd_coprocessor_1_to_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/gcd_coprocessor_1_to_microbla
ze_0_wrapper/system_gcd_coprocessor_1_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_gcd_coprocessor_1_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_gcd_coprocessor_1_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_gcd_coprocessor_1_wrapper
INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 156 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_gcd_coprocessor_1_wrapper.ngc
../system_microblaze_0_to_gcd_coprocessor_1_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/microblaze_0_to_gcd_coprocess
or_1_wrapper/system_microblaze_0_to_gcd_coprocessor_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_gcd_coprocessor_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_microblaze_0_to_gcd_coprocessor_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1045.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/cc/cs150/sp13/class/cs150-ad/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ad/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_to_m
icroblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_gcd_co
processor_1_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  59 sec
Total CPU time to NGDBUILD completion:   58 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 54 secs 
Total CPU  time at the beginning of Placer: 50 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8ea3e02f) REAL time: 1 mins 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:8ea3e02f) REAL time: 1 mins 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:447f3e34) REAL time: 1 mins 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:447f3e34) REAL time: 1 mins 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:447f3e34) REAL time: 1 mins 55 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:447f3e34) REAL time: 1 mins 56 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:cce672ca) REAL time: 1 mins 58 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:cce672ca) REAL time: 1 mins 58 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:cce672ca) REAL time: 1 mins 58 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:cce672ca) REAL time: 1 mins 59 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:cce672ca) REAL time: 1 mins 59 secs 

Phase 12.8  Global Placement
..............................................................................................................
.....................
Phase 12.8  Global Placement (Checksum:cbf1b2f9) REAL time: 2 mins 7 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:cbf1b2f9) REAL time: 2 mins 7 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:cbf1b2f9) REAL time: 2 mins 8 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d2312c16) REAL time: 3 mins 55 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d2312c16) REAL time: 3 mins 56 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d2312c16) REAL time: 3 mins 56 secs 

Total REAL time to Placer completion: 3 mins 57 secs 
Total CPU  time to Placer completion: 3 mins 50 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   64
Slice Logic Utilization:
  Number of Slice Registers:                 1,684 out of  69,120    2%
    Number used as Flip Flops:               1,670
    Number used as Latch-thrus:                 14
  Number of Slice LUTs:                      2,347 out of  69,120    3%
    Number used as logic:                    2,146 out of  69,120    3%
      Number using O6 output only:           1,982
      Number using O5 output only:              48
      Number using O5 and O6:                  116
    Number used as Memory:                     195 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           131
        Number using O6 output only:           130
        Number using O5 output only:             1
    Number used as exclusive route-thru:         6
  Number of route-thrus:                        58
    Number using O6 output only:                50
    Number using O5 output only:                 4
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                   915 out of  17,280    5%
  Number of LUT Flip Flop pairs used:        2,849
    Number with an unused Flip Flop:         1,165 out of   2,849   40%
    Number with an unused LUT:                 502 out of   2,849   17%
    Number of fully used LUT-FF pairs:       1,182 out of   2,849   41%
    Number of unique control sets:             158
    Number of slice register sites lost
      to control set restrictions:             299 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     640    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      16 out of     148   10%
    Number using BlockRAM only:                 16
    Total primitives used:
      Number of 36k BlockRAM used:              16
    Total Memory used (KB):                    576 out of   5,328   10%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.56

Peak Memory Usage:  1094 MB
Total REAL time to MAP completion:  4 mins 7 secs 
Total CPU time to MAP completion:   3 mins 59 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - par P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-04-23".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           2 out of 32      6%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                         2 out of 800     1%
   Number of External IOBs                   4 out of 640     1%
      Number of LOCed IOBs                   4 out of 4     100%

   Number of OLOGICs                         1 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 148    10%
   Number of Slices                        915 out of 17280   5%
   Number of Slice Registers              1684 out of 69120   2%
      Number used as Flip Flops           1670
      Number used as Latches                 0
      Number used as LatchThrus             14

   Number of Slice LUTS                   2347 out of 69120   3%
   Number of Slice LUT-Flip Flop pairs    2849 out of 69120   4%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 32 secs 
Finished initial Timing Analysis.  REAL time: 32 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16272 unrouted;      REAL time: 36 secs 

Phase  2  : 14063 unrouted;      REAL time: 38 secs 

Phase  3  : 5793 unrouted;      REAL time: 47 secs 

Phase  4  : 5793 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 59 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 17 secs 
Total REAL time to Router completion: 1 mins 17 secs 
Total CPU time to Router completion: 1 mins 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  760 |  0.639     |  2.190      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   69 |  0.445     |  1.977      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.591     |  2.699      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     9.623ns|    10.377ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.270ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      5.189ns|            0|            0|            0|       386216|
| TS_clock_generator_0_clock_gen|     20.000ns|     10.377ns|          N/A|            0|            0|       386216|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 30 secs 
Total CPU time to PAR completion: 1 mins 31 secs 

Peak Memory Usage:  923 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 386216 paths, 0 nets, and 14007 connections

Design statistics:
   Minimum period:  10.377ns (Maximum frequency:  96.367MHz)


Analysis completed Tue Mar  5 23:29:28 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 38 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Bitgen P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Mar  5 23:29:49 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' at 'RAMB36_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' at 'RAMB36_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' at 'RAMB36_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' at 'RAMB36_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' at 'RAMB36_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' at 'RAMB36_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' at 'RAMB36_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' at 'RAMB36_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' at 'RAMB36_X2Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' at 'RAMB36_X2Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' at 'RAMB36_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' at 'RAMB36_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' at 'RAMB36_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' at 'RAMB36_X1Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' at 'RAMB36_X0Y9' location successfully updated with design data.

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Mar  6 00:54:22 2013
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Wed Mar  6 00:58:07 2013
 make -f system.make exporttosdk started...
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Bitgen P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
ERROR:Bitgen:4 - The input NCD file "system.ncd" is not in the specified
   location.  Please check the correct location of the file or view the .par
   logfile to verify its' creation.
cp: cannot stat `implementation/system.bit': No such file or directory
make: *** [SDK/SDK_Export/hw/system.bit] Error 1
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Mar  6 12:19:25 2013
 make -f system.make exporttosdk started...
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Bitgen P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
ERROR:Bitgen:4 - The input NCD file "system.ncd" is not in the specified
   location.  Please check the correct location of the file or view the .par
   logfile to verify its' creation.
cp: cannot stat `implementation/system.bit': No such file or directory
make: *** [SDK/SDK_Export/hw/system.bit] Error 1
Done!

********************************************************************************
At Local date and time: Wed Mar  6 12:23:03 2013
 make -f system.make exporttosdk started...
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Bitgen P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
ERROR:Bitgen:4 - The input NCD file "system.ncd" is not in the specified
   location.  Please check the correct location of the file or view the .par
   logfile to verify its' creation.
cp: cannot stat `implementation/system.bit': No such file or directory
make: *** [SDK/SDK_Export/hw/system.bit] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter: gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER C_MEMSIZE value to 0x10000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_coprocessor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_coprocessor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Wed Mar  6 12:25:55 2013
 make -f system.make exporttosdk started...
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Bitgen P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
ERROR:Bitgen:4 - The input NCD file "system.ncd" is not in the specified
   location.  Please check the correct location of the file or view the .par
   logfile to verify its' creation.
cp: cannot stat `implementation/system.bit': No such file or directory
make: *** [SDK/SDK_Export/hw/system.bit] Error 1
Done!
This project is already opened.
The project file (XMP) has changed on disk.

********************************************************************************
At Local date and time: Wed Mar  6 12:27:44 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
WARNING: verilog is not supported as a language.  Using usenglish.
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 137 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
WARNING: verilog is not supported as a language.  Using usenglish.
Release 14.1 - xdsgen EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing gcd_coprocessor_1_to_microblaze_0.jpg.....
Rasterizing gcd_coprocessor_1.jpg.....
Rasterizing microblaze_0_to_gcd_coprocessor_1.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang verilog -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

WARNING: verilog is not supported as a language.  Using usenglish.
Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang verilog -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 40 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 47 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 54 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 61 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 70 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 79 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 86 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
115 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 127 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 140 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 148 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 156 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 79 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 100 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
100 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
WARNING: verilog is not supported as a language.  Using usenglish.

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 100 - Running NGCBUILD
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 51.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: verilog is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
WARNING: verilog is not supported as a language.  Using usenglish.
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/cc/cs150/sp13/class/cs150-ad/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ad/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
WARNING: verilog is not supported as a language.  Using usenglish.
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_to_m
icroblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_gcd_co
processor_1_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  59 sec
Total CPU time to NGDBUILD completion:   59 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
WARNING: verilog is not supported as a language.  Using usenglish.
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8ea3e02f) REAL time: 54 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:8ea3e02f) REAL time: 55 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:447f3e34) REAL time: 55 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:447f3e34) REAL time: 55 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:447f3e34) REAL time: 1 mins 50 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:447f3e34) REAL time: 1 mins 51 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:cce672ca) REAL time: 1 mins 53 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:cce672ca) REAL time: 1 mins 53 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:cce672ca) REAL time: 1 mins 53 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:cce672ca) REAL time: 1 mins 53 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:cce672ca) REAL time: 1 mins 53 secs 

Phase 12.8  Global Placement
..............................................................................................................
.....................
Phase 12.8  Global Placement (Checksum:cbf1b2f9) REAL time: 2 mins 1 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:cbf1b2f9) REAL time: 2 mins 1 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:cbf1b2f9) REAL time: 2 mins 2 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d2312c16) REAL time: 3 mins 53 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d2312c16) REAL time: 3 mins 53 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d2312c16) REAL time: 3 mins 53 secs 

Total REAL time to Placer completion: 3 mins 54 secs 
Total CPU  time to Placer completion: 3 mins 53 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   64
Slice Logic Utilization:
  Number of Slice Registers:                 1,684 out of  69,120    2%
    Number used as Flip Flops:               1,670
    Number used as Latch-thrus:                 14
  Number of Slice LUTs:                      2,347 out of  69,120    3%
    Number used as logic:                    2,146 out of  69,120    3%
      Number using O6 output only:           1,982
      Number using O5 output only:              48
      Number using O5 and O6:                  116
    Number used as Memory:                     195 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           131
        Number using O6 output only:           130
        Number using O5 output only:             1
    Number used as exclusive route-thru:         6
  Number of route-thrus:                        58
    Number using O6 output only:                50
    Number using O5 output only:                 4
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                   915 out of  17,280    5%
  Number of LUT Flip Flop pairs used:        2,849
    Number with an unused Flip Flop:         1,165 out of   2,849   40%
    Number with an unused LUT:                 502 out of   2,849   17%
    Number of fully used LUT-FF pairs:       1,182 out of   2,849   41%
    Number of unique control sets:             158
    Number of slice register sites lost
      to control set restrictions:             299 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     640    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      16 out of     148   10%
    Number using BlockRAM only:                 16
    Total primitives used:
      Number of 36k BlockRAM used:              16
    Total Memory used (KB):                    576 out of   5,328   10%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.56

Peak Memory Usage:  1095 MB
Total REAL time to MAP completion:  4 mins 3 secs 
Total CPU time to MAP completion:   4 mins 2 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
WARNING: verilog is not supported as a language.  Using usenglish.
Release 14.1 - par P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-04-23".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           2 out of 32      6%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                         2 out of 800     1%
   Number of External IOBs                   4 out of 640     1%
      Number of LOCed IOBs                   4 out of 4     100%

   Number of OLOGICs                         1 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 148    10%
   Number of Slices                        915 out of 17280   5%
   Number of Slice Registers              1684 out of 69120   2%
      Number used as Flip Flops           1670
      Number used as Latches                 0
      Number used as LatchThrus             14

   Number of Slice LUTS                   2347 out of 69120   3%
   Number of Slice LUT-Flip Flop pairs    2849 out of 69120   4%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 30 secs 
Finished initial Timing Analysis.  REAL time: 31 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16272 unrouted;      REAL time: 34 secs 

Phase  2  : 14063 unrouted;      REAL time: 36 secs 

Phase  3  : 5793 unrouted;      REAL time: 45 secs 

Phase  4  : 5793 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 58 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 16 secs 
Total REAL time to Router completion: 1 mins 16 secs 
Total CPU time to Router completion: 1 mins 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  760 |  0.639     |  2.190      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   69 |  0.445     |  1.977      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.591     |  2.699      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     9.623ns|    10.377ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.270ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      5.189ns|            0|            0|            0|       386216|
| TS_clock_generator_0_clock_gen|     20.000ns|     10.377ns|          N/A|            0|            0|       386216|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 31 secs 
Total CPU time to PAR completion: 1 mins 33 secs 

Peak Memory Usage:  923 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
WARNING: verilog is not supported as a language.  Using usenglish.
Release 14.1 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 386216 paths, 0 nets, and 14007 connections

Design statistics:
   Minimum period:  10.377ns (Maximum frequency:  96.367MHz)


Analysis completed Wed Mar  6 12:38:54 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 38 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
WARNING: verilog is not supported as a language.  Using usenglish.
Release 14.1 - Bitgen P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Wed Mar  6 12:39:13 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' at 'RAMB36_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' at 'RAMB36_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' at 'RAMB36_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' at 'RAMB36_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' at 'RAMB36_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' at 'RAMB36_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' at 'RAMB36_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' at 'RAMB36_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' at 'RAMB36_X2Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' at 'RAMB36_X2Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' at 'RAMB36_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' at 'RAMB36_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' at 'RAMB36_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' at 'RAMB36_X1Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' at 'RAMB36_X0Y9' location successfully updated with design data.

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Mar  6 13:07:21 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
The project file (XMP) has changed on disk.
The project file (XMP) has changed on disk.
The project file (XMP) has changed on disk.
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Apr  3 02:58:28 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 137 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - xdsgen EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing gcd_coprocessor_1_to_microblaze_0.jpg.....
Rasterizing gcd_coprocessor_1.jpg.....
Rasterizing microblaze_0_to_gcd_coprocessor_1.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 40 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 47 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 54 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 61 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 70 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 79 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 86 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
115 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 127 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 140 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 148 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 156 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 79 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 100 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
100 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 100 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 56.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/cc/cs150/sp13/class/cs150-ad/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ad/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_to_m
icroblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_gcd_co
processor_1_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  59 sec
Total CPU time to NGDBUILD completion:   59 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 50 secs 
Total CPU  time at the beginning of Placer: 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8ea3e02f) REAL time: 55 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:8ea3e02f) REAL time: 55 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:447f3e34) REAL time: 55 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:447f3e34) REAL time: 55 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:447f3e34) REAL time: 1 mins 52 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:447f3e34) REAL time: 1 mins 53 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:cce672ca) REAL time: 1 mins 55 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:cce672ca) REAL time: 1 mins 55 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:cce672ca) REAL time: 1 mins 55 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:cce672ca) REAL time: 1 mins 55 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:cce672ca) REAL time: 1 mins 55 secs 

Phase 12.8  Global Placement
..............................................................................................................
.....................
Phase 12.8  Global Placement (Checksum:cbf1b2f9) REAL time: 2 mins 4 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:cbf1b2f9) REAL time: 2 mins 4 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:cbf1b2f9) REAL time: 2 mins 4 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d2312c16) REAL time: 3 mins 56 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d2312c16) REAL time: 3 mins 56 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d2312c16) REAL time: 3 mins 57 secs 

Total REAL time to Placer completion: 3 mins 57 secs 
Total CPU  time to Placer completion: 3 mins 55 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   64
Slice Logic Utilization:
  Number of Slice Registers:                 1,684 out of  69,120    2%
    Number used as Flip Flops:               1,670
    Number used as Latch-thrus:                 14
  Number of Slice LUTs:                      2,347 out of  69,120    3%
    Number used as logic:                    2,146 out of  69,120    3%
      Number using O6 output only:           1,982
      Number using O5 output only:              48
      Number using O5 and O6:                  116
    Number used as Memory:                     195 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           131
        Number using O6 output only:           130
        Number using O5 output only:             1
    Number used as exclusive route-thru:         6
  Number of route-thrus:                        58
    Number using O6 output only:                50
    Number using O5 output only:                 4
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                   915 out of  17,280    5%
  Number of LUT Flip Flop pairs used:        2,849
    Number with an unused Flip Flop:         1,165 out of   2,849   40%
    Number with an unused LUT:                 502 out of   2,849   17%
    Number of fully used LUT-FF pairs:       1,182 out of   2,849   41%
    Number of unique control sets:             158
    Number of slice register sites lost
      to control set restrictions:             299 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     640    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      16 out of     148   10%
    Number using BlockRAM only:                 16
    Total primitives used:
      Number of 36k BlockRAM used:              16
    Total Memory used (KB):                    576 out of   5,328   10%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.56

Peak Memory Usage:  1095 MB
Total REAL time to MAP completion:  4 mins 6 secs 
Total CPU time to MAP completion:   4 mins 4 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - par P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-04-23".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           2 out of 32      6%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                         2 out of 800     1%
   Number of External IOBs                   4 out of 640     1%
      Number of LOCed IOBs                   4 out of 4     100%

   Number of OLOGICs                         1 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 148    10%
   Number of Slices                        915 out of 17280   5%
   Number of Slice Registers              1684 out of 69120   2%
      Number used as Flip Flops           1670
      Number used as Latches                 0
      Number used as LatchThrus             14

   Number of Slice LUTS                   2347 out of 69120   3%
   Number of Slice LUT-Flip Flop pairs    2849 out of 69120   4%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 30 secs 
Finished initial Timing Analysis.  REAL time: 30 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16272 unrouted;      REAL time: 34 secs 

Phase  2  : 14063 unrouted;      REAL time: 37 secs 

Phase  3  : 5793 unrouted;      REAL time: 45 secs 

Phase  4  : 5793 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 58 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 16 secs 
Total REAL time to Router completion: 1 mins 16 secs 
Total CPU time to Router completion: 1 mins 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  760 |  0.639     |  2.190      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   69 |  0.445     |  1.977      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.591     |  2.699      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     9.623ns|    10.377ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.270ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      5.189ns|            0|            0|            0|       386216|
| TS_clock_generator_0_clock_gen|     20.000ns|     10.377ns|          N/A|            0|            0|       386216|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 29 secs 
Total CPU time to PAR completion: 1 mins 31 secs 

Peak Memory Usage:  923 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 386216 paths, 0 nets, and 14007 connections

Design statistics:
   Minimum period:  10.377ns (Maximum frequency:  96.367MHz)


Analysis completed Wed Apr  3 03:12:14 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 38 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.1 - Bitgen P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Wed Apr  3 03:12:35 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' at 'RAMB36_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' at 'RAMB36_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' at 'RAMB36_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' at 'RAMB36_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' at 'RAMB36_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' at 'RAMB36_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' at 'RAMB36_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' at 'RAMB36_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' at 'RAMB36_X2Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' at 'RAMB36_X2Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' at 'RAMB36_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' at 'RAMB36_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' at 'RAMB36_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' at 'RAMB36_X1Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' at 'RAMB36_X0Y9' location successfully updated with design data.

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance plb_v46_0
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 151 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral RS232_Uart_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral RS232_Uart_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral RS232_Uart_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral RS232_Uart_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral RS232_Uart_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral RS232_Uart_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 151 
WARNING:EDK:2137 - Peripheral RS232_Uart_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 151 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 151 
WARNING:EDK:2137 - Peripheral RS232_Uart_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 151 
WARNING:EDK:2137 - Peripheral RS232_Uart_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 151 
WARNING:EDK:2137 - Peripheral RS232_Uart_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 151 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 151 
plb_v46_0 has been deleted from the project
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 151 

********************************************************************************
At Local date and time: Wed Apr  3 03:40:26 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 167 
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 167 
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER
   C_BASEADDR is ignored - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
   164 

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 137 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - xdsgen EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 167 
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing gcd_coprocessor_1_to_microblaze_0.jpg.....
Rasterizing gcd_coprocessor_1.jpg.....
Rasterizing microblaze_0_to_gcd_coprocessor_1.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 167 
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0xffffffff) is greater than high address C_HIGHADDR (0x00000000)
   - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 167 

Overriding IP level properties ...
WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER
   C_BASEADDR is ignored - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
   164 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 3 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 3 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 137 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 47 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 54 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 61 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 70 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 79 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 86 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
115 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 127 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 140 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 148 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 156 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 79 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 100 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 40 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
100 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_gpio_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 164 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 100 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 161.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/cc/cs150/sp13/class/cs150-ad/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ad/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_to_m
icroblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_gcd_co
processor_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_xps_gpio_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 54 secs 
Total CPU  time at the beginning of Placer: 51 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a066c7e0) REAL time: 1 mins 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a066c7e0) REAL time: 1 mins 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f468e0a7) REAL time: 1 mins 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:f468e0a7) REAL time: 1 mins 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:f468e0a7) REAL time: 2 mins 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:f468e0a7) REAL time: 2 mins 1 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:e2221eaf) REAL time: 2 mins 3 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:e2221eaf) REAL time: 2 mins 3 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:e2221eaf) REAL time: 2 mins 3 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:e2221eaf) REAL time: 2 mins 3 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:e2221eaf) REAL time: 2 mins 3 secs 

Phase 12.8  Global Placement
.....................................................................................................
.......................................
Phase 12.8  Global Placement (Checksum:716abd1c) REAL time: 2 mins 12 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:716abd1c) REAL time: 2 mins 12 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:716abd1c) REAL time: 2 mins 13 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:b8081d88) REAL time: 4 mins 13 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:b8081d88) REAL time: 4 mins 14 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:b8081d88) REAL time: 4 mins 14 secs 

Total REAL time to Placer completion: 4 mins 15 secs 
Total CPU  time to Placer completion: 4 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   64
Slice Logic Utilization:
  Number of Slice Registers:                 1,996 out of  69,120    2%
    Number used as Flip Flops:               1,982
    Number used as Latch-thrus:                 14
  Number of Slice LUTs:                      2,512 out of  69,120    3%
    Number used as logic:                    2,279 out of  69,120    3%
      Number using O6 output only:           2,115
      Number using O5 output only:              48
      Number using O5 and O6:                  116
    Number used as Memory:                     227 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           163
        Number using O6 output only:           162
        Number using O5 output only:             1
    Number used as exclusive route-thru:         6
  Number of route-thrus:                        56
    Number using O6 output only:                50
    Number using O5 output only:                 2
    Number using O5 and O6:                      4

Slice Logic Distribution:
  Number of occupied Slices:                 1,235 out of  17,280    7%
  Number of LUT Flip Flop pairs used:        3,296
    Number with an unused Flip Flop:         1,300 out of   3,296   39%
    Number with an unused LUT:                 784 out of   3,296   23%
    Number of fully used LUT-FF pairs:       1,212 out of   3,296   36%
    Number of unique control sets:             177
    Number of slice register sites lost
      to control set restrictions:             319 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     640    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      16 out of     148   10%
    Number using BlockRAM only:                 16
    Total primitives used:
      Number of 36k BlockRAM used:              16
    Total Memory used (KB):                    576 out of   5,328   10%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.41

Peak Memory Usage:  1100 MB
Total REAL time to MAP completion:  4 mins 25 secs 
Total CPU time to MAP completion:   4 mins 19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - par P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-04-23".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           2 out of 32      6%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                         2 out of 800     1%
   Number of External IOBs                   4 out of 640     1%
      Number of LOCed IOBs                   4 out of 4     100%

   Number of OLOGICs                         1 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 148    10%
   Number of Slices                       1235 out of 17280   7%
   Number of Slice Registers              1996 out of 69120   2%
      Number used as Flip Flops           1982
      Number used as Latches                 0
      Number used as LatchThrus             14

   Number of Slice LUTS                   2512 out of 69120   3%
   Number of Slice LUT-Flip Flop pairs    3296 out of 69120   4%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 32 secs 
Finished initial Timing Analysis.  REAL time: 32 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17604 unrouted;      REAL time: 36 secs 

Phase  2  : 15004 unrouted;      REAL time: 38 secs 

Phase  3  : 5668 unrouted;      REAL time: 49 secs 

Phase  4  : 5668 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 2 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 16 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 16 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 16 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 16 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 16 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 20 secs 
Total REAL time to Router completion: 1 mins 20 secs 
Total CPU time to Router completion: 1 mins 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  930 |  0.579     |  2.136      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   70 |  0.431     |  1.969      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  2.116     |  2.916      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    10.377ns|     9.623ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.281ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.811ns|            0|            0|            0|       392735|
| TS_clock_generator_0_clock_gen|     20.000ns|      9.623ns|          N/A|            0|            0|       392735|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 34 secs 
Total CPU time to PAR completion: 1 mins 35 secs 

Peak Memory Usage:  926 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 392735 paths, 0 nets, and 15091 connections

Design statistics:
   Minimum period:   9.623ns (Maximum frequency: 103.918MHz)


Analysis completed Wed Apr  3 03:56:39 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 39 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Bitgen P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Wed Apr  3 03:57:00 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' at 'RAMB36_X1Y12' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' at 'RAMB36_X0Y11' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' at 'RAMB36_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' at 'RAMB36_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' at 'RAMB36_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' at 'RAMB36_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' at 'RAMB36_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' at 'RAMB36_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' at 'RAMB36_X1Y11' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' at 'RAMB36_X1Y10' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' at 'RAMB36_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' at 'RAMB36_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' at 'RAMB36_X1Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' at 'RAMB36_X0Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' at 'RAMB36_X0Y10' location successfully updated with design data.

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:3967 - xps_gpio (xps_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 164 
xps_gpio_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.gui
Assigned Driver testbench 1.00.a for instance testbench_0
testbench_0 has been added to the project
Can't connect instance FFT_Test bus interface SFSL to bus microblaze_0_to_gcd_coprocessor_1
MAX_SLAVES exceeded for bus instance microblaze_0_to_gcd_coprocessor_1, because there are already 1 slave instances are connected to microblaze_0_to_gcd_coprocessor_1
ERROR:EDK:4292 - MAX_SLAVES exceeded for bus instance microblaze_0_to_gcd_coprocessor_1, because there are already 1 slave instances are connected to microblaze_0_to_gcd_coprocessor_1
ERROR:EDK:3694 - Could not connect bus interface SFSL to microblaze_0_to_gcd_coprocessor_1.
Can't connect instance FFT_Test bus interface SFSL to bus microblaze_0_to_gcd_coprocessor_1
MAX_SLAVES exceeded for bus instance microblaze_0_to_gcd_coprocessor_1, because there are already 1 slave instances are connected to microblaze_0_to_gcd_coprocessor_1
ERROR:EDK:4292 - MAX_SLAVES exceeded for bus instance microblaze_0_to_gcd_coprocessor_1, because there are already 1 slave instances are connected to microblaze_0_to_gcd_coprocessor_1
ERROR:EDK:3694 - Could not connect bus interface SFSL to microblaze_0_to_gcd_coprocessor_1.
fsl_v20_0 has been deleted from the project
fsl_v20_1 has been deleted from the project
Assigned Driver testbench 1.00.a for instance testbench_0
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Apr  4 03:40:42 2013
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Thu Apr  4 03:40:55 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - xdsgen EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing gcd_coprocessor_1_to_microblaze_0.jpg.....
Rasterizing gcd_coprocessor_1.jpg.....
Rasterizing microblaze_0_to_gcd_coprocessor_1.jpg.....
Rasterizing FFT_Test.jpg.....
Rasterizing testbench_0_to_microblaze_0.jpg.....
Rasterizing testbench_0.jpg.....
Rasterizing microblaze_0_to_testbench_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 42 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_test - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:191 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 253 Indices in part-select of vector wire 'FSL_S_Data' are reversed
ERROR:HDLCompilers:185 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 253 Illegal right hand side of continuous assign
ERROR:HDLCompilers:191 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 254 Indices in part-select of vector wire 'FSL_S_Data' are reversed
ERROR:HDLCompilers:185 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 254 Illegal right hand side of continuous assign
ERROR:HDLCompilers:247 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 304 Reference to vector wire 'FSL_M_Data' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 304 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 305 Reference to vector wire 'FSL_M_Data' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 305 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 309 Reference to vector wire 'FSL_M_Data' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 309 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 310 Reference to vector wire 'FSL_M_Data' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 310 Illegal left hand side of nonblocking assignment
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ad/synthesis/system_fft_test_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/microblaze_0_wrapper/system_m
icroblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr  4 04:07:39 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_test - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:247 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 304 Reference to vector wire 'FSL_M_Data' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 304 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 305 Reference to vector wire 'FSL_M_Data' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 305 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 309 Reference to vector wire 'FSL_M_Data' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 309 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 310 Reference to vector wire 'FSL_M_Data' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 310 Illegal left hand side of nonblocking assignment
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ad/synthesis/system_fft_test_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_fft_test_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr  4 04:21:20 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_test - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 195 Could not find module/primitive 'fft_v7_1'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ad/synthesis/system_fft_test_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_fft_test_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr  4 04:25:07 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_test - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 195 Could not find module/primitive 'fft_v7_1'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ad/synthesis/system_fft_test_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_fft_test_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr  4 04:27:47 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_test - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 195 Could not find module/primitive 'fft_v7_1'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ad/synthesis/system_fft_test_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_fft_test_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr  4 04:30:35 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_test - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 195 Could not find module/primitive 'xfft_v7_1'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ad/synthesis/system_fft_test_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_fft_test_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr  4 04:35:56 2013
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Thu Apr  4 04:36:08 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_test - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 195 Could not find module/primitive 'xfft_v7_1'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ad/synthesis/system_fft_test_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_fft_test_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr  4 04:56:03 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_test - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 195 Could not find module/primitive 'fft_v7_1'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ad/synthesis/system_fft_test_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_fft_test_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr  4 04:58:25 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_test - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 195 Could not find module/primitive 'xfft_v7_1'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ad/synthesis/system_fft_test_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_fft_test_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu Apr  4 05:20:00 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_test - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 195 Could not find module/primitive 'xfft_v7_1'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ad/synthesis/system_fft_test_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_fft_test_wrapper.ngc] Error 2
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter: gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER C_MEMSIZE value to 0x10000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_coprocessor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_coprocessor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2_1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: testbench_0_to_microblaze_0_FSL_S_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR: microblaze_0_to_testbench_0_FSL_M_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Thu Apr  4 12:19:18 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 25 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fft_test - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:87 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 195 Could not find module/primitive 'xfft_v7_1'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ad/synthesis/system_fft_test_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_fft_test_wrapper.ngc] Error 2
Done!
FFT_Test has been deleted from the project
testbench_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.gui
Assigned Driver testbench 1.00.a for instance testbench_0

Running DRCs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter: gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER C_MEMSIZE value to 0x10000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_coprocessor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_coprocessor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_testbench_0_OPB_Rst - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2_1_0.mpd line 27 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: testbench_0_to_microblaze_0_FSL_S_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR: microblaze_0_to_testbench_0_FSL_M_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Thu Apr  4 12:32:12 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_testbench_0_OPB_Rst
   - No driver found. Port will be driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 27 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 32 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - xdsgen EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing gcd_coprocessor_1_to_microblaze_0.jpg.....
Rasterizing gcd_coprocessor_1.jpg.....
Rasterizing microblaze_0_to_gcd_coprocessor_1.jpg.....
Rasterizing testbench_0_to_microblaze_0.jpg.....
Rasterizing microblaze_0_to_testbench_0.jpg.....
Rasterizing testbench_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_testbench_0_OPB_Rst
   - No driver found. Port will be driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 27 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 32 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:testbench_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 174 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:testbench_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 182 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_testbench_0_to_microblaze_0_wrapper
INSTANCE:testbench_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_testbench_0_to_microblaze_0_wrapper.ngc
../system_testbench_0_to_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/testbench_0_to_microblaze_0_w
rapper/system_testbench_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_testbench_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_testbench_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_testbench_0_wrapper
INSTANCE:microblaze_0_to_testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 174 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_testbench_0_wrapper.ngc
../system_microblaze_0_to_testbench_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/microblaze_0_to_testbench_0_w
rapper/system_microblaze_0_to_testbench_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_testbench_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_microblaze_0_to_testbench_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 331.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/cc/cs150/sp13/class/cs150-ad/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ad/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_to_m
icroblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_gcd_co
processor_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_testbench_0_to_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_testbe
nch_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_testbench_0_wrapper.ng
c"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'testbench_0/testbench_0/fft' with type
   'xfft_v7_1' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'xfft_v7_1' is
   not supported in target 'virtex5'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGDBUILD completion: 1 min  7 sec
Total CPU time to NGDBUILD completion:  1 min  5 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
testbench_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.gui
Assigned Driver testbench 1.00.a for instance testbench_0
testbench_0 has been added to the project
fsl_v20_0 has been deleted from the project
testbench_0_to_microblaze_0 has been deleted from the project
microblaze_0_to_testbench_0 has been deleted from the project
Assigned Driver testbench 1.00.a for instance testbench_0
testbench_0 has been deleted from the project
testbench_0_to_microblaze_0 has been deleted from the project
microblaze_0_to_testbench_0 has been deleted from the project

********************************************************************************
At Local date and time: Thu Apr  4 12:59:54 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_fft_test - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fft_test_to_microblaze_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_fft_test_OPB_Rst -
   No driver found. Port will be driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_fft_test_FSL_S_Clk - No driver found. Port will be driven to
   GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   fft_test_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven to
   GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   fft_test_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_fft_test_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure
   "::hw_fsl_v20_v2_11_e::check_syslevel_settings" line 14
   microblaze_0_to_fft_test (fsl_v20) - FSL_Clk is unconnected. 
ERROR:EDK:3900 - issued from TCL procedure
   "::hw_fsl_v20_v2_11_e::check_syslevel_settings" line 14
   fft_test_to_microblaze_0 (fsl_v20) - FSL_Clk is unconnected. 
ERROR:EDK:3371 - Conversion to XML failed.
make: *** [SDK/SDK_Export/hw/system.xml] Error 64
Done!
microblaze_0_to_fft_test has been deleted from the project
fft_test_to_microblaze_0 has been deleted from the project
fft_test has been deleted from the project
Assigned Driver testbench 1.00.a for instance testbench_0

********************************************************************************
At Local date and time: Thu Apr  4 13:03:38 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_testbench_0_OPB_Rst
   - No driver found. Port will be driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - xdsgen EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing gcd_coprocessor_1_to_microblaze_0.jpg.....
Rasterizing gcd_coprocessor_1.jpg.....
Rasterizing microblaze_0_to_gcd_coprocessor_1.jpg.....
Rasterizing testbench_0_to_microblaze_0.jpg.....
Rasterizing testbench_0.jpg.....
Rasterizing microblaze_0_to_testbench_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_testbench_0_OPB_Rst
   - No driver found. Port will be driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:testbench INSTANCE:testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 174 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:testbench_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 - Copying cache
implementation netlist
IPNAME:testbench INSTANCE:testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 174 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 182 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 50.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/cc/cs150/sp13/class/cs150-ad/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ad/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_to_m
icroblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_gcd_co
processor_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_testbench_0_to_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_testbench_0_wrapper.ng
c"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_testbe
nch_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'testbench_0/testbench_0/fft' with type
   'xfft_v7_1' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'xfft_v7_1' is
   not supported in target 'virtex5'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGDBUILD completion: 1 min  8 sec
Total CPU time to NGDBUILD completion:  1 min  6 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Apr  4 13:15:55 2013
 make -f system.make exporttosdk started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING: vhdl is not supported as a language.  Using usenglish.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/cc/cs150/sp13/class/cs150-ad/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ad/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_to_m
icroblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_gcd_co
processor_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_testbench_0_to_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_testbench_0_wrapper.ng
c"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_testbe
nch_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'testbench_0/testbench_0/fft' with type
   'xfft_v7_1' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'xfft_v7_1' is
   not supported in target 'virtex5'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGDBUILD completion: 1 min  6 sec
Total CPU time to NGDBUILD completion:  1 min  5 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Apr  4 13:19:34 2013
 make -f system.make exporttosdk started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/cc/cs150/sp13/class/cs150-ad/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ad/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_to_m
icroblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_gcd_co
processor_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_testbench_0_to_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_testbench_0_wrapper.ng
c"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_testbe
nch_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'testbench_0/testbench_0/fft' with type
   'xfft_v7_1' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'xfft_v7_1' is
   not supported in target 'virtex5'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGDBUILD completion: 1 min  8 sec
Total CPU time to NGDBUILD completion:  1 min  6 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Apr  4 13:37:43 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - psf2Edward EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_testbench_0_OPB_Rst
   - No driver found. Port will be driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - xdsgen EDK_P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing gcd_coprocessor_1_to_microblaze_0.jpg.....
Rasterizing gcd_coprocessor_1.jpg.....
Rasterizing microblaze_0_to_gcd_coprocessor_1.jpg.....
Rasterizing testbench_0_to_microblaze_0.jpg.....
Rasterizing testbench_0.jpg.....
Rasterizing microblaze_0_to_testbench_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_testbench_0_OPB_Rst
   - No driver found. Port will be driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:testbench INSTANCE:testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 174 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:testbench_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 - Copying cache
implementation netlist
IPNAME:testbench INSTANCE:testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 174 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 182 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 50.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/cc/cs150/sp13/class/cs150-ad/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ad/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_to_m
icroblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_gcd_co
processor_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_testbench_0_to_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_testbench_0_wrapper.ng
c"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_testbe
nch_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'testbench_0/testbench_0/fft' with type
   'xfft_v7_1' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'xfft_v7_1' is
   not supported in target 'virtex5'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   0

Total REAL time to NGDBUILD completion: 1 min  7 sec
Total CPU time to NGDBUILD completion:  1 min  6 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.filters
Done writing Tab View settings to:
	/home/cc/cs150/sp13/class/cs150-ad/etc/system.gui

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_coprocessor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_coprocessor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_testbench_0_OPB_Rst - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2_1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2_1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: testbench_0_to_microblaze_0_FSL_S_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR: microblaze_0_to_testbench_0_FSL_M_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Thu Apr  4 13:51:41 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Thu Apr  4 13:51:49 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_testbench_0_OPB_Rst
   - No driver found. Port will be driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:testbench INSTANCE:testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 174 - Copying (BBD-specified)
netlist files.
ERROR:EDK:658 - BlackBox Netlist file testbench_v1_00_a/netlist/xfft_v7_1.ngc
   not found
ERROR:EDK:1566 - IPNAME:testbench INSTANCE:testbench_0 -
   /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 174 - BBD netlist file(s)
   not found!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter: gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER C_MEMSIZE value to 0x10000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02_a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_coprocessor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_coprocessor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_testbench_0_OPB_Rst - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2_1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR: microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2_1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven to GND - /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2_1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: testbench_0_to_microblaze_0_FSL_S_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR: microblaze_0_to_testbench_0_FSL_M_Clk - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a/data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x04000000 - /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Fri Apr  5 11:05:58 2013
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_testbench_0_OPB_Rst
   - No driver found. Port will be driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:testbench INSTANCE:testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 174 - Copying (BBD-specified)
netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 42 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 49 - Running
XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 56 - Running
XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 117 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
129 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:gcd_coprocessor_1 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
150 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:testbench_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:testbench_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 174 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
ERROR:HDLCompilers:55 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 199 Bit-select of scalar wire 'fft_xn_im' is illegal
ERROR:HDLCompilers:55 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 201 Bit-select of scalar wire 'fft_xn_im' is illegal
ERROR:HDLCompilers:55 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 203 Bit-select of scalar wire 'fft_xn_im' is illegal
ERROR:HDLCompilers:55 - "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testbench.v" line 205 Bit-select of scalar wire 'fft_xn_im' is illegal
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/cc/cs150/sp13/class/cs150-ad/synthesis/system_testbench_0_wrapper_xst.s
   rp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/microblaze_0_wrapper/system_m
icroblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 49 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/ilmb_wrapper/system_ilmb_wrap
per.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 56 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/dlmb_wrapper/system_dlmb_wrap
per.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_gcd_coprocessor_1_to_microblaze_0_wrapper
INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_gcd_coprocessor_1_to_microblaze_0_wrapper.ngc
../system_gcd_coprocessor_1_to_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/gcd_coprocessor_1_to_microbla
ze_0_wrapper/system_gcd_coprocessor_1_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_gcd_coprocessor_1_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_gcd_coprocessor_1_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_gcd_coprocessor_1_wrapper
INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_gcd_coprocessor_1_wrapper.ngc
../system_microblaze_0_to_gcd_coprocessor_1_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/microblaze_0_to_gcd_coprocess
or_1_wrapper/system_microblaze_0_to_gcd_coprocessor_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_gcd_coprocessor_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file
"../system_microblaze_0_to_gcd_coprocessor_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_testbench_0_to_microblaze_0_wrapper
INSTANCE:testbench_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_testbench_0_to_microblaze_0_wrapper.ngc
../system_testbench_0_to_microblaze_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/testbench_0_to_microblaze_0_w
rapper/system_testbench_0_to_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_testbench_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_testbench_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Fri Apr  5 12:20:05 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp lab5B/lib/   -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -intstyle default -lp
lab5B/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@license-srv.eecs.berkeley.edu'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc5vlx110t' is available, it will
   be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/cc/cs150/sp13/class/cs150-ad/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   gcd_coprocessor_1_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_gcd_coprocessor_1:C_READ_CLOCK_PERIOD. Top-level frequency
   could not be propagated to this IP. Please make sure that you have specified
   the frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   testbench_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_testbench_0:C_READ_CLOCK_PERIOD. Top-level frequency could
   not be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: gcd_coprocessor_1_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_gcd_coprocessor_1 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: testbench_0_to_microblaze_0 - 1 master(s) : 1
slave(s) 
IPNAME: fsl_v20, INSTANCE: microblaze_0_to_testbench_0 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_S_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 20 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_M_Clk - No driver found. Port will be
   driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/gcd_coprocessor_v1_00_a/data/gcd_co
   processor_v2_1_0.mpd line 25 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: microblaze_0_to_testbench_0_OPB_Rst
   - No driver found. Port will be driven to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 28 
WARNING:EDK:4180 - PORT: FSL_S_Clk, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_S_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 29 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_M_Clk - No driver found. Port will be driven
   to GND -
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/data/testbench_v2
   _1_0.mpd line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR:
   gcd_coprocessor_1_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 695 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR:
   microblaze_0_to_gcd_coprocessor_1_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 700 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR:
   testbench_0_to_microblaze_0_FSL_S_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 705 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR:
   microblaze_0_to_testbench_0_FSL_M_Clk - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 710 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 139 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: gcd_coprocessor_1_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_gcd_coprocessor_1, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: testbench_0_to_microblaze_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0_to_testbench_0, PARAMETER:
   C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter.
   Top-level frequency could not be propagated to this IP. Please make sure that
   you have specified the frequency of the top-level clock port, and that the
   clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_30_a
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x04000000 -
   /opt/Xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The gcd_coprocessor_1_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/gcd_coprocessor_1_to_microblaze_0_wrapper/gcd_coprocessor_1_to_mi
croblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_gcd_coprocessor_1 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_gcd_coprocessor_1_wrapper/microblaze_0_to_gcd_cop
rocessor_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The testbench_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/testbench_0_to_microblaze_0_wrapper/testbench_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_testbench_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_testbench_0_wrapper/microblaze_0_to_testbench_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:testbench INSTANCE:testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 174 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 24 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 49 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/cc/cs150/sp13/class/cs150-ad/system.mhs
line 56 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 63 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 72 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
117 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 129 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:gcd_coprocessor_1_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:gcd_coprocessor INSTANCE:gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 150 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_gcd_coprocessor_1 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 158 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:testbench_0_to_microblaze_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 166 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line
102 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:testbench_0 - /home/cc/cs150/sp13/class/cs150-ad/system.mhs line 174 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0_to_testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 182 - Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 102 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_testbench_0_wrapper INSTANCE:testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 174 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd .. system_testbench_0_wrapper.ngc
../system_testbench_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/testbench_0_wrapper/system_te
stbench_0_wrapper.ngc" ...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/testbench_0_wrapper/xfft_v7_1
.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_testbench_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_testbench_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_to_testbench_0_wrapper
INSTANCE:microblaze_0_to_testbench_0 -
/home/cc/cs150/sp13/class/cs150-ad/system.mhs line 182 - Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vlx110tff1136-1 -intstyle silent -i -sd ..
system_microblaze_0_to_testbench_0_wrapper.ngc
../system_microblaze_0_to_testbench_0_wrapper

Reading NGO file
"/home/cc/cs150/sp13/class/cs150-ad/implementation/microblaze_0_to_testbench_0_w
rapper/system_microblaze_0_to_testbench_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_to_testbench_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  9 sec
Total CPU time to NGCBUILD completion:   9 sec

Writing NGCBUILD log file "../system_microblaze_0_to_testbench_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 297.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Xflow P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory /home/cc/cs150/sp13/class/cs150-ad/implementation 

Using Flow File: /home/cc/cs150/sp13/class/cs150-ad/implementation/fpga.flw 
Using Option File(s): 
 /home/cc/cs150/sp13/class/cs150-ad/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - ngdbuild P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/cc/cs150/sp13/class/cs150-ad/implementation/system.ngc"
...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_to_m
icroblaze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_gcd_coprocessor_1_wrap
per.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_gcd_co
processor_1_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_testbench_0_to_microbl
aze_0_wrapper.ngc"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_testbench_0_wrapper.ng
c"...
Loading design module
"/home/cc/cs150/sp13/class/cs150-ad/implementation/system_microblaze_0_to_testbe
nch_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000033d'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000033e'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000033f'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000340'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000341'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000342'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000353'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000354'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000036d'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000036e'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000036f'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000370'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000371'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000372'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000383'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000384'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000039d'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000039e'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000039f'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000003a0'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000003a1'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000003a2'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000003b3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000003b4'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000003cd'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000003ce'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000003cf'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000003d0'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000003d1'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000003d2'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000003e3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000003e4'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000700'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000701'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000712'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000713'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000714'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000715'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000716'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000717'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000730'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000731'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000742'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000743'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000744'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000745'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000746'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000747'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000760'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000761'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000772'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000773'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000774'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000775'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000776'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000777'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000790'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000791'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000007a2'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000007a3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000007a4'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000007a5'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000007a6'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000007a7'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000bfc'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000bfd'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c0e'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c0f'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c10'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c11'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c12'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c13'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c2c'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c2d'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c3e'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c3f'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c40'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c41'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c42'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c43'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c5c'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c5d'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c6e'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c6f'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c70'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c71'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c72'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c73'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c8c'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c8d'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c9e'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000c9f'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000ca0'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000ca1'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000ca2'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00000ca3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000010f8'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk000010f9'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000110a'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000110b'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000110c'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000110d'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000110e'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000110f'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00001128'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00001129'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000113a'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000113b'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000113c'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000113d'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000113e'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000113f'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00001158'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00001159'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000116a'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000116b'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000116c'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000116d'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000116e'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000116f'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00001188'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00001189'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000119a'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000119b'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000119c'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000119d'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000119e'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk0000119f'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive 'testbench_0/testbench_0/fft/blk00001595'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 129

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  17 sec
Total CPU time to NGDBUILD completion:  1 min  15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Map P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 9 secs 
Total CPU  time at the beginning of Placer: 1 mins 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:39db4b1e) REAL time: 1 mins 15 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:39db4b1e) REAL time: 1 mins 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8a63c8cc) REAL time: 1 mins 15 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:8a63c8cc) REAL time: 1 mins 15 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:8a63c8cc) REAL time: 2 mins 8 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:8a63c8cc) REAL time: 2 mins 9 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:bf6a7d23) REAL time: 2 mins 11 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:bf6a7d23) REAL time: 2 mins 11 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:bf6a7d23) REAL time: 2 mins 11 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:bf6a7d23) REAL time: 2 mins 11 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:bf6a7d23) REAL time: 2 mins 11 secs 

Phase 12.8  Global Placement
...................................................................................................................................................
............................
Phase 12.8  Global Placement (Checksum:8001ea8d) REAL time: 2 mins 20 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:8001ea8d) REAL time: 2 mins 20 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:8001ea8d) REAL time: 2 mins 21 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:41f8a126) REAL time: 4 mins 12 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:41f8a126) REAL time: 4 mins 12 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:41f8a126) REAL time: 4 mins 13 secs 

Total REAL time to Placer completion: 4 mins 13 secs 
Total CPU  time to Placer completion: 4 mins 6 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   64
Slice Logic Utilization:
  Number of Slice Registers:                 1,697 out of  69,120    2%
    Number used as Flip Flops:               1,684
    Number used as Latch-thrus:                 13
  Number of Slice LUTs:                      2,393 out of  69,120    3%
    Number used as logic:                    2,156 out of  69,120    3%
      Number using O6 output only:           1,990
      Number using O5 output only:              48
      Number using O5 and O6:                  118
    Number used as Memory:                     230 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           166
        Number using O6 output only:           165
        Number using O5 output only:             1
    Number used as exclusive route-thru:         7
  Number of route-thrus:                        57
    Number using O6 output only:                50
    Number using O5 output only:                 2
    Number using O5 and O6:                      5

Slice Logic Distribution:
  Number of occupied Slices:                 1,038 out of  17,280    6%
  Number of LUT Flip Flop pairs used:        2,994
    Number with an unused Flip Flop:         1,297 out of   2,994   43%
    Number with an unused LUT:                 601 out of   2,994   20%
    Number of fully used LUT-FF pairs:       1,096 out of   2,994   36%
    Number of unique control sets:             165
    Number of slice register sites lost
      to control set restrictions:             318 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     640    1%
    Number of LOCed IOBs:                        4 out of       4  100%
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      16 out of     148   10%
    Number using BlockRAM only:                 16
    Total primitives used:
      Number of 36k BlockRAM used:              16
    Total Memory used (KB):                    576 out of   5,328   10%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.52

Peak Memory Usage:  1099 MB
Total REAL time to MAP completion:  4 mins 22 secs 
Total CPU time to MAP completion:   4 mins 14 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - par P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-04-23".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           2 out of 32      6%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                         2 out of 800     1%
   Number of External IOBs                   4 out of 640     1%
      Number of LOCed IOBs                   4 out of 4     100%

   Number of OLOGICs                         1 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 148    10%
   Number of Slices                       1038 out of 17280   6%
   Number of Slice Registers              1697 out of 69120   2%
      Number used as Flip Flops           1684
      Number used as Latches                 0
      Number used as LatchThrus             13

   Number of Slice LUTS                   2393 out of 69120   3%
   Number of Slice LUT-Flip Flop pairs    2994 out of 69120   4%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 29 secs 
Finished initial Timing Analysis.  REAL time: 29 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 16788 unrouted;      REAL time: 33 secs 

Phase  2  : 14386 unrouted;      REAL time: 35 secs 

Phase  3  : 5743 unrouted;      REAL time: 44 secs 

Phase  4  : 5743 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 57 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 13 secs 
Total REAL time to Router completion: 1 mins 13 secs 
Total CPU time to Router completion: 1 mins 14 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  822 |  0.560     |  2.196      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   71 |  0.443     |  1.986      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.684     |  2.682      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    10.883ns|     9.117ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.269ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.559ns|            0|            0|            0|       388132|
| TS_clock_generator_0_clock_gen|     20.000ns|      9.117ns|          N/A|            0|            0|       388132|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 28 secs 
Total CPU time to PAR completion: 1 mins 29 secs 

Peak Memory Usage:  923 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.73 2012-04-23, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 388132 paths, 0 nets, and 14389 connections

Design statistics:
   Minimum period:   9.117ns (Maximum frequency: 109.685MHz)


Analysis completed Fri Apr  5 12:39:21 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 35 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
WARNING: vhdl is not supported as a language.  Using usenglish.
Release 14.1 - Bitgen P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/14.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
/opt/Xilinx/14.1/ISE_DS/ISE/:/opt/Xilinx/14.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Fri Apr  5 12:39:41 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' at 'RAMB36_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' at 'RAMB36_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' at 'RAMB36_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' at 'RAMB36_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' at 'RAMB36_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' at 'RAMB36_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' at 'RAMB36_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' at 'RAMB36_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' at 'RAMB36_X2Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' at 'RAMB36_X2Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' at 'RAMB36_X2Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' at 'RAMB36_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' at 'RAMB36_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' at 'RAMB36_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' at 'RAMB36_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' at 'RAMB36_X0Y7' location successfully updated with design data.

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@license-srv.eecs.berkeley.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Apr  9 16:09:55 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
testbench_0 has been deleted from the project
microblaze_0_to_testbench_0 has been deleted from the project
testbench_0_to_microblaze_0 has been deleted from the project
