Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jun 08 18:16:29 2017
| Host         : DESKTOP-K472J0U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[10]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[11]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[12]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[13]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[14]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[15]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[16]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[17]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[18]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: GreenGoblin_pos_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana1_image_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana1_image_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana1_pos_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana2_image_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana2_image_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana2_pos_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana3_image_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Pedana3_image_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pedana3_pos_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Wolvie_image_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[10]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[11]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[12]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[13]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[14]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[15]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[16]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[17]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[18]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Wolvie_pos_reg[9]/Q (HIGH)

 There are 215 register/latch pins with no clock driven by root clock pin: frame_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_att/attack_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Green_Goblin_jump/GG_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Green_Goblin_jump/GG_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Green_Goblin_jump/GG_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Green_Goblin_jump/GG_action_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Green_Goblin_jump/GG_action_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Green_Goblin_jump/GG_action_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Green_Goblin_jump/GG_action_cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_jump/jump_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Green_Goblin_mov/GG_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Green_Goblin_mov/GG_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Green_Goblin_mov/GG_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Green_Goblin_mov/GG_action_cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_Green_Goblin_mov/movement_enable_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_att/attack_enable_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_jump/jump_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_Wolvie_mov/W_action_cnt_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_Wolvie_mov/movement_enable_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[8]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_col_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: inst_graphic/map_row_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 521 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 360 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.846        0.000                      0                  561        0.042        0.000                      0                  561        3.000        0.000                       0                   366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen    {0.000 20.000}     40.000          25.000          
  clkfbout_pixelClkGen    {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen_1  {0.000 20.000}     40.000          25.000          
  clkfbout_pixelClkGen_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_pixelClkGen         28.846        0.000                      0                  561        0.139        0.000                      0                  561       19.500        0.000                       0                   362  
  clkfbout_pixelClkGen                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_pixelClkGen_1       28.849        0.000                      0                  561        0.139        0.000                      0                  561       19.500        0.000                       0                   362  
  clkfbout_pixelClkGen_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pixelClkGen_1  clk_out1_pixelClkGen         28.846        0.000                      0                  561        0.042        0.000                      0                  561  
clk_out1_pixelClkGen    clk_out1_pixelClkGen_1       28.846        0.000                      0                  561        0.042        0.000                      0                  561  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       28.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.846ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.041ns  (logic 3.617ns (32.758%)  route 7.424ns (67.242%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.663    10.049    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.124    10.173 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.173    inst_graphic/inst_vga/green[1]_i_1_n_0
    SLICE_X74Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.578    38.557    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.480    39.038    
                         clock uncertainty           -0.098    38.940    
    SLICE_X74Y138        FDRE (Setup_fdre_C_D)        0.079    39.019    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                 28.846    

Slack (MET) :             28.995ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 3.617ns (33.210%)  route 7.274ns (66.790%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 38.556 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.513     9.899    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X74Y137        LUT6 (Prop_lut6_I4_O)        0.124    10.023 r  inst_graphic/inst_vga/red[3]_i_1/O
                         net (fo=1, routed)           0.000    10.023    inst_graphic/inst_vga/red[3]_i_1_n_0
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.577    38.556    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.480    39.037    
                         clock uncertainty           -0.098    38.939    
    SLICE_X74Y137        FDRE (Setup_fdre_C_D)        0.079    39.018    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                 28.995    

Slack (MET) :             29.107ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.729ns  (logic 3.617ns (33.712%)  route 7.112ns (66.288%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.351     9.737    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X73Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.861 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000     9.861    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.574    38.553    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.480    39.034    
                         clock uncertainty           -0.098    38.936    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.032    38.968    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                 29.107    

Slack (MET) :             29.111ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.724ns  (logic 3.617ns (33.728%)  route 7.107ns (66.272%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.346     9.732    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X73Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.856 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000     9.856    inst_graphic/inst_vga/green[2]_i_1_n_0
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.574    38.553    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.480    39.034    
                         clock uncertainty           -0.098    38.936    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.031    38.967    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.967    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                 29.111    

Slack (MET) :             29.125ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 3.617ns (33.770%)  route 7.094ns (66.230%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.333     9.719    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X72Y137        LUT6 (Prop_lut6_I1_O)        0.124     9.843 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     9.843    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X72Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.575    38.554    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.480    39.035    
                         clock uncertainty           -0.098    38.937    
    SLICE_X72Y137        FDRE (Setup_fdre_C_D)        0.031    38.968    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                 29.125    

Slack (MET) :             29.205ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.632ns  (logic 3.617ns (34.019%)  route 7.015ns (65.981%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.254     9.640    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X75Y138        LUT6 (Prop_lut6_I1_O)        0.124     9.764 r  inst_graphic/inst_vga/red[2]_i_2/O
                         net (fo=1, routed)           0.000     9.764    inst_graphic/inst_vga/red[2]_i_2_n_0
    SLICE_X75Y138        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.578    38.557    inst_graphic/inst_vga/clk_out1
    SLICE_X75Y138        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.480    39.038    
                         clock uncertainty           -0.098    38.940    
    SLICE_X75Y138        FDRE (Setup_fdre_C_D)        0.029    38.969    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 29.205    

Slack (MET) :             29.282ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.551ns  (logic 3.617ns (34.281%)  route 6.934ns (65.719%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.173     9.559    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X73Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     9.683    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.574    38.553    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.480    39.034    
                         clock uncertainty           -0.098    38.936    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.029    38.965    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.965    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                 29.282    

Slack (MET) :             29.366ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 3.617ns (34.543%)  route 6.854ns (65.457%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.093     9.479    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X72Y138        LUT6 (Prop_lut6_I1_O)        0.124     9.603 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000     9.603    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.576    38.555    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.480    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X72Y138        FDRE (Setup_fdre_C_D)        0.031    38.969    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                 29.366    

Slack (MET) :             29.368ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 3.617ns (34.556%)  route 6.850ns (65.444%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.089     9.475    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X72Y138        LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000     9.599    inst_graphic/inst_vga/green[0]_i_1_n_0
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.576    38.555    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.480    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X72Y138        FDRE (Setup_fdre_C_D)        0.029    38.967    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.967    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                 29.368    

Slack (MET) :             29.381ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.507ns  (logic 3.617ns (34.423%)  route 6.890ns (65.576%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 38.556 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.129     9.515    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X74Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.639 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     9.639    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.577    38.556    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.480    39.037    
                         clock uncertainty           -0.098    38.939    
    SLICE_X74Y137        FDRE (Setup_fdre_C_D)        0.081    39.020    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                 29.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.587    -0.577    inst_graphic/clk_out1
    SLICE_X77Y136        FDRE                                         r  inst_graphic/counter_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  inst_graphic/counter_v_reg[5]/Q
                         net (fo=7, routed)           0.087    -0.349    inst_graphic/counter_v_reg__0[5]
    SLICE_X76Y136        LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  inst_graphic/counter_v[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.304    inst_graphic/plusOp__3[9]
    SLICE_X76Y136        FDRE                                         r  inst_graphic/counter_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.859    -0.814    inst_graphic/clk_out1
    SLICE_X76Y136        FDRE                                         r  inst_graphic/counter_v_reg[9]/C
                         clock pessimism              0.250    -0.564    
    SLICE_X76Y136        FDRE (Hold_fdre_C_D)         0.121    -0.443    inst_graphic/counter_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y148        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/inst_vga/v_counter_reg[8]/Q
                         net (fo=4, routed)           0.073    -0.389    inst_graphic/inst_vga/v_counter_reg__0[8]
    SLICE_X49Y148        LUT6 (Prop_lut6_I4_O)        0.045    -0.344 r  inst_graphic/inst_vga/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.344    inst_graphic/inst_vga/plusOp__0[9]
    SLICE_X49Y148        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.832    -0.841    inst_graphic/inst_vga/clk_out1
    SLICE_X49Y148        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X49Y148        FDRE (Hold_fdre_C_D)         0.092    -0.498    inst_graphic/inst_vga/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X79Y134        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.120    -0.313    inst_graphic/counter_h_reg__0[6]
    SLICE_X78Y134        LUT5 (Prop_lut5_I1_O)        0.048    -0.265 r  inst_graphic/counter_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    inst_graphic/plusOp__1[8]
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.860    -0.813    inst_graphic/clk_out1
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[8]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.131    -0.430    inst_graphic/counter_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X79Y134        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.120    -0.313    inst_graphic/counter_h_reg__0[6]
    SLICE_X78Y134        LUT4 (Prop_lut4_I3_O)        0.045    -0.268 r  inst_graphic/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    inst_graphic/plusOp__1[7]
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.860    -0.813    inst_graphic/clk_out1
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[7]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.120    -0.441    inst_graphic/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X79Y134        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.124    -0.309    inst_graphic/counter_h_reg__0[6]
    SLICE_X78Y134        LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  inst_graphic/counter_h[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.264    inst_graphic/plusOp__1[9]
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.860    -0.813    inst_graphic/clk_out1
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[9]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.121    -0.440    inst_graphic/counter_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana3_cntV_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Pedana3_cntV_reg[0]/Q
                         net (fo=17, routed)          0.133    -0.330    inst_graphic/Pedana3_cntV_reg__0[0]
    SLICE_X62Y107        LUT4 (Prop_lut4_I2_O)        0.048    -0.282 r  inst_graphic/Pedana3_cntV[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    inst_graphic/p_0_in__5[3]
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[3]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.131    -0.459    inst_graphic/Pedana3_cntV_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana3_cntV_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.044%)  route 0.137ns (41.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Pedana3_cntV_reg[0]/Q
                         net (fo=17, routed)          0.137    -0.326    inst_graphic/Pedana3_cntV_reg__0[0]
    SLICE_X62Y107        LUT5 (Prop_lut5_I3_O)        0.048    -0.278 r  inst_graphic/Pedana3_cntV[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    inst_graphic/p_0_in__5[4]
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[4]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.133    -0.457    inst_graphic/Pedana3_cntV_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana3_cntV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Pedana3_cntV_reg[0]/Q
                         net (fo=17, routed)          0.133    -0.330    inst_graphic/Pedana3_cntV_reg__0[0]
    SLICE_X62Y107        LUT3 (Prop_lut3_I2_O)        0.045    -0.285 r  inst_graphic/Pedana3_cntV[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    inst_graphic/p_0_in__5[2]
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[2]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.120    -0.470    inst_graphic/Pedana3_cntV_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.562    -0.602    inst_graphic/clk_out1
    SLICE_X67Y103        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inst_graphic/Pedana1_cntH_reg[4]/Q
                         net (fo=7, routed)           0.137    -0.325    inst_graphic/Pedana1_cntH_reg_n_0_[4]
    SLICE_X66Y103        LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  inst_graphic/Pedana1_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    inst_graphic/Pedana1_cntH[5]
    SLICE_X66Y103        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.834    -0.839    inst_graphic/clk_out1
    SLICE_X66Y103        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X66Y103        FDRE (Hold_fdre_C_D)         0.121    -0.468    inst_graphic/Pedana1_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana2_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana2_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.424%)  route 0.115ns (35.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.563    -0.601    inst_graphic/clk_out1
    SLICE_X66Y102        FDRE                                         r  inst_graphic/Pedana2_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  inst_graphic/Pedana2_cntH_reg[1]/Q
                         net (fo=6, routed)           0.115    -0.322    inst_graphic/Pedana2_cntH_reg_n_0_[1]
    SLICE_X67Y102        LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  inst_graphic/Pedana2_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    inst_graphic/Pedana2_cntH[5]
    SLICE_X67Y102        FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X67Y102        FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X67Y102        FDRE (Hold_fdre_C_D)         0.091    -0.497    inst_graphic/Pedana2_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y24     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y17     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y26     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y18     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y27     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y19     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y14     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y24     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y15     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y25     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y122    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y137    inst_graphic/BG_section_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y137    inst_graphic/BG_section_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y137    inst_graphic/BG_section_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y137    inst_graphic/BG_section_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y137    inst_graphic/BG_section_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y122    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X73Y139    inst_graphic/BG_pixel_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y139    inst_graphic/BG_pixel_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X73Y138    inst_graphic/BG_pixel_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X73Y138    inst_graphic/BG_pixel_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y138    inst_graphic/BG_pixel_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen
  To Clock:  clkfbout_pixelClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       28.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.849ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.041ns  (logic 3.617ns (32.758%)  route 7.424ns (67.242%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.663    10.049    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.124    10.173 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.173    inst_graphic/inst_vga/green[1]_i_1_n_0
    SLICE_X74Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.578    38.557    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.480    39.038    
                         clock uncertainty           -0.094    38.943    
    SLICE_X74Y138        FDRE (Setup_fdre_C_D)        0.079    39.022    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         39.022    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                 28.849    

Slack (MET) :             28.998ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 3.617ns (33.210%)  route 7.274ns (66.790%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 38.556 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.513     9.899    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X74Y137        LUT6 (Prop_lut6_I4_O)        0.124    10.023 r  inst_graphic/inst_vga/red[3]_i_1/O
                         net (fo=1, routed)           0.000    10.023    inst_graphic/inst_vga/red[3]_i_1_n_0
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.577    38.556    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.480    39.037    
                         clock uncertainty           -0.094    38.942    
    SLICE_X74Y137        FDRE (Setup_fdre_C_D)        0.079    39.021    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                 28.998    

Slack (MET) :             29.110ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.729ns  (logic 3.617ns (33.712%)  route 7.112ns (66.288%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.351     9.737    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X73Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.861 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000     9.861    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.574    38.553    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.480    39.034    
                         clock uncertainty           -0.094    38.939    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.032    38.971    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                 29.110    

Slack (MET) :             29.114ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.724ns  (logic 3.617ns (33.728%)  route 7.107ns (66.272%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.346     9.732    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X73Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.856 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000     9.856    inst_graphic/inst_vga/green[2]_i_1_n_0
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.574    38.553    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.480    39.034    
                         clock uncertainty           -0.094    38.939    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.031    38.970    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                 29.114    

Slack (MET) :             29.129ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 3.617ns (33.770%)  route 7.094ns (66.230%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.333     9.719    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X72Y137        LUT6 (Prop_lut6_I1_O)        0.124     9.843 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     9.843    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X72Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.575    38.554    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.480    39.035    
                         clock uncertainty           -0.094    38.940    
    SLICE_X72Y137        FDRE (Setup_fdre_C_D)        0.031    38.971    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                 29.129    

Slack (MET) :             29.208ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.632ns  (logic 3.617ns (34.019%)  route 7.015ns (65.981%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.254     9.640    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X75Y138        LUT6 (Prop_lut6_I1_O)        0.124     9.764 r  inst_graphic/inst_vga/red[2]_i_2/O
                         net (fo=1, routed)           0.000     9.764    inst_graphic/inst_vga/red[2]_i_2_n_0
    SLICE_X75Y138        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.578    38.557    inst_graphic/inst_vga/clk_out1
    SLICE_X75Y138        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.480    39.038    
                         clock uncertainty           -0.094    38.943    
    SLICE_X75Y138        FDRE (Setup_fdre_C_D)        0.029    38.972    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.972    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 29.208    

Slack (MET) :             29.285ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.551ns  (logic 3.617ns (34.281%)  route 6.934ns (65.719%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.173     9.559    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X73Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     9.683    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.574    38.553    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.480    39.034    
                         clock uncertainty           -0.094    38.939    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.029    38.968    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                 29.285    

Slack (MET) :             29.369ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 3.617ns (34.543%)  route 6.854ns (65.457%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.093     9.479    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X72Y138        LUT6 (Prop_lut6_I1_O)        0.124     9.603 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000     9.603    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.576    38.555    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.480    39.036    
                         clock uncertainty           -0.094    38.941    
    SLICE_X72Y138        FDRE (Setup_fdre_C_D)        0.031    38.972    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.972    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                 29.369    

Slack (MET) :             29.371ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 3.617ns (34.556%)  route 6.850ns (65.444%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.089     9.475    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X72Y138        LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000     9.599    inst_graphic/inst_vga/green[0]_i_1_n_0
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.576    38.555    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.480    39.036    
                         clock uncertainty           -0.094    38.941    
    SLICE_X72Y138        FDRE (Setup_fdre_C_D)        0.029    38.970    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                 29.371    

Slack (MET) :             29.384ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.507ns  (logic 3.617ns (34.423%)  route 6.890ns (65.576%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 38.556 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.129     9.515    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X74Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.639 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     9.639    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.577    38.556    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.480    39.037    
                         clock uncertainty           -0.094    38.942    
    SLICE_X74Y137        FDRE (Setup_fdre_C_D)        0.081    39.023    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         39.023    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                 29.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.587    -0.577    inst_graphic/clk_out1
    SLICE_X77Y136        FDRE                                         r  inst_graphic/counter_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  inst_graphic/counter_v_reg[5]/Q
                         net (fo=7, routed)           0.087    -0.349    inst_graphic/counter_v_reg__0[5]
    SLICE_X76Y136        LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  inst_graphic/counter_v[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.304    inst_graphic/plusOp__3[9]
    SLICE_X76Y136        FDRE                                         r  inst_graphic/counter_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.859    -0.814    inst_graphic/clk_out1
    SLICE_X76Y136        FDRE                                         r  inst_graphic/counter_v_reg[9]/C
                         clock pessimism              0.250    -0.564    
    SLICE_X76Y136        FDRE (Hold_fdre_C_D)         0.121    -0.443    inst_graphic/counter_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y148        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/inst_vga/v_counter_reg[8]/Q
                         net (fo=4, routed)           0.073    -0.389    inst_graphic/inst_vga/v_counter_reg__0[8]
    SLICE_X49Y148        LUT6 (Prop_lut6_I4_O)        0.045    -0.344 r  inst_graphic/inst_vga/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.344    inst_graphic/inst_vga/plusOp__0[9]
    SLICE_X49Y148        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.832    -0.841    inst_graphic/inst_vga/clk_out1
    SLICE_X49Y148        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X49Y148        FDRE (Hold_fdre_C_D)         0.092    -0.498    inst_graphic/inst_vga/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X79Y134        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.120    -0.313    inst_graphic/counter_h_reg__0[6]
    SLICE_X78Y134        LUT5 (Prop_lut5_I1_O)        0.048    -0.265 r  inst_graphic/counter_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    inst_graphic/plusOp__1[8]
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.860    -0.813    inst_graphic/clk_out1
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[8]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.131    -0.430    inst_graphic/counter_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X79Y134        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.120    -0.313    inst_graphic/counter_h_reg__0[6]
    SLICE_X78Y134        LUT4 (Prop_lut4_I3_O)        0.045    -0.268 r  inst_graphic/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    inst_graphic/plusOp__1[7]
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.860    -0.813    inst_graphic/clk_out1
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[7]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.120    -0.441    inst_graphic/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X79Y134        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.124    -0.309    inst_graphic/counter_h_reg__0[6]
    SLICE_X78Y134        LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  inst_graphic/counter_h[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.264    inst_graphic/plusOp__1[9]
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.860    -0.813    inst_graphic/clk_out1
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[9]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.121    -0.440    inst_graphic/counter_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana3_cntV_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Pedana3_cntV_reg[0]/Q
                         net (fo=17, routed)          0.133    -0.330    inst_graphic/Pedana3_cntV_reg__0[0]
    SLICE_X62Y107        LUT4 (Prop_lut4_I2_O)        0.048    -0.282 r  inst_graphic/Pedana3_cntV[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    inst_graphic/p_0_in__5[3]
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[3]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.131    -0.459    inst_graphic/Pedana3_cntV_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana3_cntV_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.044%)  route 0.137ns (41.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Pedana3_cntV_reg[0]/Q
                         net (fo=17, routed)          0.137    -0.326    inst_graphic/Pedana3_cntV_reg__0[0]
    SLICE_X62Y107        LUT5 (Prop_lut5_I3_O)        0.048    -0.278 r  inst_graphic/Pedana3_cntV[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    inst_graphic/p_0_in__5[4]
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[4]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.133    -0.457    inst_graphic/Pedana3_cntV_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana3_cntV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Pedana3_cntV_reg[0]/Q
                         net (fo=17, routed)          0.133    -0.330    inst_graphic/Pedana3_cntV_reg__0[0]
    SLICE_X62Y107        LUT3 (Prop_lut3_I2_O)        0.045    -0.285 r  inst_graphic/Pedana3_cntV[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    inst_graphic/p_0_in__5[2]
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[2]/C
                         clock pessimism              0.251    -0.590    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.120    -0.470    inst_graphic/Pedana3_cntV_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.562    -0.602    inst_graphic/clk_out1
    SLICE_X67Y103        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inst_graphic/Pedana1_cntH_reg[4]/Q
                         net (fo=7, routed)           0.137    -0.325    inst_graphic/Pedana1_cntH_reg_n_0_[4]
    SLICE_X66Y103        LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  inst_graphic/Pedana1_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    inst_graphic/Pedana1_cntH[5]
    SLICE_X66Y103        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.834    -0.839    inst_graphic/clk_out1
    SLICE_X66Y103        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X66Y103        FDRE (Hold_fdre_C_D)         0.121    -0.468    inst_graphic/Pedana1_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana2_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana2_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.424%)  route 0.115ns (35.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.563    -0.601    inst_graphic/clk_out1
    SLICE_X66Y102        FDRE                                         r  inst_graphic/Pedana2_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  inst_graphic/Pedana2_cntH_reg[1]/Q
                         net (fo=6, routed)           0.115    -0.322    inst_graphic/Pedana2_cntH_reg_n_0_[1]
    SLICE_X67Y102        LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  inst_graphic/Pedana2_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    inst_graphic/Pedana2_cntH[5]
    SLICE_X67Y102        FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X67Y102        FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X67Y102        FDRE (Hold_fdre_C_D)         0.091    -0.497    inst_graphic/Pedana2_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y24     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y17     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y26     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y18     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y27     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y19     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y14     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y24     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y15     inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y25     inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y122    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y137    inst_graphic/BG_section_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y137    inst_graphic/BG_section_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y137    inst_graphic/BG_section_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y137    inst_graphic/BG_section_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y137    inst_graphic/BG_section_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y122    inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/inst_graphic/inst_brom_player/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X73Y139    inst_graphic/BG_pixel_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y139    inst_graphic/BG_pixel_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y137    inst_graphic/BG_pixel_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X73Y138    inst_graphic/BG_pixel_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X73Y138    inst_graphic/BG_pixel_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y138    inst_graphic/BG_pixel_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen_1
  To Clock:  clkfbout_pixelClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       28.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.846ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        11.041ns  (logic 3.617ns (32.758%)  route 7.424ns (67.242%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.663    10.049    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.124    10.173 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.173    inst_graphic/inst_vga/green[1]_i_1_n_0
    SLICE_X74Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.578    38.557    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.480    39.038    
                         clock uncertainty           -0.098    38.940    
    SLICE_X74Y138        FDRE (Setup_fdre_C_D)        0.079    39.019    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                 28.846    

Slack (MET) :             28.995ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 3.617ns (33.210%)  route 7.274ns (66.790%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 38.556 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.513     9.899    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X74Y137        LUT6 (Prop_lut6_I4_O)        0.124    10.023 r  inst_graphic/inst_vga/red[3]_i_1/O
                         net (fo=1, routed)           0.000    10.023    inst_graphic/inst_vga/red[3]_i_1_n_0
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.577    38.556    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.480    39.037    
                         clock uncertainty           -0.098    38.939    
    SLICE_X74Y137        FDRE (Setup_fdre_C_D)        0.079    39.018    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                 28.995    

Slack (MET) :             29.107ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.729ns  (logic 3.617ns (33.712%)  route 7.112ns (66.288%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.351     9.737    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X73Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.861 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000     9.861    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.574    38.553    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.480    39.034    
                         clock uncertainty           -0.098    38.936    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.032    38.968    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                 29.107    

Slack (MET) :             29.111ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.724ns  (logic 3.617ns (33.728%)  route 7.107ns (66.272%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.346     9.732    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X73Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.856 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000     9.856    inst_graphic/inst_vga/green[2]_i_1_n_0
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.574    38.553    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.480    39.034    
                         clock uncertainty           -0.098    38.936    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.031    38.967    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.967    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                 29.111    

Slack (MET) :             29.125ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 3.617ns (33.770%)  route 7.094ns (66.230%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.333     9.719    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X72Y137        LUT6 (Prop_lut6_I1_O)        0.124     9.843 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     9.843    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X72Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.575    38.554    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.480    39.035    
                         clock uncertainty           -0.098    38.937    
    SLICE_X72Y137        FDRE (Setup_fdre_C_D)        0.031    38.968    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                 29.125    

Slack (MET) :             29.205ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.632ns  (logic 3.617ns (34.019%)  route 7.015ns (65.981%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.254     9.640    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X75Y138        LUT6 (Prop_lut6_I1_O)        0.124     9.764 r  inst_graphic/inst_vga/red[2]_i_2/O
                         net (fo=1, routed)           0.000     9.764    inst_graphic/inst_vga/red[2]_i_2_n_0
    SLICE_X75Y138        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.578    38.557    inst_graphic/inst_vga/clk_out1
    SLICE_X75Y138        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.480    39.038    
                         clock uncertainty           -0.098    38.940    
    SLICE_X75Y138        FDRE (Setup_fdre_C_D)        0.029    38.969    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 29.205    

Slack (MET) :             29.282ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.551ns  (logic 3.617ns (34.281%)  route 6.934ns (65.719%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.173     9.559    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X73Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     9.683    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.574    38.553    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.480    39.034    
                         clock uncertainty           -0.098    38.936    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.029    38.965    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.965    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                 29.282    

Slack (MET) :             29.366ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 3.617ns (34.543%)  route 6.854ns (65.457%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.093     9.479    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X72Y138        LUT6 (Prop_lut6_I1_O)        0.124     9.603 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000     9.603    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.576    38.555    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.480    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X72Y138        FDRE (Setup_fdre_C_D)        0.031    38.969    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                 29.366    

Slack (MET) :             29.368ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 3.617ns (34.556%)  route 6.850ns (65.444%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.089     9.475    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X72Y138        LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000     9.599    inst_graphic/inst_vga/green[0]_i_1_n_0
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.576    38.555    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.480    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X72Y138        FDRE (Setup_fdre_C_D)        0.029    38.967    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.967    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                 29.368    

Slack (MET) :             29.381ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen rise@40.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        10.507ns  (logic 3.617ns (34.423%)  route 6.890ns (65.576%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 38.556 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.129     9.515    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X74Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.639 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     9.639    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.577    38.556    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.480    39.037    
                         clock uncertainty           -0.098    38.939    
    SLICE_X74Y137        FDRE (Setup_fdre_C_D)        0.081    39.020    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                 29.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.587    -0.577    inst_graphic/clk_out1
    SLICE_X77Y136        FDRE                                         r  inst_graphic/counter_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  inst_graphic/counter_v_reg[5]/Q
                         net (fo=7, routed)           0.087    -0.349    inst_graphic/counter_v_reg__0[5]
    SLICE_X76Y136        LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  inst_graphic/counter_v[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.304    inst_graphic/plusOp__3[9]
    SLICE_X76Y136        FDRE                                         r  inst_graphic/counter_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.859    -0.814    inst_graphic/clk_out1
    SLICE_X76Y136        FDRE                                         r  inst_graphic/counter_v_reg[9]/C
                         clock pessimism              0.250    -0.564    
                         clock uncertainty            0.098    -0.467    
    SLICE_X76Y136        FDRE (Hold_fdre_C_D)         0.121    -0.346    inst_graphic/counter_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y148        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/inst_vga/v_counter_reg[8]/Q
                         net (fo=4, routed)           0.073    -0.389    inst_graphic/inst_vga/v_counter_reg__0[8]
    SLICE_X49Y148        LUT6 (Prop_lut6_I4_O)        0.045    -0.344 r  inst_graphic/inst_vga/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.344    inst_graphic/inst_vga/plusOp__0[9]
    SLICE_X49Y148        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.832    -0.841    inst_graphic/inst_vga/clk_out1
    SLICE_X49Y148        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X49Y148        FDRE (Hold_fdre_C_D)         0.092    -0.401    inst_graphic/inst_vga/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X79Y134        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.120    -0.313    inst_graphic/counter_h_reg__0[6]
    SLICE_X78Y134        LUT5 (Prop_lut5_I1_O)        0.048    -0.265 r  inst_graphic/counter_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    inst_graphic/plusOp__1[8]
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.860    -0.813    inst_graphic/clk_out1
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[8]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.098    -0.464    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.131    -0.333    inst_graphic/counter_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X79Y134        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.120    -0.313    inst_graphic/counter_h_reg__0[6]
    SLICE_X78Y134        LUT4 (Prop_lut4_I3_O)        0.045    -0.268 r  inst_graphic/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    inst_graphic/plusOp__1[7]
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.860    -0.813    inst_graphic/clk_out1
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[7]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.098    -0.464    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.120    -0.344    inst_graphic/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X79Y134        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.124    -0.309    inst_graphic/counter_h_reg__0[6]
    SLICE_X78Y134        LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  inst_graphic/counter_h[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.264    inst_graphic/plusOp__1[9]
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.860    -0.813    inst_graphic/clk_out1
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[9]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.098    -0.464    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.121    -0.343    inst_graphic/counter_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana3_cntV_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Pedana3_cntV_reg[0]/Q
                         net (fo=17, routed)          0.133    -0.330    inst_graphic/Pedana3_cntV_reg__0[0]
    SLICE_X62Y107        LUT4 (Prop_lut4_I2_O)        0.048    -0.282 r  inst_graphic/Pedana3_cntV[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    inst_graphic/p_0_in__5[3]
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[3]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.131    -0.362    inst_graphic/Pedana3_cntV_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana3_cntV_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.044%)  route 0.137ns (41.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Pedana3_cntV_reg[0]/Q
                         net (fo=17, routed)          0.137    -0.326    inst_graphic/Pedana3_cntV_reg__0[0]
    SLICE_X62Y107        LUT5 (Prop_lut5_I3_O)        0.048    -0.278 r  inst_graphic/Pedana3_cntV[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    inst_graphic/p_0_in__5[4]
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[4]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.133    -0.360    inst_graphic/Pedana3_cntV_reg[4]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana3_cntV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Pedana3_cntV_reg[0]/Q
                         net (fo=17, routed)          0.133    -0.330    inst_graphic/Pedana3_cntV_reg__0[0]
    SLICE_X62Y107        LUT3 (Prop_lut3_I2_O)        0.045    -0.285 r  inst_graphic/Pedana3_cntV[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    inst_graphic/p_0_in__5[2]
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[2]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.120    -0.373    inst_graphic/Pedana3_cntV_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.562    -0.602    inst_graphic/clk_out1
    SLICE_X67Y103        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inst_graphic/Pedana1_cntH_reg[4]/Q
                         net (fo=7, routed)           0.137    -0.325    inst_graphic/Pedana1_cntH_reg_n_0_[4]
    SLICE_X66Y103        LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  inst_graphic/Pedana1_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    inst_graphic/Pedana1_cntH[5]
    SLICE_X66Y103        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.834    -0.839    inst_graphic/clk_out1
    SLICE_X66Y103        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X66Y103        FDRE (Hold_fdre_C_D)         0.121    -0.371    inst_graphic/Pedana1_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana2_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana2_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.424%)  route 0.115ns (35.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.563    -0.601    inst_graphic/clk_out1
    SLICE_X66Y102        FDRE                                         r  inst_graphic/Pedana2_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  inst_graphic/Pedana2_cntH_reg[1]/Q
                         net (fo=6, routed)           0.115    -0.322    inst_graphic/Pedana2_cntH_reg_n_0_[1]
    SLICE_X67Y102        LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  inst_graphic/Pedana2_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    inst_graphic/Pedana2_cntH[5]
    SLICE_X67Y102        FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X67Y102        FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X67Y102        FDRE (Hold_fdre_C_D)         0.091    -0.400    inst_graphic/Pedana2_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       28.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.846ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        11.041ns  (logic 3.617ns (32.758%)  route 7.424ns (67.242%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.663    10.049    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.124    10.173 r  inst_graphic/inst_vga/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.173    inst_graphic/inst_vga/green[1]_i_1_n_0
    SLICE_X74Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.578    38.557    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[1]/C
                         clock pessimism              0.480    39.038    
                         clock uncertainty           -0.098    38.940    
    SLICE_X74Y138        FDRE (Setup_fdre_C_D)        0.079    39.019    inst_graphic/inst_vga/green_reg[1]
  -------------------------------------------------------------------
                         required time                         39.019    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                 28.846    

Slack (MET) :             28.995ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.891ns  (logic 3.617ns (33.210%)  route 7.274ns (66.790%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 38.556 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.513     9.899    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X74Y137        LUT6 (Prop_lut6_I4_O)        0.124    10.023 r  inst_graphic/inst_vga/red[3]_i_1/O
                         net (fo=1, routed)           0.000    10.023    inst_graphic/inst_vga/red[3]_i_1_n_0
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.577    38.556    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/red_reg[3]/C
                         clock pessimism              0.480    39.037    
                         clock uncertainty           -0.098    38.939    
    SLICE_X74Y137        FDRE (Setup_fdre_C_D)        0.079    39.018    inst_graphic/inst_vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         39.018    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                 28.995    

Slack (MET) :             29.107ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.729ns  (logic 3.617ns (33.712%)  route 7.112ns (66.288%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.351     9.737    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X73Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.861 r  inst_graphic/inst_vga/red[1]_i_1/O
                         net (fo=1, routed)           0.000     9.861    inst_graphic/inst_vga/red[1]_i_1_n_0
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.574    38.553    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/red_reg[1]/C
                         clock pessimism              0.480    39.034    
                         clock uncertainty           -0.098    38.936    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.032    38.968    inst_graphic/inst_vga/red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                 29.107    

Slack (MET) :             29.111ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.724ns  (logic 3.617ns (33.728%)  route 7.107ns (66.272%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.346     9.732    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X73Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.856 r  inst_graphic/inst_vga/green[2]_i_1/O
                         net (fo=1, routed)           0.000     9.856    inst_graphic/inst_vga/green[2]_i_1_n_0
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.574    38.553    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/green_reg[2]/C
                         clock pessimism              0.480    39.034    
                         clock uncertainty           -0.098    38.936    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.031    38.967    inst_graphic/inst_vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.967    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                 29.111    

Slack (MET) :             29.125ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 3.617ns (33.770%)  route 7.094ns (66.230%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.333     9.719    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X72Y137        LUT6 (Prop_lut6_I1_O)        0.124     9.843 r  inst_graphic/inst_vga/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     9.843    inst_graphic/inst_vga/blue[1]_i_1_n_0
    SLICE_X72Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.575    38.554    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[1]/C
                         clock pessimism              0.480    39.035    
                         clock uncertainty           -0.098    38.937    
    SLICE_X72Y137        FDRE (Setup_fdre_C_D)        0.031    38.968    inst_graphic/inst_vga/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                 29.125    

Slack (MET) :             29.205ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.632ns  (logic 3.617ns (34.019%)  route 7.015ns (65.981%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.254     9.640    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X75Y138        LUT6 (Prop_lut6_I1_O)        0.124     9.764 r  inst_graphic/inst_vga/red[2]_i_2/O
                         net (fo=1, routed)           0.000     9.764    inst_graphic/inst_vga/red[2]_i_2_n_0
    SLICE_X75Y138        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.578    38.557    inst_graphic/inst_vga/clk_out1
    SLICE_X75Y138        FDRE                                         r  inst_graphic/inst_vga/red_reg[2]/C
                         clock pessimism              0.480    39.038    
                         clock uncertainty           -0.098    38.940    
    SLICE_X75Y138        FDRE (Setup_fdre_C_D)        0.029    38.969    inst_graphic/inst_vga/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 29.205    

Slack (MET) :             29.282ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.551ns  (logic 3.617ns (34.281%)  route 6.934ns (65.719%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 38.553 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.173     9.559    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X73Y136        LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  inst_graphic/inst_vga/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     9.683    inst_graphic/inst_vga/blue[2]_i_1_n_0
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.574    38.553    inst_graphic/inst_vga/clk_out1
    SLICE_X73Y136        FDRE                                         r  inst_graphic/inst_vga/blue_reg[2]/C
                         clock pessimism              0.480    39.034    
                         clock uncertainty           -0.098    38.936    
    SLICE_X73Y136        FDRE (Setup_fdre_C_D)        0.029    38.965    inst_graphic/inst_vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.965    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                 29.282    

Slack (MET) :             29.366ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.471ns  (logic 3.617ns (34.543%)  route 6.854ns (65.457%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.093     9.479    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X72Y138        LUT6 (Prop_lut6_I1_O)        0.124     9.603 r  inst_graphic/inst_vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000     9.603    inst_graphic/inst_vga/green[3]_i_1_n_0
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.576    38.555    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[3]/C
                         clock pessimism              0.480    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X72Y138        FDRE (Setup_fdre_C_D)        0.031    38.969    inst_graphic/inst_vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                 29.366    

Slack (MET) :             29.368ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 3.617ns (34.556%)  route 6.850ns (65.444%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.089     9.475    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X72Y138        LUT6 (Prop_lut6_I1_O)        0.124     9.599 r  inst_graphic/inst_vga/green[0]_i_1/O
                         net (fo=1, routed)           0.000     9.599    inst_graphic/inst_vga/green[0]_i_1_n_0
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.576    38.555    inst_graphic/inst_vga/clk_out1
    SLICE_X72Y138        FDRE                                         r  inst_graphic/inst_vga/green_reg[0]/C
                         clock pessimism              0.480    39.036    
                         clock uncertainty           -0.098    38.938    
    SLICE_X72Y138        FDRE (Setup_fdre_C_D)        0.029    38.967    inst_graphic/inst_vga/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.967    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                 29.368    

Slack (MET) :             29.381ns  (required time - arrival time)
  Source:                 inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pixelClkGen_1 rise@40.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        10.507ns  (logic 3.617ns (34.423%)  route 6.890ns (65.576%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 38.556 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.672    -0.868    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.586 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.777     3.363    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[4]
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.487 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.487    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I1_O)      0.245     3.732 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.526     5.258    inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X72Y101        LUT6 (Prop_lut6_I3_O)        0.298     5.556 f  inst_graphic/inst_brom_util/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=2, routed)           1.458     7.015    inst_graphic/inst_vga/bbstub_douta[11][5]
    SLICE_X73Y125        LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  inst_graphic/inst_vga/red[3]_i_10/O
                         net (fo=1, routed)           0.505     7.644    inst_graphic/inst_vga/red[3]_i_10_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.124     7.768 f  inst_graphic/inst_vga/red[3]_i_7/O
                         net (fo=1, routed)           0.494     8.262    inst_graphic/inst_vga/red[3]_i_7_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.386 r  inst_graphic/inst_vga/red[3]_i_5/O
                         net (fo=12, routed)          1.129     9.515    inst_graphic/inst_vga/red[3]_i_5_n_0
    SLICE_X74Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.639 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     9.639    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         1.577    38.556    inst_graphic/inst_vga/clk_out1
    SLICE_X74Y137        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]/C
                         clock pessimism              0.480    39.037    
                         clock uncertainty           -0.098    38.939    
    SLICE_X74Y137        FDRE (Setup_fdre_C_D)        0.081    39.020    inst_graphic/inst_vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                 29.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.587    -0.577    inst_graphic/clk_out1
    SLICE_X77Y136        FDRE                                         r  inst_graphic/counter_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  inst_graphic/counter_v_reg[5]/Q
                         net (fo=7, routed)           0.087    -0.349    inst_graphic/counter_v_reg__0[5]
    SLICE_X76Y136        LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  inst_graphic/counter_v[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.304    inst_graphic/plusOp__3[9]
    SLICE_X76Y136        FDRE                                         r  inst_graphic/counter_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.859    -0.814    inst_graphic/clk_out1
    SLICE_X76Y136        FDRE                                         r  inst_graphic/counter_v_reg[9]/C
                         clock pessimism              0.250    -0.564    
                         clock uncertainty            0.098    -0.467    
    SLICE_X76Y136        FDRE (Hold_fdre_C_D)         0.121    -0.346    inst_graphic/counter_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/inst_vga/clk_out1
    SLICE_X48Y148        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/inst_vga/v_counter_reg[8]/Q
                         net (fo=4, routed)           0.073    -0.389    inst_graphic/inst_vga/v_counter_reg__0[8]
    SLICE_X49Y148        LUT6 (Prop_lut6_I4_O)        0.045    -0.344 r  inst_graphic/inst_vga/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.344    inst_graphic/inst_vga/plusOp__0[9]
    SLICE_X49Y148        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.832    -0.841    inst_graphic/inst_vga/clk_out1
    SLICE_X49Y148        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X49Y148        FDRE (Hold_fdre_C_D)         0.092    -0.401    inst_graphic/inst_vga/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X79Y134        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.120    -0.313    inst_graphic/counter_h_reg__0[6]
    SLICE_X78Y134        LUT5 (Prop_lut5_I1_O)        0.048    -0.265 r  inst_graphic/counter_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    inst_graphic/plusOp__1[8]
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.860    -0.813    inst_graphic/clk_out1
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[8]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.098    -0.464    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.131    -0.333    inst_graphic/counter_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X79Y134        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.120    -0.313    inst_graphic/counter_h_reg__0[6]
    SLICE_X78Y134        LUT4 (Prop_lut4_I3_O)        0.045    -0.268 r  inst_graphic/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    inst_graphic/plusOp__1[7]
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.860    -0.813    inst_graphic/clk_out1
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[7]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.098    -0.464    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.120    -0.344    inst_graphic/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/counter_h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.590    -0.574    inst_graphic/clk_out1
    SLICE_X79Y134        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_graphic/counter_h_reg[6]/Q
                         net (fo=5, routed)           0.124    -0.309    inst_graphic/counter_h_reg__0[6]
    SLICE_X78Y134        LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  inst_graphic/counter_h[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.264    inst_graphic/plusOp__1[9]
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.860    -0.813    inst_graphic/clk_out1
    SLICE_X78Y134        FDRE                                         r  inst_graphic/counter_h_reg[9]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.098    -0.464    
    SLICE_X78Y134        FDRE (Hold_fdre_C_D)         0.121    -0.343    inst_graphic/counter_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana3_cntV_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Pedana3_cntV_reg[0]/Q
                         net (fo=17, routed)          0.133    -0.330    inst_graphic/Pedana3_cntV_reg__0[0]
    SLICE_X62Y107        LUT4 (Prop_lut4_I2_O)        0.048    -0.282 r  inst_graphic/Pedana3_cntV[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    inst_graphic/p_0_in__5[3]
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[3]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.131    -0.362    inst_graphic/Pedana3_cntV_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana3_cntV_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.044%)  route 0.137ns (41.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Pedana3_cntV_reg[0]/Q
                         net (fo=17, routed)          0.137    -0.326    inst_graphic/Pedana3_cntV_reg__0[0]
    SLICE_X62Y107        LUT5 (Prop_lut5_I3_O)        0.048    -0.278 r  inst_graphic/Pedana3_cntV[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    inst_graphic/p_0_in__5[4]
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[4]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.133    -0.360    inst_graphic/Pedana3_cntV_reg[4]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana3_cntV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana3_cntV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.561    -0.603    inst_graphic/clk_out1
    SLICE_X63Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  inst_graphic/Pedana3_cntV_reg[0]/Q
                         net (fo=17, routed)          0.133    -0.330    inst_graphic/Pedana3_cntV_reg__0[0]
    SLICE_X62Y107        LUT3 (Prop_lut3_I2_O)        0.045    -0.285 r  inst_graphic/Pedana3_cntV[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    inst_graphic/p_0_in__5[2]
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.831    -0.841    inst_graphic/clk_out1
    SLICE_X62Y107        FDRE                                         r  inst_graphic/Pedana3_cntV_reg[2]/C
                         clock pessimism              0.251    -0.590    
                         clock uncertainty            0.098    -0.493    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.120    -0.373    inst_graphic/Pedana3_cntV_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana1_cntH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana1_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.562    -0.602    inst_graphic/clk_out1
    SLICE_X67Y103        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inst_graphic/Pedana1_cntH_reg[4]/Q
                         net (fo=7, routed)           0.137    -0.325    inst_graphic/Pedana1_cntH_reg_n_0_[4]
    SLICE_X66Y103        LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  inst_graphic/Pedana1_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    inst_graphic/Pedana1_cntH[5]
    SLICE_X66Y103        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.834    -0.839    inst_graphic/clk_out1
    SLICE_X66Y103        FDRE                                         r  inst_graphic/Pedana1_cntH_reg[5]/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X66Y103        FDRE (Hold_fdre_C_D)         0.121    -0.371    inst_graphic/Pedana1_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 inst_graphic/Pedana2_cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_graphic/Pedana2_cntH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.424%)  route 0.115ns (35.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.563    -0.601    inst_graphic/clk_out1
    SLICE_X66Y102        FDRE                                         r  inst_graphic/Pedana2_cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  inst_graphic/Pedana2_cntH_reg[1]/Q
                         net (fo=6, routed)           0.115    -0.322    inst_graphic/Pedana2_cntH_reg_n_0_[1]
    SLICE_X67Y102        LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  inst_graphic/Pedana2_cntH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    inst_graphic/Pedana2_cntH[5]
    SLICE_X67Y102        FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=360, routed)         0.835    -0.838    inst_graphic/clk_out1
    SLICE_X67Y102        FDRE                                         r  inst_graphic/Pedana2_cntH_reg[5]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.098    -0.491    
    SLICE_X67Y102        FDRE (Hold_fdre_C_D)         0.091    -0.400    inst_graphic/Pedana2_cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.123    





