read -sv run_verilog_mid/adder_32b_8_87_1d872a7f24fadbfcdad82538c8559fff.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_87_1d872a7f24fadbfcdad82538c8559fff_yosys.v
