{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710283068809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710283068809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 23:37:48 2024 " "Processing started: Tue Mar 12 23:37:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710283068809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710283068809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_accelerometer -c spi_accelerometer " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_accelerometer -c spi_accelerometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710283068809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710283069543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710283069543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_accelerometer-STR " "Found design unit 1: spi_accelerometer-STR" {  } { { "../SPI_Accelerometer-master/top_level.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/top_level.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710283080468 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_accelerometer " "Found entity 1: spi_accelerometer" {  } { { "../SPI_Accelerometer-master/top_level.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710283080468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710283080468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/spi_master.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-FSM_1P " "Found design unit 1: spi_master-FSM_1P" {  } { { "../SPI_Accelerometer-master/spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/spi_master.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710283080472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spi_master-FSM_2P " "Found design unit 2: spi_master-FSM_2P" {  } { { "../SPI_Accelerometer-master/spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/spi_master.vhd" 233 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710283080472 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../SPI_Accelerometer-master/spi_master.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/spi_master.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710283080472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710283080472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "../SPI_Accelerometer-master/decoder7seg.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/decoder7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710283080476 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../SPI_Accelerometer-master/decoder7seg.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/decoder7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710283080476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710283080476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-bhv " "Found design unit 1: clock_div-bhv" {  } { { "../SPI_Accelerometer-master/clock_div.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/clock_div.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710283080479 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "../SPI_Accelerometer-master/clock_div.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/clock_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710283080479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710283080479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/accel_driver.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/local_adm/desktop/semester_project/lolo/spi_accelerometer-master/accel_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_driver-fsm_1p " "Found design unit 1: accel_driver-fsm_1p" {  } { { "../SPI_Accelerometer-master/accel_driver.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/accel_driver.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710283080484 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 accel_driver-fsm_2p " "Found design unit 2: accel_driver-fsm_2p" {  } { { "../SPI_Accelerometer-master/accel_driver.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/accel_driver.vhd" 424 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710283080484 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_driver " "Found entity 1: accel_driver" {  } { { "../SPI_Accelerometer-master/accel_driver.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/accel_driver.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710283080484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710283080484 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "led1 top_level.vhd(162) " "VHDL error at top_level.vhd(162): object \"led1\" is used but not declared" {  } { { "../SPI_Accelerometer-master/top_level.vhd" "" { Text "C:/Users/local_adm/Desktop/Semester_Project/Lolo/SPI_Accelerometer-master/top_level.vhd" 162 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1710283080485 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710283080604 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 12 23:38:00 2024 " "Processing ended: Tue Mar 12 23:38:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710283080604 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710283080604 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710283080604 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710283080604 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710283081226 ""}
