{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514206961074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514206961074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 21:02:40 2017 " "Processing started: Mon Dec 25 21:02:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514206961074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514206961074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map project9 -c project9 --generate_functional_sim_netlist " "Command: quartus_map project9 -c project9 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514206961074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514206961339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514206961387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514206961387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_38.v 1 1 " "Found 1 design units, including 1 entities, in source file check_38.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_38 " "Found entity 1: check_38" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514206961392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514206961392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xl_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file xl_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xl_generate " "Found entity 1: xl_generate" {  } { { "xl_generate.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/xl_generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514206961398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514206961398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project9 " "Found entity 1: project9" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/project9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514206961402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514206961402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "check_38 " "Elaborating entity \"check_38\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514206961427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(11) " "Verilog HDL assignment warning at check_38.v(11): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206961428 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(12) " "Verilog HDL assignment warning at check_38.v(12): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206961428 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(13) " "Verilog HDL assignment warning at check_38.v(13): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206961429 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(14) " "Verilog HDL assignment warning at check_38.v(14): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206961429 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(15) " "Verilog HDL assignment warning at check_38.v(15): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206961429 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(16) " "Verilog HDL assignment warning at check_38.v(16): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206961429 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(17) " "Verilog HDL assignment warning at check_38.v(17): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206961430 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(18) " "Verilog HDL assignment warning at check_38.v(18): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206961430 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(19) " "Verilog HDL assignment warning at check_38.v(19): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206961430 "|check_38"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din check_38.v(25) " "Verilog HDL Always Construct warning at check_38.v(25): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514206961431 "|check_38"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "check_38.v" "Mux0" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514206961486 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "check_38.v" "Mux1" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514206961486 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "check_38.v" "Mux2" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514206961486 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "check_38.v" "Mux3" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514206961486 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1514206961486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514206961530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961530 ""}  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514206961530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_src.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_src.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "db/mux_src.tdf" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/db/mux_src.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514206961599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514206961599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux1 " "Elaborated megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514206961610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux1 " "Instantiated megafunction \"lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961611 ""}  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514206961611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux2 " "Elaborated megafunction instantiation \"lpm_mux:Mux2\"" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514206961619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux2 " "Instantiated megafunction \"lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961619 ""}  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514206961619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux3 " "Elaborated megafunction instantiation \"lpm_mux:Mux3\"" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514206961630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux3 " "Instantiated megafunction \"lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514206961630 ""}  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514206961630 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 0 " "Ignored assignment(s) for \"din\[0\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206961643 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 1 " "Ignored assignment(s) for \"din\[1\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206961643 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 2 " "Ignored assignment(s) for \"din\[2\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206961643 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 3 " "Ignored assignment(s) for \"din\[3\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206961643 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 4 " "Ignored assignment(s) for \"din\[4\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206961643 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 5 " "Ignored assignment(s) for \"din\[5\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206961643 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 6 " "Ignored assignment(s) for \"din\[6\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206961644 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 7 " "Ignored assignment(s) for \"din\[7\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206961644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514206961695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 21:02:41 2017 " "Processing ended: Mon Dec 25 21:02:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514206961695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514206961695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514206961695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514206961695 ""}
