// Seed: 3651678663
module module_0 (
    input  wor  id_0,
    input  tri0 id_1,
    output wire id_2
    , id_5,
    output tri1 id_3
);
  wire id_6;
  assign #1 id_6 = id_6;
  parameter id_7 = 1;
  wire [1 : -1] id_8;
  wire id_9;
  assign module_1.id_1 = 0;
  logic id_10, id_11, id_12;
endmodule
module module_1 (
    output wor  id_0,
    input  tri  id_1,
    input  wand id_2,
    output tri0 id_3,
    input  tri0 id_4,
    input  wand id_5,
    output wand id_6,
    input  wire id_7,
    input  tri1 id_8,
    input  wor  id_9,
    input  wand id_10
);
  assign id_0 = -1;
  and primCall (id_0, id_10, id_4, id_5);
  module_0 modCall_1 (
      id_2,
      id_7,
      id_0,
      id_0
  );
endmodule
