Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L dds_compiler_v6_0_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L blk_mem_gen_v8_4_7 -L xlconstant_v1_1_8 -L axi_bram_ctrl_v4_1_9 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_29 -L axi_vip_v1_1_15 -L processing_system7_vip_v1_0_17 -L xlslice_v1_0_3 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_17_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_17_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_17_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_17_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_17_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_17_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_17_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_17_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_17_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2023.2_1013_2256/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_17_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-5021] port 'bram_clk_a' is not connected on this instance [C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/sim/system.v:288]
WARNING: [VRFC 10-5021] port 'bram_clk_a' is not connected on this instance [C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/sim/system.v:333]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/sim/system.v:523]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_processing_system7_0_1/sim/system_processing_system7_0_1.v:185]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ocm_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4372]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4373]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ocm_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4394]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4395]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp0' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4465]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp1' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4483]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp2' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4501]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp3' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4519]
WARNING: [VRFC 10-3129] assignment to input 'ddr_wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1253]
WARNING: [VRFC 10-3129] assignment to input 'ddr_rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1276]
WARNING: [VRFC 10-3129] assignment to input 'ddr_wr_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1091]
WARNING: [VRFC 10-3129] assignment to input 'ddr_rd_qos' [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1115]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/redpitaya_guide-master/tmp/4_frequency_counter/4_frequency_counter.ip_user_files/bd/system/ip/system_smartconnect_0_0/bd_0/sim/bd_919a.v:1541]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_9.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package xbip_utils_v3_0_11.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_23.dds_compiler_v6_0_23_viv_comp
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_23.pkg_dds_compiler_v6_0_23
Compiling package dds_compiler_v6_0_23.dds_compiler_v6_0_23_hdl_comps
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_7.global_util_pkg
Compiling package axi_utils_v2_0_7.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_23.pkg_betas
Compiling package dds_compiler_v6_0_23.pkg_alphas
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_9.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_9.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_9.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_9.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_9.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_9.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_9.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.system_axi_bram_ctrl_0_0 [system_axi_bram_ctrl_0_0_default]
Compiling architecture system_axi_bram_ctrl_1_0_arch of entity xil_defaultlib.system_axi_bram_ctrl_1_0 [system_axi_bram_ctrl_1_0_default]
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.axis_red_pitaya_adc_default
Compiling module xil_defaultlib.system_axis_red_pitaya_adc_0_0
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.axis_red_pitaya_dac_default
Compiling module xil_defaultlib.system_axis_red_pitaya_dac_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.system_blk_mem_gen_0_0
Compiling module xil_defaultlib.system_blk_mem_gen_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.system_clk_wiz_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23_rdy [\dds_compiler_v6_0_23_rdy(c_has_...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dither_wrap [\dither_wrap(ci_phase_err_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_23.pipe_add [\pipe_add(c_width=28,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_23.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_23.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23_core [\dds_compiler_v6_0_23_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23_viv [\dds_compiler_v6_0_23_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_23.dds_compiler_v6_0_23 [\dds_compiler_v6_0_23(c_xdevicef...]
Compiling architecture system_dds_compiler_0_0_arch of entity xil_defaultlib.system_dds_compiler_0_0 [system_dds_compiler_0_0_default]
Compiling module xil_defaultlib.system_ila_0_0
Compiling module xil_defaultlib.max_min_calculator
Compiling module xil_defaultlib.system_max_min_calculator_0_1
Compiling module xil_defaultlib.max_min_calculator_vout
Compiling module xil_defaultlib.system_max_min_calculator_v_0_0
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_g...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_g...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_f...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_s...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_i...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_s...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_d...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_o...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_o...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_r...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_r...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_i...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17_a...
Compiling module processing_system7_vip_v1_0_17.processing_system7_vip_v1_0_17(C...
Compiling module xil_defaultlib.system_processing_system7_0_1
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture system_rst_ps7_0_125m_0_arch of entity xil_defaultlib.system_rst_ps7_0_125M_0 [system_rst_ps7_0_125m_0_default]
Compiling module xil_defaultlib.signal_split
Compiling module xil_defaultlib.system_signal_split_0_0
Compiling module xlconstant_v1_1_8.xlconstant_v1_1_8_xlconstant
Compiling module xil_defaultlib.bd_919a_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_919a_psr_aclk_0_arch of entity xil_defaultlib.bd_919a_psr_aclk_0 [bd_919a_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1ESA9AA
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_919a_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_M3NP7D
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.bd_919a_m00arn_0
Compiling module xil_defaultlib.bd_919a_m00awn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=25...
Compiling module xil_defaultlib.bd_919a_m00bn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=17...
Compiling module xil_defaultlib.bd_919a_m00rn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_919a_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_8RDJLH
Compiling module xil_defaultlib.bd_919a_m00s2a_0
Compiling module xil_defaultlib.bd_919a_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_OKM6JD
Compiling module xil_defaultlib.bd_919a_m01arn_0
Compiling module xil_defaultlib.bd_919a_m01awn_0
Compiling module xil_defaultlib.bd_919a_m01bn_0
Compiling module xil_defaultlib.bd_919a_m01rn_0
Compiling module xil_defaultlib.bd_919a_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_108O9HF
Compiling module xil_defaultlib.bd_919a_m01s2a_0
Compiling module xil_defaultlib.bd_919a_s00a2s_0
Compiling module xil_defaultlib.bd_919a_s00mmu_0
Compiling module xil_defaultlib.bd_919a_s00sic_0
Compiling module xil_defaultlib.bd_919a_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1KR8Y8Q
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=45...
Compiling module xil_defaultlib.bd_919a_sarn_0
Compiling module xil_defaultlib.bd_919a_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=83...
Compiling module xil_defaultlib.bd_919a_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=23...
Compiling module xil_defaultlib.bd_919a_srn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=16...
Compiling module xil_defaultlib.bd_919a_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_1O9PSU8
Compiling module xil_defaultlib.bd_919a_arsw_0
Compiling module xil_defaultlib.bd_919a_awsw_0
Compiling module xil_defaultlib.bd_919a_bsw_0
Compiling module xil_defaultlib.bd_919a_rsw_0
Compiling module xil_defaultlib.bd_919a_wsw_0
Compiling module xil_defaultlib.switchboards_imp_1DLISLW
Compiling module xil_defaultlib.bd_919a
Compiling module xil_defaultlib.system_smartconnect_0_0
Compiling module xil_defaultlib.theta_data_test
Compiling module xil_defaultlib.system_theta_data_test_0_0
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling architecture imp of entity xil_defaultlib.util_ds_buf [\util_ds_buf(c_size=2,c_bufgce_d...]
Compiling architecture system_util_ds_buf_1_0_arch of entity xil_defaultlib.system_util_ds_buf_1_0 [system_util_ds_buf_1_0_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(1,9)(1,7)(1,4)\]
Compiling architecture imp of entity xil_defaultlib.util_ds_buf [\util_ds_buf(c_buf_type="OBUFDS"...]
Compiling architecture system_util_ds_buf_2_0_arch of entity xil_defaultlib.system_util_ds_buf_2_0 [system_util_ds_buf_2_0_default]
Compiling module xil_defaultlib.system_xlconstant_0_0
Compiling module xil_defaultlib.system_xlconstant_1_0
Compiling module xlslice_v1_0_3.xlslice_v1_0_3_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.system_xlslice_0_0
Compiling module xil_defaultlib.system_xlslice_1_0
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
