# Generated by Yosys 0.24+10 (git sha1 3ebc50dee, gcc 12.2.0 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fPIC -Os)

.model cu_top_0
.inputs clk rst_n usb_rx
.outputs led[0] led[1] led[2] led[3] led[4] led[5] led[6] led[7] usb_tx
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[12] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[12] O=myBlinker.M_counter_d[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[11] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[11] O=myBlinker.M_counter_d[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[2] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[2] O=myBlinker.M_counter_d[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.blink I3=myBlinker.M_counter_d_SB_LUT4_O_I3[25] O=myBlinker.M_counter_d[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[24] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[24] O=myBlinker.M_counter_d[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[23] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[23] O=myBlinker.M_counter_d[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[22] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[22] O=myBlinker.M_counter_d[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[21] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[21] O=myBlinker.M_counter_d[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[20] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[20] O=myBlinker.M_counter_d[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[1] I3=myBlinker.M_counter_q[0] O=myBlinker.M_counter_d[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[19] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[19] O=myBlinker.M_counter_d[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[18] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[18] O=myBlinker.M_counter_d[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[10] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[10] O=myBlinker.M_counter_d[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[17] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[17] O=myBlinker.M_counter_d[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[16] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[16] O=myBlinker.M_counter_d[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[15] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[15] O=myBlinker.M_counter_d[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[14] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[14] O=myBlinker.M_counter_d[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[13] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[13] O=myBlinker.M_counter_d[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myBlinker.M_counter_q[0] O=myBlinker.M_counter_d[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[9] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[9] O=myBlinker.M_counter_d[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[8] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[8] O=myBlinker.M_counter_d[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[7] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[7] O=myBlinker.M_counter_d[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[6] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[6] O=myBlinker.M_counter_d[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[5] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[5] O=myBlinker.M_counter_d[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[4] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[4] O=myBlinker.M_counter_d[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=myBlinker.M_counter_q[3] I3=myBlinker.M_counter_d_SB_LUT4_O_I3[3] O=myBlinker.M_counter_d[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=myBlinker.M_counter_q[0] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[2] I0=$false I1=myBlinker.M_counter_q[1]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[9] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[10] I0=$false I1=myBlinker.M_counter_q[9]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[8] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[9] I0=$false I1=myBlinker.M_counter_q[8]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[22] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[23] I0=$false I1=myBlinker.M_counter_q[22]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[21] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[22] I0=$false I1=myBlinker.M_counter_q[21]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[20] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[21] I0=$false I1=myBlinker.M_counter_q[20]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[19] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[20] I0=$false I1=myBlinker.M_counter_q[19]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[18] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[19] I0=$false I1=myBlinker.M_counter_q[18]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[17] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[18] I0=$false I1=myBlinker.M_counter_q[17]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[16] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[17] I0=$false I1=myBlinker.M_counter_q[16]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[15] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[16] I0=$false I1=myBlinker.M_counter_q[15]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[14] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[15] I0=$false I1=myBlinker.M_counter_q[14]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[13] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[14] I0=$false I1=myBlinker.M_counter_q[13]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[7] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[8] I0=$false I1=myBlinker.M_counter_q[7]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[12] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[13] I0=$false I1=myBlinker.M_counter_q[12]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[11] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[12] I0=$false I1=myBlinker.M_counter_q[11]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[10] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[11] I0=$false I1=myBlinker.M_counter_q[10]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[6] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[7] I0=$false I1=myBlinker.M_counter_q[6]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[5] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[6] I0=$false I1=myBlinker.M_counter_q[5]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[4] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[5] I0=$false I1=myBlinker.M_counter_q[4]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[3] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[4] I0=$false I1=myBlinker.M_counter_q[3]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[2] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[3] I0=$false I1=myBlinker.M_counter_q[2]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[24] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[25] I0=$false I1=myBlinker.M_counter_q[24]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=myBlinker.M_counter_d_SB_LUT4_O_I3[23] CO=myBlinker.M_counter_d_SB_LUT4_O_I3[24] I0=$false I1=myBlinker.M_counter_q[23]
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:21.19-21.37|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[24] Q=myBlinker.M_counter_q[24] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[23] Q=myBlinker.M_counter_q[23] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[14] Q=myBlinker.M_counter_q[14] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[13] Q=myBlinker.M_counter_q[13] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[12] Q=myBlinker.M_counter_q[12] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[11] Q=myBlinker.M_counter_q[11] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[10] Q=myBlinker.M_counter_q[10] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[9] Q=myBlinker.M_counter_q[9] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[8] Q=myBlinker.M_counter_q[8] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[7] Q=myBlinker.M_counter_q[7] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[6] Q=myBlinker.M_counter_q[6] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[5] Q=myBlinker.M_counter_q[5] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[22] Q=myBlinker.M_counter_q[22] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[4] Q=myBlinker.M_counter_q[4] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[3] Q=myBlinker.M_counter_q[3] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[2] Q=myBlinker.M_counter_q[2] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[1] Q=myBlinker.M_counter_q[1] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[0] Q=myBlinker.M_counter_q[0] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[21] Q=myBlinker.M_counter_q[21] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[20] Q=myBlinker.M_counter_q[20] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[19] Q=myBlinker.M_counter_q[19] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[18] Q=myBlinker.M_counter_q[18] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[17] Q=myBlinker.M_counter_q[17] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[16] Q=myBlinker.M_counter_q[16] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[15] Q=myBlinker.M_counter_q[15] R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=myBlinker.M_counter_d[25] Q=myBlinker.blink R=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:27.13-31.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/blinker_2.v:24.3-30.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=myBlinker.rst_SB_LUT4_O_I3 O=myBlinker.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=myBlinker.rst_SB_LUT4_O_I3_SB_DFFSR_Q_D Q=myBlinker.rst_SB_LUT4_O_I3 R=rst_n_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:21.23-25.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/reset_conditioner_1.v:29.3-35.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFF C=clk D=rst_n Q=rst_n_SB_DFF_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:21.23-25.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/reset_conditioner_1.v:29.3-35.6|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=rst_n_SB_DFF_D_Q Q=rst_n_SB_DFF_D_Q_SB_DFFSR_D_Q R=rst_n_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:21.23-25.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/reset_conditioner_1.v:29.3-35.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_n O=rst_n_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=rst_n_SB_DFF_D_Q_SB_DFFSR_D_Q Q=myBlinker.rst_SB_LUT4_O_I3_SB_DFFSR_Q_D R=rst_n_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/romuald/Projects/Alchitry/Test2/work/verilog/cu_top_0.v:21.23-25.4|/home/romuald/Projects/Alchitry/Test2/work/verilog/reset_conditioner_1.v:29.3-35.6|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.names $false myBlinker.M_counter_d_SB_LUT4_O_I3[0]
1 1
.names myBlinker.M_counter_q[0] myBlinker.M_counter_d_SB_LUT4_O_I3[1]
1 1
.names myBlinker.blink M_myBlinker_blink
1 1
.names myBlinker.rst M_reset_cond_out
1 1
.names myBlinker.blink led[0]
1 1
.names myBlinker.blink led[1]
1 1
.names myBlinker.blink led[2]
1 1
.names myBlinker.blink led[3]
1 1
.names $false led[4]
1 1
.names $false led[5]
1 1
.names $false led[6]
1 1
.names $false led[7]
1 1
.names myBlinker.blink myBlinker.M_counter_q[25]
1 1
.names clk myBlinker.clk
1 1
.names $false reset_cond.M_stage_d[0]
1 1
.names $undef reset_cond.M_stage_d[1]
1 1
.names $undef reset_cond.M_stage_d[2]
1 1
.names $undef reset_cond.M_stage_d[3]
1 1
.names $undef reset_cond.M_stage_q[0]
1 1
.names $undef reset_cond.M_stage_q[1]
1 1
.names $undef reset_cond.M_stage_q[2]
1 1
.names myBlinker.rst reset_cond.M_stage_q[3]
1 1
.names clk reset_cond.clk
1 1
.names myBlinker.rst reset_cond.out
1 1
.names myBlinker.rst rst
1 1
.names usb_rx usb_tx
1 1
.end
