# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../IP_CORE.srcs/sources_1/bd/System/ipshared/ec67/hdl" --include "../../../../IP_CORE.srcs/sources_1/bd/System/ipshared/02c8/hdl/verilog" --include "../../../../IP_CORE.srcs/sources_1/bd/System/ipshared/b193/hdl" --include "C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../IP_CORE.ip_user_files/bd/System/ip/System_processing_system7_0_0/sim/System_processing_system7_0_0.v" \
"../../../../IP_CORE.ip_user_files/bd/System/sim/System.v" \
"../../../../IP_CORE.ip_user_files/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0_S_AXI.v" \
"../../../../IP_CORE.ip_user_files/bd/System/ipshared/df97/src/cordic_rotator.v" \
"../../../../IP_CORE.ip_user_files/bd/System/ipshared/df97/hdl/Cordic_ip_v1_0.v" \
"../../../../IP_CORE.ip_user_files/bd/System/ip/System_Cordic_ip_0_1/sim/System_Cordic_ip_0_1.v" \
"../../../../IP_CORE.ip_user_files/bd/System/ip/System_auto_pc_0/sim/System_auto_pc_0.v" \
"../../../../IP_CORE.srcs/sources_1/bd/System/hdl/System_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
