
*** Running vivado
    with args -log NexysVideoHarness.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NexysVideoHarness.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source NexysVideoHarness.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top NexysVideoHarness -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2508310
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:253]
INFO: [Synth 8-11241] undeclared symbol 'dbg_sel_po_incdec', assumed default net type 'wire' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:1222]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_inc', assumed default net type 'wire' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:1226]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_stg23_sel', assumed default net type 'wire' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:1227]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_dec', assumed default net type 'wire' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:1228]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2854.172 ; gain = 380.684 ; free physical = 524838 ; free virtual = 964970
Synthesis current peak Physical Memory [PSS] (MB): peak = 2310.321; parent = 2100.781; children = 209.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3839.125; parent = 2876.988; children = 962.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NexysVideoHarness' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/NexysVideoHarness.sv:87]
INFO: [Synth 8-6157] synthesizing module 'ResetWrangler' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ResetWrangler.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w13_i0' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncResetRegVec_w13_i0.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w13_i0' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncResetRegVec_w13_i0.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncResetReg.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncResetReg.sv:87]
INFO: [Synth 8-6157] synthesizing module 'ResetCatchAndSync_d3' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ResetCatchAndSync_d3.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'ResetCatchAndSync_d3' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ResetCatchAndSync_d3.sv:87]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ResetWrangler.sv:125]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ResetWrangler.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'ResetWrangler' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ResetWrangler.sv:87]
INFO: [Synth 8-6157] synthesizing module 'ClockGroup_1' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ClockGroup_1.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroup_1' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ClockGroup_1.sv:87]
INFO: [Synth 8-6157] synthesizing module 'XilinxNexysVideoMIG' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/XilinxNexysVideoMIG.sv:87]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/TLBuffer.sv:87]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/Queue.sv:87]
INFO: [Synth 8-6157] synthesizing module 'ram_2x118' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ram_2x118.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x118' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ram_2x118.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/Queue.sv:87]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/Queue_1.sv:87]
INFO: [Synth 8-6157] synthesizing module 'ram_2x79' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ram_2x79.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x79' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ram_2x79.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/Queue_1.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/TLBuffer.sv:87]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/TLToAXI4.sv:87]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/Queue_2.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/Queue_2.sv:87]
INFO: [Synth 8-6157] synthesizing module 'Queue_3' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/Queue_3.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'Queue_3' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/Queue_3.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/TLToAXI4.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AXI4IdIndexer.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AXI4IdIndexer.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AXI4Deinterleaver' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AXI4Deinterleaver.sv:87]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/Queue_4.sv:87]
INFO: [Synth 8-6157] synthesizing module 'ram_8x79' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ram_8x79.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'ram_8x79' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ram_8x79.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/Queue_4.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Deinterleaver' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AXI4Deinterleaver.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AXI4UserYanker.sv:87]
INFO: [Synth 8-6157] synthesizing module 'Queue_20' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/Queue_20.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'Queue_20' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/Queue_20.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AXI4UserYanker.sv:87]
INFO: [Synth 8-6157] synthesizing module 'XilinxNexysVideoMIGIsland' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/XilinxNexysVideoMIGIsland.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AXI4AsyncCrossingSink' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AXI4AsyncCrossingSink.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncQueueSink.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv:87]
INFO: [Synth 8-6157] synthesizing module 'ClockCrossingReg_w61' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ClockCrossingReg_w61.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'ClockCrossingReg_w61' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ClockCrossingReg_w61.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncValidSync.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_4' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_4.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_4' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_4.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncValidSync.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncQueueSink.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink_2' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncQueueSink_2.sv:87]
INFO: [Synth 8-6157] synthesizing module 'ClockCrossingReg_w73' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ClockCrossingReg_w73.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'ClockCrossingReg_w73' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ClockCrossingReg_w73.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_2' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncQueueSink_2.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncQueueSource.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncQueueSource.sv:87]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource_1' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncQueueSource_1.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_1' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AsyncQueueSource_1.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'AXI4AsyncCrossingSink' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/AXI4AsyncCrossingSink.sv:87]
INFO: [Synth 8-6157] synthesizing module 'nexysvideomig' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig.v:70]
INFO: [Synth 8-6157] synthesizing module 'nexysvideomig_mig' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:75]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'XADC' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136349]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136349]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: NEXYSVIDEOMIG_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: NEXYSVIDEOMIG_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 10000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: double 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_axi' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: NEXYSVIDEOMIG_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: NEXYSVIDEOMIG_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: LOW - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 40000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 260000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111110111001111111110111111111111101111111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000001000000000101000000001001000000000000000000010001000000000111000000000011000000000100000000001000000000000110000000001011000000011011000000010101000000000010000000010100 
	Parameter BANK_MAP bound to: 36'b000000010000000000010011000000010111 
	Parameter CAS_MAP bound to: 12'b000000010110 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000011000 
	Parameter WE_MAP bound to: 12'b000000011010 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010 
	Parameter DATA0_MAP bound to: 96'b000000100101000000100111000000100011000000101001000000101000000000100100000000100001000000100110 
	Parameter DATA1_MAP bound to: 96'b000000111001000000110101000000111000000000110111000000110100000000110001000000110110000000110000 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000100010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:172]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7071] port 'idle' of module 'mig_7series_v4_2_bank_mach' is unconnected for instance 'bank_mach0' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123711]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123711]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90662]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90662]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032]
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_INTERMDISABLE' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76666]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_INTERMDISABLE' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76666]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76090]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76090]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' is unconnected for instance 'u_iobuf_dqs' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' has 9 connections declared, but only 8 given [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_pd' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73310]
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73310]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_pd' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' is unconnected for instance 'u_iobuf_dqs' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' has 9 connections declared, but only 8 given [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_0' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_1' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_2' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
INFO: [Synth 8-251] WARNING: : The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.7656252f ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:735]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94268]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94268]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108739]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108739]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94990]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94990]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_IN_PHY' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108602]
INFO: [Synth 8-6155] done synthesizing module 'IN_FIFO' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75834]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108739]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO__parameterized0' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94990]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized1' (0#1) [/tools/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' (0#1) [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7071] port 'of_data_a_full' of module 'mig_7series_v4_2_ddr_mc_phy' is unconnected for instance 'u_ddr_mc_phy' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
INFO: [Synth 8-155] case statement is not full and has no default [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:797]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
INFO: [Synth 8-155] case statement is not full and has no default [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1152]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'rd_addr' is not inferred as ram due to incorrect usage [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'mem_out' is not inferred as ram due to incorrect usage [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
INFO: [Synth 8-226] default block is never used [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5273]
WARNING: [Synth 8-7071] port 'complex_oclk_prech_req' of module 'mig_7series_v4_2_ddr_phy_init' is unconnected for instance 'u_ddr_phy_init' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
INFO: [Synth 8-155] case statement is not full and has no default [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_calib_top' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
INFO: [Synth 8-155] case statement is not full and has no default [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
INFO: [Synth 8-155] case statement is not full and has no default [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:432]
INFO: [Synth 8-155] case statement is not full and has no default [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:183]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:315]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_awaddr' does not match port width (29) of module 'nexysvideomig' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/XilinxNexysVideoMIGIsland.sv:710]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_araddr' does not match port width (29) of module 'nexysvideomig' [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/XilinxNexysVideoMIGIsland.sv:730]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000001 
	Parameter FORMAT bound to: uart_tx_printf=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/ClockGroupResetSynchronizer.sv:102]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '15' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
WARNING: [Synth 8-3848] Net ddr_cs_n in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:284]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:792]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_max_reg[0] was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1116]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_index_reg[0] was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1146]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal_hr does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall1_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall2_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_rise3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[6].mux_rd_fall3_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[7].mux_rd_rise0_r4_reg was removed.  [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:558]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:616]
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_2_axi_mc_w_channel does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:96]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:500]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity nexysvideomig_mig does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:753]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity nexysvideomig_mig does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:755]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity nexysvideomig_mig does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:757]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity nexysvideomig_mig does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:759]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity nexysvideomig_mig does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:762]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity nexysvideomig_mig does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:765]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity nexysvideomig_mig does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:767]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity nexysvideomig_mig does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:770]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity nexysvideomig_mig does not have driver. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/nexysvideomig_mig.v:783]
WARNING: [Synth 8-7129] Port R0_en in module ram_flit_8x16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_flit_8x16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[15] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[14] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[13] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[12] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[11] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[10] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[9] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[8] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[7] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[6] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[5] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[4] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[3] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_in_bits_flit[2] in module GenericDeserializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module TLBToBeat is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module TLBToBeat is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module TLCToBeat is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module TLCToBeat is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock in module TLEToBeat is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module TLEToBeat is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module sourceIdMap_64x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module sourceIdMap_64x9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_source[9] in module TLSourceAdjuster is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_source[8] in module TLSourceAdjuster is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_8x72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_8x72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_probedack in module TLBroadcastTracker_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_probedack in module TLBroadcastTracker_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_probedack in module TLBroadcastTracker_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_probedack in module TLBroadcastTracker is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module sourceIdMap_16x11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module sourceIdMap_16x11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_2x79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_2x79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_2x118 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_2x118 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_8x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_8x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_2x84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_2x84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_2x122 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_2x122 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_2x85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_2x85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_2x123 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_2x123 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mc_app_rd_last in module mig_7series_v4_2_axi_mc_r_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[7] in module mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[6] in module mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[5] in module mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[4] in module mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[2] in module mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[1] in module mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[0] in module mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[2] in module mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[1] in module mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[0] in module mig_7series_v4_2_axi_mc_incr_cmd__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axburst[0] in module mig_7series_v4_2_axi_mc_cmd_translator__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlock[1] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlock[0] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[3] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[2] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[1] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[0] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[2] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[1] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[0] in module mig_7series_v4_2_axi_mc_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_resp_rdy in module mig_7series_v4_2_axi_mc_b_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_wr_bytes in module mig_7series_v4_2_axi_mc_w_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awvalid in module mig_7series_v4_2_axi_mc_w_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_ignore_begin in module mig_7series_v4_2_axi_mc_w_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_ignore_end in module mig_7series_v4_2_axi_mc_w_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[7] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[6] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[5] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[4] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[2] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[1] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[0] in module mig_7series_v4_2_axi_mc_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[2] in module mig_7series_v4_2_axi_mc_incr_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[1] in module mig_7series_v4_2_axi_mc_incr_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[0] in module mig_7series_v4_2_axi_mc_incr_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axburst[0] in module mig_7series_v4_2_axi_mc_cmd_translator is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlock[1] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlock[0] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[3] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[2] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[1] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[0] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[2] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[1] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[0] in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_wr_bytes in module mig_7series_v4_2_axi_mc_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module mig_7series_v4_2_ddr_axic_register_slice__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module mig_7series_v4_2_ddr_axic_register_slice__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module mig_7series_v4_2_ddr_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module mig_7series_v4_2_ddr_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module mig_7series_v4_2_ddr_axic_register_slice__parameterized8 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3182.094 ; gain = 708.605 ; free physical = 524713 ; free virtual = 964852
Synthesis current peak Physical Memory [PSS] (MB): peak = 2432.267; parent = 2222.809; children = 209.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4144.234; parent = 3182.098; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3196.938 ; gain = 723.449 ; free physical = 524713 ; free virtual = 964852
Synthesis current peak Physical Memory [PSS] (MB): peak = 2433.313; parent = 2223.861; children = 209.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4159.078; parent = 3196.941; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3196.938 ; gain = 723.449 ; free physical = 524713 ; free virtual = 964852
Synthesis current peak Physical Memory [PSS] (MB): peak = 2433.313; parent = 2223.861; children = 209.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4159.078; parent = 3196.941; children = 962.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3202.875 ; gain = 0.000 ; free physical = 524685 ; free virtual = 964824
INFO: [Netlist 29-17] Analyzing 349 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'sys_clock_ibufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/harnessSysPLLNode/harnessSysPLLNode_board.xdc] for cell 'harnessSysPLLNode/inst'
Finished Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/harnessSysPLLNode/harnessSysPLLNode_board.xdc] for cell 'harnessSysPLLNode/inst'
Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/harnessSysPLLNode/harnessSysPLLNode.xdc] for cell 'harnessSysPLLNode/inst'
Finished Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/harnessSysPLLNode/harnessSysPLLNode.xdc] for cell 'harnessSysPLLNode/inst'
Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/constraints/nexysvideomig.xdc] for cell 'mig/island/blackbox'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/constraints/nexysvideomig.xdc:346]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/constraints/nexysvideomig.xdc:353]
Finished Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/constraints/nexysvideomig.xdc] for cell 'mig/island/blackbox'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/constraints/nexysvideomig.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NexysVideoHarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NexysVideoHarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/bwrcq/C/vikramj/dsp-chiplet-to/chipyard/fpga/fpga-shells/xilinx/nexys_video/constraints/nexys-video-config.xdc]
Finished Parsing XDC File [/bwrcq/C/vikramj/dsp-chiplet-to/chipyard/fpga/fpga-shells/xilinx/nexys_video/constraints/nexys-video-config.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/bwrcq/C/vikramj/dsp-chiplet-to/chipyard/fpga/fpga-shells/xilinx/nexys_video/constraints/nexys-video-config.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NexysVideoHarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NexysVideoHarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/bwrcq/C/vikramj/dsp-chiplet-to/chipyard/fpga/fpga-shells/xilinx/nexys_video/constraints/nexys-video-master.xdc]
Finished Parsing XDC File [/bwrcq/C/vikramj/dsp-chiplet-to/chipyard/fpga/fpga-shells/xilinx/nexys_video/constraints/nexys-video-master.xdc]
Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig.shell.sdc]
INFO: [Timing 38-2] Deriving generated clocks [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig.shell.sdc:7]
Finished Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig.shell.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig.shell.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NexysVideoHarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NexysVideoHarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig.shell.xdc]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig.shell.xdc:5]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports uart_rxd]]'. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig.shell.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig.shell.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig.shell.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/chipyard.fpga.nexysvideo.NexysVideoHarness.BringupNexysVideoConfig.shell.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NexysVideoHarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NexysVideoHarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/NexysVideoHarness.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/NexysVideoHarness.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/NexysVideoHarness.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NexysVideoHarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NexysVideoHarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/harnessSysPLLNode/harnessSysPLLNode_late.xdc] for cell 'harnessSysPLLNode/inst'
Finished Parsing XDC File [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/harnessSysPLLNode/harnessSysPLLNode_late.xdc] for cell 'harnessSysPLLNode/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3361.688 ; gain = 0.000 ; free physical = 524534 ; free virtual = 964673
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 51 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3361.688 ; gain = 0.000 ; free physical = 524539 ; free virtual = 964678
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 3361.688 ; gain = 888.199 ; free physical = 524750 ; free virtual = 964889
Synthesis current peak Physical Memory [PSS] (MB): peak = 2443.784; parent = 2234.416; children = 209.540
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4291.812; parent = 3329.676; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                    INIT |                      00000000010 |                      00000000010
                 NEUTRAL |                      00001000000 |                      00001000000
                 ONE_DEC |                      00010000000 |                      00010000000
                 TWO_DEC |                      00100000000 |                      00100000000
               THREE_DEC |                      01000000000 |                      01000000000
                FOUR_DEC |                      10000000000 |                      10000000000
                 ONE_INC |                      00000100000 |                      00000100000
                 TWO_INC |                      00000010000 |                      00000010000
               THREE_INC |                      00000001000 |                      00000001000
                FOUR_INC |                      00000000100 |                      00000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               11 |                               10
                     ONE |                               01 |                               11
                     TWO |                               00 |                               01
                  iSTATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v4_2_axi_mc_r_channel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3361.688 ; gain = 888.199 ; free physical = 520668 ; free virtual = 960814
Synthesis current peak Physical Memory [PSS] (MB): peak = 6837.357; parent = 2234.416; children = 4715.081
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12369.941; parent = 3333.594; children = 9040.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   3 Input   64 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   29 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 16    
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 11    
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 46    
	   3 Input    6 Bit       Adders := 22    
	   4 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 43    
	   2 Input    4 Bit       Adders := 102   
	   4 Input    4 Bit       Adders := 16    
	   2 Input    3 Bit       Adders := 122   
	   3 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 90    
	   3 Input    2 Bit       Adders := 5     
	   4 Input    2 Bit       Adders := 5     
	   5 Input    2 Bit       Adders := 1     
	   8 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 22    
	   3 Input    1 Bit       Adders := 1     
	   4 Input    1 Bit       Adders := 17    
	   5 Input    1 Bit       Adders := 1     
	   6 Input    1 Bit       Adders := 1     
	   7 Input    1 Bit       Adders := 1     
	   8 Input    1 Bit       Adders := 1     
	   9 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 15    
	   2 Input      3 Bit         XORs := 60    
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	              159 Bit    Registers := 1     
	              144 Bit    Registers := 1     
	              135 Bit    Registers := 2     
	              128 Bit    Registers := 6     
	               95 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               86 Bit    Registers := 1     
	               80 Bit    Registers := 3     
	               73 Bit    Registers := 2     
	               71 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               64 Bit    Registers := 19    
	               63 Bit    Registers := 2     
	               61 Bit    Registers := 2     
	               60 Bit    Registers := 1     
	               32 Bit    Registers := 26    
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 8     
	               16 Bit    Registers := 41    
	               15 Bit    Registers := 10    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 37    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 94    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 105   
	                5 Bit    Registers := 49    
	                4 Bit    Registers := 254   
	                3 Bit    Registers := 188   
	                2 Bit    Registers := 119   
	                1 Bit    Registers := 3116  
+---Muxes : 
	   2 Input  135 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 11    
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  127 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 2     
	   2 Input   80 Bit        Muxes := 6     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 25    
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	  24 Input   35 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 22    
	   2 Input   32 Bit        Muxes := 11    
	   2 Input   30 Bit        Muxes := 13    
	   4 Input   30 Bit        Muxes := 4     
	   2 Input   29 Bit        Muxes := 17    
	   2 Input   22 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 14    
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 8     
	   4 Input   15 Bit        Muxes := 1     
	   8 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 14    
	  12 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 8     
	   4 Input    9 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 23    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 114   
	   5 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 67    
	   3 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 114   
	   4 Input    6 Bit        Muxes := 11    
	  27 Input    6 Bit        Muxes := 4     
	   5 Input    6 Bit        Muxes := 2     
	  16 Input    6 Bit        Muxes := 1     
	  24 Input    6 Bit        Muxes := 5     
	  23 Input    6 Bit        Muxes := 6     
	   3 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 46    
	   8 Input    5 Bit        Muxes := 2     
	  27 Input    5 Bit        Muxes := 1     
	  58 Input    5 Bit        Muxes := 1     
	  24 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 106   
	  32 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 4     
	   7 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 150   
	  27 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 123   
	   4 Input    2 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 10    
	   8 Input    2 Bit        Muxes := 4     
	  27 Input    2 Bit        Muxes := 1     
	  24 Input    2 Bit        Muxes := 2     
	  23 Input    2 Bit        Muxes := 6     
	   5 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 782   
	   3 Input    1 Bit        Muxes := 28    
	   8 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 340   
	  27 Input    1 Bit        Muxes := 27    
	   5 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 21    
	  24 Input    1 Bit        Muxes := 30    
	  23 Input    1 Bit        Muxes := 34    
	  10 Input    1 Bit        Muxes := 17    
	  12 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'des_2/data_0_reg' and it is trimmed from '16' to '2' bits. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/gen-collateral/GenericDeserializer_2.sv:114]
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cal1_state_r_reg[33]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[34].FDRE_inst) is unused and will be removed from module mig_7series_v4_2_axi_mc.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:11 . Memory (MB): peak = 3802.812 ; gain = 1329.324 ; free physical = 517395 ; free virtual = 957582
Synthesis current peak Physical Memory [PSS] (MB): peak = 10477.459; parent = 2879.965; children = 7597.553
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15906.012; parent = 3802.816; children = 12103.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_2_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
|mig_7series_v4_2_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------+---------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                            | RTL Object                                                                            | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------------------+---------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|\mig/island/blackbox                   | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied   | 16 x 80              | RAM32M x 14   | 
|\mig/island/blackbox                   | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14   | 
|\mig/island/blackbox                   | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14   | 
|\mig/island/blackbox                   | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14   | 
|\mig/island/blackbox                   | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14   | 
|\mig/island/blackbox                   | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_0/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_1/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_2/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_3/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_4/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_5/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_6/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_7/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_8/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_9/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_10/ram_ext/Memory_reg                                                  | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_11/ram_ext/Memory_reg                                                  | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_12/ram_ext/Memory_reg                                                  | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_13/ram_ext/Memory_reg                                                  | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_14/ram_ext/Memory_reg                                                  | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_15/ram_ext/Memory_reg                                                  | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                 | Implied   | 2 x 117              | RAM32M x 20   | 
|NexysVideoHarness                      | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                  | Implied   | 2 x 79               | RAM32M x 14   | 
|i_0/\chiptop0/system /fbus             | coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ram_ext/Memory_reg          | Implied   | 2 x 122              | RAM32M x 21   | 
|i_0/\chiptop0/system /fbus             | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                  | Implied   | 2 x 85               | RAM32M x 15   | 
|i_0/\chiptop0/system /fbus             | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                 | Implied   | 2 x 123              | RAM32M x 21   | 
|i_0/\chiptop0/system /fbus             | coupler_from_port_named_serial_tl_0_in/buffer/nodeIn_d_q/ram_ext/Memory_reg           | Implied   | 2 x 84               | RAM32M x 14   | 
|i_0/\chiptop0/system /fbus             | uart_to_serial/rxq/ram_ext/Memory_reg                                                 | Implied   | 8 x 8                | RAM32M x 2    | 
|i_0/\chiptop0/system /fbus             | uart_to_serial/txq/ram_ext/Memory_reg                                                 | Implied   | 8 x 8                | RAM32M x 2    | 
|i_0/\chiptop0/system /mbus             | coupler_to_memory_controller_port_named_tl_mem/buffer/nodeOut_a_q/ram_ext/Memory_reg  | Implied   | 2 x 117              | RAM32M x 20   | 
|i_0/\chiptop0/system /mbus             | coupler_to_memory_controller_port_named_tl_mem/buffer/nodeIn_d_q/ram_ext/Memory_reg   | Implied   | 2 x 79               | RAM32M x 14   | 
|i_0/\chiptop0/system /mbus             | coupler_to_memory_controller_port_named_tl_mem/shrinker/sourceIdMap_ext/Memory_reg    | Implied   | 16 x 11              | RAM32M x 2    | 
|i_0/\chiptop0/system /coh_wrapper      | broadcast_1/TLBroadcastTracker_1/o_data_q/ram_ext/Memory_reg                          | Implied   | 8 x 72               | RAM32M x 12   | 
|i_0/\chiptop0/system /coh_wrapper      | broadcast_1/TLBroadcastTracker_2/o_data_q/ram_ext/Memory_reg                          | Implied   | 8 x 72               | RAM32M x 12   | 
|i_0/\chiptop0/system /coh_wrapper      | broadcast_1/TLBroadcastTracker_3/o_data_q/ram_ext/Memory_reg                          | Implied   | 8 x 72               | RAM32M x 12   | 
|i_0/\chiptop0/system /coh_wrapper      | broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg                            | Implied   | 8 x 72               | RAM32M x 12   | 
|i_0/\chiptop0/system /subsystem_obus   | coupler_to_port_named_serial_tl_0_out/combiner/sourceIdMap_ext/Memory_reg             | Implied   | 64 x 9               | RAM64M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/out_phits_out_async_io_enq_q_1/ram_flit_ext/Memory_reg                            | Implied   | 8 x 16               | RAM32M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg                            | Implied   | 8 x 16               | RAM32M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/out_phits_out_async_io_enq_q_3/ram_flit_ext/Memory_reg                            | Implied   | 8 x 16               | RAM32M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/out_phits_out_async_io_enq_q_4/ram_flit_ext/Memory_reg                            | Implied   | 8 x 16               | RAM32M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg                              | Implied   | 8 x 2                | RAM16X1D x 2  | 
|i_0/\chiptop0/system /serial_tl_domain | phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg                              | Implied   | 8 x 16               | RAM32M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/in_phits_io_inner_ser_4_in_q/ram_flit_ext/Memory_reg                              | Implied   | 8 x 16               | RAM32M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg                              | Implied   | 8 x 2                | RAM16X1D x 2  | 
|i_0/\chiptop0/system /serial_tl_domain | phy/in_phits_io_inner_ser_3_in_q/ram_flit_ext/Memory_reg                              | Implied   | 8 x 2                | RAM16X1D x 2  | 
+---------------------------------------+---------------------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 359 of /bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/constraints/nexysvideomig.xdc. [/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/obj/ip/nexysvideomig/nexysvideomig/user_design/constraints/nexysvideomig.xdc:359]
INFO: [Synth 8-5578] Moved timing constraint from pin 'powerOnReset_fpga_power_on/power_on_reset' to pin 'powerOnReset_fpga_power_on/power_on_reset_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:14 . Memory (MB): peak = 3802.812 ; gain = 1329.324 ; free physical = 517291 ; free virtual = 957499
Synthesis current peak Physical Memory [PSS] (MB): peak = 10477.459; parent = 2879.965; children = 7597.553
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15906.012; parent = 3802.816; children = 12103.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:16 . Memory (MB): peak = 3802.812 ; gain = 1329.324 ; free physical = 517271 ; free virtual = 957481
Synthesis current peak Physical Memory [PSS] (MB): peak = 10477.459; parent = 2879.965; children = 7597.553
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15906.012; parent = 3802.816; children = 12103.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------------------------------+---------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                            | RTL Object                                                                            | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------------------+---------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|\mig/island/blackbox                   | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied   | 16 x 80              | RAM32M x 14   | 
|\mig/island/blackbox                   | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14   | 
|\mig/island/blackbox                   | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14   | 
|\mig/island/blackbox                   | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14   | 
|\mig/island/blackbox                   | ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14   | 
|\mig/island/blackbox                   | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_0/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_1/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_2/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_3/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_4/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_5/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_6/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_7/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_8/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_9/ram_ext/Memory_reg                                                   | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_10/ram_ext/Memory_reg                                                  | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_11/ram_ext/Memory_reg                                                  | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_12/ram_ext/Memory_reg                                                  | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_13/ram_ext/Memory_reg                                                  | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_14/ram_ext/Memory_reg                                                  | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | deint/qs_queue_15/ram_ext/Memory_reg                                                  | Implied   | 8 x 79               | RAM32M x 14   | 
|NexysVideoHarness                      | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                 | Implied   | 2 x 117              | RAM32M x 20   | 
|NexysVideoHarness                      | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                  | Implied   | 2 x 79               | RAM32M x 14   | 
|i_0/\chiptop0/system /fbus             | coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ram_ext/Memory_reg          | Implied   | 2 x 122              | RAM32M x 21   | 
|i_0/\chiptop0/system /fbus             | buffer/nodeIn_d_q/ram_ext/Memory_reg                                                  | Implied   | 2 x 85               | RAM32M x 15   | 
|i_0/\chiptop0/system /fbus             | buffer/nodeOut_a_q/ram_ext/Memory_reg                                                 | Implied   | 2 x 123              | RAM32M x 21   | 
|i_0/\chiptop0/system /fbus             | coupler_from_port_named_serial_tl_0_in/buffer/nodeIn_d_q/ram_ext/Memory_reg           | Implied   | 2 x 84               | RAM32M x 14   | 
|i_0/\chiptop0/system /fbus             | uart_to_serial/rxq/ram_ext/Memory_reg                                                 | Implied   | 8 x 8                | RAM32M x 2    | 
|i_0/\chiptop0/system /fbus             | uart_to_serial/txq/ram_ext/Memory_reg                                                 | Implied   | 8 x 8                | RAM32M x 2    | 
|i_0/\chiptop0/system /mbus             | coupler_to_memory_controller_port_named_tl_mem/buffer/nodeOut_a_q/ram_ext/Memory_reg  | Implied   | 2 x 117              | RAM32M x 20   | 
|i_0/\chiptop0/system /mbus             | coupler_to_memory_controller_port_named_tl_mem/buffer/nodeIn_d_q/ram_ext/Memory_reg   | Implied   | 2 x 79               | RAM32M x 14   | 
|i_0/\chiptop0/system /mbus             | coupler_to_memory_controller_port_named_tl_mem/shrinker/sourceIdMap_ext/Memory_reg    | Implied   | 16 x 11              | RAM32M x 2    | 
|i_0/\chiptop0/system /coh_wrapper      | broadcast_1/TLBroadcastTracker_1/o_data_q/ram_ext/Memory_reg                          | Implied   | 8 x 72               | RAM32M x 12   | 
|i_0/\chiptop0/system /coh_wrapper      | broadcast_1/TLBroadcastTracker_2/o_data_q/ram_ext/Memory_reg                          | Implied   | 8 x 72               | RAM32M x 12   | 
|i_0/\chiptop0/system /coh_wrapper      | broadcast_1/TLBroadcastTracker_3/o_data_q/ram_ext/Memory_reg                          | Implied   | 8 x 72               | RAM32M x 12   | 
|i_0/\chiptop0/system /coh_wrapper      | broadcast_1/TLBroadcastTracker/o_data_q/ram_ext/Memory_reg                            | Implied   | 8 x 72               | RAM32M x 12   | 
|i_0/\chiptop0/system /subsystem_obus   | coupler_to_port_named_serial_tl_0_out/combiner/sourceIdMap_ext/Memory_reg             | Implied   | 64 x 9               | RAM64M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/out_phits_out_async_io_enq_q_1/ram_flit_ext/Memory_reg                            | Implied   | 8 x 16               | RAM32M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/out_phits_out_async_io_enq_q_2/ram_flit_ext/Memory_reg                            | Implied   | 8 x 16               | RAM32M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/out_phits_out_async_io_enq_q_3/ram_flit_ext/Memory_reg                            | Implied   | 8 x 16               | RAM32M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/out_phits_out_async_io_enq_q_4/ram_flit_ext/Memory_reg                            | Implied   | 8 x 16               | RAM32M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/in_phits_io_inner_ser_0_in_q/ram_flit_ext/Memory_reg                              | Implied   | 8 x 2                | RAM16X1D x 2  | 
|i_0/\chiptop0/system /serial_tl_domain | phy/in_phits_io_inner_ser_1_in_q/ram_flit_ext/Memory_reg                              | Implied   | 8 x 16               | RAM32M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/in_phits_io_inner_ser_4_in_q/ram_flit_ext/Memory_reg                              | Implied   | 8 x 16               | RAM32M x 3    | 
|i_0/\chiptop0/system /serial_tl_domain | phy/in_phits_io_inner_ser_2_in_q/ram_flit_ext/Memory_reg                              | Implied   | 8 x 2                | RAM16X1D x 2  | 
|i_0/\chiptop0/system /serial_tl_domain | phy/in_phits_io_inner_ser_3_in_q/ram_flit_ext/Memory_reg                              | Implied   | 8 x 2                | RAM16X1D x 2  | 
+---------------------------------------+---------------------------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:04 ; elapsed = 00:02:21 . Memory (MB): peak = 3802.812 ; gain = 1329.324 ; free physical = 517285 ; free virtual = 957519
Synthesis current peak Physical Memory [PSS] (MB): peak = 10477.459; parent = 2879.965; children = 7597.553
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15906.012; parent = 3802.816; children = 12103.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \chiptop0/system/fbus/uart_to_serial/txm/out_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:07 ; elapsed = 00:02:24 . Memory (MB): peak = 3802.812 ; gain = 1329.324 ; free physical = 517285 ; free virtual = 957519
Synthesis current peak Physical Memory [PSS] (MB): peak = 10477.459; parent = 2879.965; children = 7597.553
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15906.012; parent = 3802.816; children = 12103.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:02:25 . Memory (MB): peak = 3802.812 ; gain = 1329.324 ; free physical = 517285 ; free virtual = 957519
Synthesis current peak Physical Memory [PSS] (MB): peak = 10477.459; parent = 2879.965; children = 7597.553
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15906.012; parent = 3802.816; children = 12103.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:27 . Memory (MB): peak = 3802.812 ; gain = 1329.324 ; free physical = 517282 ; free virtual = 957516
Synthesis current peak Physical Memory [PSS] (MB): peak = 10477.459; parent = 2879.965; children = 7597.553
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15906.012; parent = 3802.816; children = 12103.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:02:27 . Memory (MB): peak = 3802.812 ; gain = 1329.324 ; free physical = 517282 ; free virtual = 957516
Synthesis current peak Physical Memory [PSS] (MB): peak = 10477.459; parent = 2879.965; children = 7597.553
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15906.012; parent = 3802.816; children = 12103.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:28 . Memory (MB): peak = 3802.812 ; gain = 1329.324 ; free physical = 517283 ; free virtual = 957517
Synthesis current peak Physical Memory [PSS] (MB): peak = 10477.459; parent = 2879.965; children = 7597.553
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15906.012; parent = 3802.816; children = 12103.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:02:28 . Memory (MB): peak = 3802.812 ; gain = 1329.324 ; free physical = 517283 ; free virtual = 957517
Synthesis current peak Physical Memory [PSS] (MB): peak = 10477.459; parent = 2879.965; children = 7597.553
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15906.012; parent = 3802.816; children = 12103.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nexysvideomig | u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexysvideomig | u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexysvideomig | u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexysvideomig | u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexysvideomig | u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexysvideomig | u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexysvideomig | u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexysvideomig | u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexysvideomig | u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexysvideomig | u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexysvideomig | u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|nexysvideomig | u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexysvideomig | u_nexysvideomig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[7]  | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[31] | 129    | 129        | 0      | 129     | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[29] | 7      | 7          | 0      | 7       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |AND2B1L                        |    10|
|2     |BUFG                           |     7|
|3     |BUFH                           |     1|
|4     |BUFIO                          |     1|
|5     |CARRY4                         |   237|
|6     |IDDR                           |     2|
|7     |IDELAYCTRL                     |     1|
|8     |IDELAYE2                       |    16|
|9     |IN_FIFO                        |     2|
|10    |ISERDESE2                      |    16|
|11    |LUT1                           |   551|
|12    |LUT2                           |   785|
|13    |LUT3                           |  1812|
|14    |LUT4                           |  2267|
|15    |LUT5                           |  2333|
|16    |LUT6                           |  3713|
|18    |MMCME2_ADV                     |     2|
|19    |MUXCY                          |   131|
|20    |MUXF7                          |   429|
|21    |MUXF8                          |    79|
|22    |ODDR                           |     5|
|23    |OR2L                           |     2|
|24    |OSERDESE2                      |    43|
|27    |OUT_FIFO                       |     4|
|29    |PHASER_IN_PHY                  |     2|
|30    |PHASER_OUT_PHY                 |     4|
|32    |PHASER_REF                     |     1|
|33    |PHY_CONTROL                    |     1|
|34    |PLLE2_ADV                      |     1|
|35    |RAM16X1D                       |     6|
|36    |RAM32M                         |   525|
|37    |RAM32X1D                       |    35|
|38    |RAM64M                         |     3|
|39    |SRL16E                         |    20|
|40    |SRLC32E                        |   199|
|41    |XADC                           |     1|
|42    |XORCY                          |    58|
|43    |FDCE                           |   666|
|44    |FDPE                           |    75|
|45    |FDRE                           |  9608|
|46    |FDSE                           |   256|
|47    |IBUF                           |     5|
|48    |IBUFG                          |     1|
|49    |IOBUFDS_DIFF_OUT_INTERMDISABLE |     2|
|50    |IOBUF_INTERMDISABLE            |    16|
|51    |OBUF                           |    36|
|52    |OBUFDS                         |     1|
|53    |OBUFT                          |     3|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:28 . Memory (MB): peak = 3802.812 ; gain = 1329.324 ; free physical = 517283 ; free virtual = 957517
Synthesis current peak Physical Memory [PSS] (MB): peak = 10477.459; parent = 2879.965; children = 7597.553
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15906.012; parent = 3802.816; children = 12103.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:03 ; elapsed = 00:02:25 . Memory (MB): peak = 3806.723 ; gain = 1168.484 ; free physical = 524612 ; free virtual = 964846
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:02:31 . Memory (MB): peak = 3806.723 ; gain = 1333.234 ; free physical = 524612 ; free virtual = 964846
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3806.723 ; gain = 0.000 ; free physical = 524599 ; free virtual = 964833
INFO: [Netlist 29-17] Analyzing 1590 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'sys_clock_ibufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3834.828 ; gain = 0.000 ; free physical = 524537 ; free virtual = 964771
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 654 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 41 instances
  IBUFG => IBUF: 1 instance 
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 525 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 35 instances
  RAM64M => RAM64M (RAMD64E(x4)): 3 instances

Synth Design complete, checksum: 39e8da96
INFO: [Common 17-83] Releasing license: Synthesis
263 Infos, 327 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:39 . Memory (MB): peak = 3834.828 ; gain = 1722.285 ; free physical = 524770 ; free virtual = 965004
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/bwrcq/C/vikramj/Cygnus-Bringup/cygnus-fpga-mig/NexysVideoHarness.runs/synth_1/NexysVideoHarness.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NexysVideoHarness_utilization_synth.rpt -pb NexysVideoHarness_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 09:12:28 2024...
