[05/02 22:41:43      0s] 
[05/02 22:41:43      0s] Cadence Innovus(TM) Implementation System.
[05/02 22:41:43      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/02 22:41:43      0s] 
[05/02 22:41:43      0s] Version:	v17.13-s098_1, built Thu Feb 8 11:26:22 PST 2018
[05/02 22:41:43      0s] Options:	
[05/02 22:41:43      0s] Date:		Thu May  2 22:41:43 2019
[05/02 22:41:43      0s] Host:		cadence (x86_64 w/Linux 2.6.32-696.el6.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-7500 CPU @ 3.40GHz 6144KB)
[05/02 22:41:43      0s] OS:		Red Hat Enterprise Linux Server release 6.9 (Santiago)
[05/02 22:41:43      0s] 
[05/02 22:41:43      0s] License:
[05/02 22:41:43      0s] 		invs	Innovus Implementation System	17.1	Denied
[05/02 22:41:43      0s] 		invsb	Innovus Implementation System Basic	17.1	Denied
[05/02 22:41:43      0s] 		fexl	First Encounter XL	17.1	Denied
[05/02 22:41:43      0s] 		vdixl	Virtuoso Digital Implementation XL	17.1	checkout succeeded
[05/02 22:41:43      0s] 		Maximum number of instances allowed (1 x 50000).
[05/02 22:41:51      7s] @(#)CDS: Innovus v17.13-s098_1 (64bit) 02/08/2018 11:26 (Linux 2.6.18-194.el5)
[05/02 22:41:51      7s] @(#)CDS: NanoRoute 17.13-s098_1 NR180117-1602/17_13-UB (database version 2.30, 414.7.1) {superthreading v1.44}
[05/02 22:41:51      7s] @(#)CDS: AAE 17.13-s036 (64bit) 02/08/2018 (Linux 2.6.18-194.el5)
[05/02 22:41:51      7s] @(#)CDS: CTE 17.13-s031_1 () Feb  1 2018 09:16:44 ( )
[05/02 22:41:51      7s] @(#)CDS: SYNTECH 17.13-s011_1 () Jan 14 2018 01:24:42 ( )
[05/02 22:41:51      7s] @(#)CDS: CPE v17.13-s062
[05/02 22:41:51      7s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[05/02 22:41:51      7s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[05/02 22:41:51      7s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/02 22:41:51      7s] @(#)CDS: RCDB 11.10
[05/02 22:41:51      7s] --- Running on cadence (x86_64 w/Linux 2.6.32-696.el6.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-7500 CPU @ 3.40GHz 6144KB) ---
[05/02 22:41:51      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_19826_cadence_root_0MjF40.

[05/02 22:41:51      7s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[05/02 22:41:51      8s] 
[05/02 22:41:51      8s] **INFO:  MMMC transition support version v31-84 
[05/02 22:41:51      8s] 
[05/02 22:41:51      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/02 22:41:51      8s] <CMD> suppressMessage ENCEXT-2799
[05/02 22:41:51      8s] <CMD> getVersion
[05/02 22:41:51      8s] <CMD> getVersion
[05/02 22:41:51      8s] [INFO] Loading fill procedures release ... 2017_02_14_15_15 for PVS build 15.23
[05/02 22:41:51      8s] <CMD> win
[05/02 22:42:07      9s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[05/02 22:42:07      9s] <CMD> set conf_qxconf_file NULL
[05/02 22:42:07      9s] <CMD> set conf_qxlib_file NULL
[05/02 22:42:07      9s] <CMD> set defHierChar /
[05/02 22:42:07      9s] <CMD> set init_design_settop 0
[05/02 22:42:07      9s] <CMD> set init_gnd_net VSS
[05/02 22:42:07      9s] <CMD> set init_lef_file {lef/gsclib090_translated.lef lef/gsclib090_translated_ref.lef}
[05/02 22:42:07      9s] <CMD> set init_mmmc_file Default.view
[05/02 22:42:07      9s] <CMD> set init_pwr_net VDD
[05/02 22:42:07      9s] <CMD> set init_verilog Dadda_netlist.v
[05/02 22:42:07      9s] <CMD> set pegDefaultResScaleFactor 1.000000
[05/02 22:42:07      9s] <CMD> set pegDetailResScaleFactor 1.000000
[05/02 22:42:12     10s] <CMD> init_design
[05/02 22:42:12     10s] #% Begin Load MMMC data ... (date=05/02 22:42:12, mem=475.3M)
[05/02 22:42:12     10s] #% End Load MMMC data ... (date=05/02 22:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=475.5M, current mem=475.5M)
[05/02 22:42:12     10s] **ERROR: (IMPSYT-16038):	The specified file 'lef/gsclib090_translated.lef' could not be found. Check your file system, correct the file name.
[05/02 22:42:12     10s] **ERROR: (IMPSYT-16038):	The specified file 'lef/gsclib090_translated_ref.lef' could not be found. Check your file system, correct the file name.
[05/02 22:42:12     10s] **ERROR: (IMPIMEX-7327):	The file 'lef/gsclib090_translated.lef lef/gsclib090_translated_ref.lef' from the init_lef_file variable does not exist or does not have read permissions, so it can't be loaded. If the missing file has LEF data needed by the netlist, a fatal error may occur later when reading the netlist. You should correct the filename to avoid this warning message. 
Note, the setImportMode -treatUndefinedCellAsBbox option controls if an undefined modules is treated as a black-boxes, and setCheckMode -tapeOut controls if an undefined module (not converted to a blackbox) is treated as a fatal error or empty module when reading the netlist.

[05/02 22:43:13     15s] <CMD> init_design
[05/02 22:43:13     15s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 22:43:13     15s] #% Begin Load MMMC data ... (date=05/02 22:43:13, mem=475.9M)
[05/02 22:43:13     15s] The existing analysis_view 'Worst' has been replaced with new attributes.
[05/02 22:43:13     15s] The existing analysis_view 'best' has been replaced with new attributes.
[05/02 22:43:13     15s] INFO: New setup and hold views overwrite old settings during design initialization
[05/02 22:43:13     15s] #% End Load MMMC data ... (date=05/02 22:43:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=476.1M, current mem=476.1M)
[05/02 22:43:13     15s] 
[05/02 22:43:13     15s] Loading LEF file lef/gsclib090_translated.lef ...
[05/02 22:43:13     15s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POv', 
[05/02 22:43:13     15s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[05/02 22:43:13     15s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[05/02 22:43:13     15s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[05/02 22:43:13     15s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[05/02 22:43:13     15s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[05/02 22:43:13     15s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[05/02 22:43:13     15s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFFc', 
[05/02 22:43:13     15s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLYc', 
[05/02 22:43:13     15s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[05/02 22:43:13     15s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[05/02 22:43:13     15s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[05/02 22:43:13     15s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[05/02 22:43:13     15s] Set DBUPerIGU to M2 pitch 580.
[05/02 22:43:13     15s] 
[05/02 22:43:13     15s] Loading LEF file lef/gsclib090_translated_ref.lef ...
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-119' for more detail.
[05/02 22:43:13     15s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[05/02 22:43:13     15s] To increase the message display limit, refer to the product command reference manual.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1X' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1V' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1H' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2X' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2H' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2V' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' has been defined and found in the database. The current definition will be ignored. Review the LEF files to ensure that you have not specified duplicate LEF files, or LEF files with duplicate VIA definitions.
Type 'man IMPLF-223' for more detail.
[05/02 22:43:13     15s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[05/02 22:43:13     15s] To increase the message display limit, refer to the product command reference manual.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
[05/02 22:43:13     15s] **WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
[05/02 22:43:13     15s] To increase the message display limit, refer to the product command reference manual.
[05/02 22:43:13     15s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[05/02 22:43:13     15s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[05/02 22:43:13     15s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[05/02 22:43:13     15s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
[05/02 22:43:13     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:13     15s] Type 'man IMPLF-58' for more detail.
[05/02 22:43:13     15s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[05/02 22:43:13     15s] To increase the message display limit, refer to the product command reference manual.
[05/02 22:43:14     15s] **WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
[05/02 22:43:14     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 22:43:14     15s] Type 'man IMPLF-61' for more detail.
[05/02 22:43:14     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 22:43:14     15s] Type 'man IMPLF-200' for more detail.
[05/02 22:43:14     15s] 
[05/02 22:43:14     15s] viaInitial starts at Thu May  2 22:43:14 2019
viaInitial ends at Thu May  2 22:43:14 2019
Loading view definition file from Default.view
[05/02 22:43:14     15s] Reading MAX_timing timing library '/root/Desktop/DADDA/lib/90/slow.lib' ...
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ACHCONX2' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ACHCONX2' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ACHCONX2' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHXL' is not defined in the library. (File /root/Desktop/DADDA/lib/90/slow.lib)
[05/02 22:43:14     15s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/02 22:43:14     15s] Read 479 cells in library 'slow' 
[05/02 22:43:14     15s] *** End library_loading (cpu=0.01min, real=0.00min, mem=20.9M, fe_cpu=0.26min, fe_real=1.52min, fe_mem=594.0M) ***
[05/02 22:43:14     15s] #% Begin Load netlist data ... (date=05/02 22:43:14, mem=537.8M)
[05/02 22:43:14     15s] *** Begin netlist parsing (mem=594.0M) ***
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[05/02 22:43:14     15s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/02 22:43:14     15s] To increase the message display limit, refer to the product command reference manual.
[05/02 22:43:14     15s] Created 479 new cells from 1 timing libraries.
[05/02 22:43:14     15s] Reading netlist ...
[05/02 22:43:14     15s] Backslashed names will retain backslash and a trailing blank character.
[05/02 22:43:14     15s] Reading verilog netlist 'Dadda_netlist.v'
[05/02 22:43:14     15s] 
[05/02 22:43:14     15s] *** Memory Usage v#1 (Current mem = 593.953M, initial mem = 240.363M) ***
[05/02 22:43:14     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=594.0M) ***
[05/02 22:43:14     15s] #% End Load netlist data ... (date=05/02 22:43:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=537.8M, current mem=498.2M)
[05/02 22:43:14     15s] Top level cell is Dadda.
[05/02 22:43:14     15s] Hooked 479 DB cells to tlib cells.
[05/02 22:43:14     15s] Starting recursive module instantiation check.
[05/02 22:43:14     15s] No recursion found.
[05/02 22:43:14     15s] Building hierarchical netlist for Cell Dadda ...
[05/02 22:43:14     15s] *** Netlist is unique.
[05/02 22:43:14     15s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[05/02 22:43:14     15s] ** info: there are 500 modules.
[05/02 22:43:14     15s] ** info: there are 28 stdCell insts.
[05/02 22:43:15     15s] 
[05/02 22:43:15     15s] *** Memory Usage v#1 (Current mem = 630.625M, initial mem = 240.363M) ***
[05/02 22:43:15     15s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/02 22:43:15     15s] Type 'man IMPFP-3961' for more detail.
[05/02 22:43:15     15s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/02 22:43:15     15s] Type 'man IMPFP-3961' for more detail.
[05/02 22:43:15     15s] Horizontal Layer M1 offset = 290 (derived)
[05/02 22:43:15     15s] Vertical Layer M2 offset = 290 (derived)
[05/02 22:43:15     15s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[05/02 22:43:15     15s] Set Default Net Delay as 1000 ps.
[05/02 22:43:15     15s] Set Default Net Load as 0.5 pF. 
[05/02 22:43:15     15s] Set Default Input Pin Transition as 0.1 ps.
[05/02 22:43:15     16s] Extraction setup Delayed 
[05/02 22:43:15     16s] *Info: initialize multi-corner CTS.
[05/02 22:43:15     16s] Reading timing constraints file 'constraints_top.sdc' ...
[05/02 22:43:15     16s] Current (total cpu=0:00:16.1, real=0:01:32, peak res=625.7M, current mem=625.7M)
[05/02 22:43:15     16s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 1).
[05/02 22:43:15     16s] 
[05/02 22:43:15     16s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File constraints_top.sdc, Line 1).

**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File constraints_top.sdc, Line 1).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 2).
[05/02 22:43:15     16s] 
[05/02 22:43:15     16s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 2).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File constraints_top.sdc, Line 2).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 3).
[05/02 22:43:15     16s] 
[05/02 22:43:15     16s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 3).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File constraints_top.sdc, Line 3).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 4).
[05/02 22:43:15     16s] 
[05/02 22:43:15     16s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File constraints_top.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File constraints_top.sdc, Line 4).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst' (File constraints_top.sdc, Line 5).
[05/02 22:43:15     16s] 
[05/02 22:43:15     16s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'rst' (File constraints_top.sdc, Line 5).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 5).
[05/02 22:43:15     16s] 
[05/02 22:43:15     16s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File constraints_top.sdc, Line 5).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count' (File constraints_top.sdc, Line 6).
[05/02 22:43:15     16s] 
[05/02 22:43:15     16s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count' (File constraints_top.sdc, Line 6).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File constraints_top.sdc, Line 6).
[05/02 22:43:15     16s] 
[05/02 22:43:15     16s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File constraints_top.sdc, Line 6).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '' (File constraints_top.sdc, Line 6).

INFO (CTE): Reading of timing constraints file constraints_top.sdc completed, with 8 Warnings and 14 Errors.
[05/02 22:43:15     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=625.7M, current mem=625.1M)
[05/02 22:43:15     16s] Current (total cpu=0:00:16.1, real=0:01:32, peak res=625.7M, current mem=625.1M)
[05/02 22:43:15     16s] Creating Cell Server ...(0, 1, 1, 1)
[05/02 22:43:15     16s] Summary for sequential cells identification: 
[05/02 22:43:15     16s]   Identified SBFF number: 112
[05/02 22:43:15     16s]   Identified MBFF number: 0
[05/02 22:43:15     16s]   Identified SB Latch number: 0
[05/02 22:43:15     16s]   Identified MB Latch number: 0
[05/02 22:43:15     16s]   Not identified SBFF number: 8
[05/02 22:43:15     16s]   Not identified MBFF number: 0
[05/02 22:43:15     16s]   Not identified SB Latch number: 0
[05/02 22:43:15     16s]   Not identified MB Latch number: 0
[05/02 22:43:15     16s]   Number of sequential cells which are not FFs: 32
[05/02 22:43:15     16s] Total number of combinational cells: 317
[05/02 22:43:15     16s] Total number of sequential cells: 152
[05/02 22:43:15     16s] Total number of tristate cells: 10
[05/02 22:43:15     16s] Total number of level shifter cells: 0
[05/02 22:43:15     16s] Total number of power gating cells: 0
[05/02 22:43:15     16s] Total number of isolation cells: 0
[05/02 22:43:15     16s] Total number of power switch cells: 0
[05/02 22:43:15     16s] Total number of pulse generator cells: 0
[05/02 22:43:15     16s] Total number of always on buffers: 0
[05/02 22:43:15     16s] Total number of retention cells: 0
[05/02 22:43:15     16s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[05/02 22:43:15     16s] Total number of usable buffers: 16
[05/02 22:43:15     16s] List of unusable buffers:
[05/02 22:43:15     16s] Total number of unusable buffers: 0
[05/02 22:43:15     16s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[05/02 22:43:15     16s] Total number of usable inverters: 19
[05/02 22:43:15     16s] List of unusable inverters:
[05/02 22:43:15     16s] Total number of unusable inverters: 0
[05/02 22:43:15     16s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[05/02 22:43:15     16s] Total number of identified usable delay cells: 8
[05/02 22:43:15     16s] List of identified unusable delay cells:
[05/02 22:43:15     16s] Total number of identified unusable delay cells: 0
[05/02 22:43:15     16s] Creating Cell Server, finished. 
[05/02 22:43:15     16s] 
[05/02 22:43:15     16s] Deleting Cell Server ...
[05/02 22:43:15     16s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[05/02 22:43:15     16s] Extraction setup Started 
[05/02 22:43:15     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/02 22:43:15     16s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/02 22:43:15     16s] Type 'man IMPEXT-2773' for more detail.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 22:43:15     16s] Type 'man IMPEXT-2776' for more detail.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 22:43:15     16s] Type 'man IMPEXT-2776' for more detail.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 22:43:15     16s] Type 'man IMPEXT-2776' for more detail.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 22:43:15     16s] Type 'man IMPEXT-2776' for more detail.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 22:43:15     16s] Type 'man IMPEXT-2776' for more detail.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 22:43:15     16s] Type 'man IMPEXT-2776' for more detail.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 22:43:15     16s] Type 'man IMPEXT-2776' for more detail.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 22:43:15     16s] Type 'man IMPEXT-2776' for more detail.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 22:43:15     16s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 22:43:15     16s] Summary of Active RC-Corners : 
[05/02 22:43:15     16s]  
[05/02 22:43:15     16s]  Analysis View: Worst
[05/02 22:43:15     16s]     RC-Corner Name        : default_rc_corner
[05/02 22:43:15     16s]     RC-Corner Index       : 0
[05/02 22:43:15     16s]     RC-Corner Temperature : 25 Celsius
[05/02 22:43:15     16s]     RC-Corner Cap Table   : ''
[05/02 22:43:15     16s]     RC-Corner PreRoute Res Factor         : 1
[05/02 22:43:15     16s]     RC-Corner PreRoute Cap Factor         : 1
[05/02 22:43:15     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/02 22:43:15     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/02 22:43:15     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/02 22:43:15     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/02 22:43:15     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/02 22:43:15     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/02 22:43:15     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/02 22:43:15     16s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 22:43:22     16s] <CMD> getIoFlowFlag
[05/02 22:43:41     18s] <CMD> setIoFlowFlag 0
[05/02 22:43:41     18s] <CMD> floorPlan -site gsclib090site -r 0.838842975207 0.699987 8.0 8 8 8
[05/02 22:43:41     18s] Horizontal Layer M1 offset = 290 (derived)
[05/02 22:43:41     18s] Vertical Layer M2 offset = 290 (derived)
[05/02 22:43:41     18s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[05/02 22:43:41     18s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/02 22:43:41     18s] <CMD> uiSetTool select
[05/02 22:43:41     18s] <CMD> getIoFlowFlag
[05/02 22:43:41     18s] <CMD> fit
[05/02 22:43:46     19s] <CMD> pan 17.223 6.095
[05/02 22:43:48     19s] <CMD> pan 1.854 3.888
[05/02 22:43:49     20s] <CMD> pan 0.804 0.846
[05/02 22:43:51     20s] <CMD> pan 0.258 0.132
[05/02 22:43:55     20s] <CMD> get_visible_nets
[05/02 22:43:56     20s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/02 22:44:23     23s] <CMD> setPinAssignMode -pinEditInBatch true
[05/02 22:44:23     23s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 1 -spreadType side -pin {{a[0]} {a[1]} {a[2]} {a[3]}}
[05/02 22:44:23     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:44:23     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:44:23     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:44:23     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:44:23     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:44:23     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:44:23     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:44:23     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:44:24     23s] Successfully spread [4] pins.
[05/02 22:44:24     23s] editPin : finished (cpu = 0:00:00.3 real = 0:00:01.0, mem = 870.7M).
[05/02 22:44:24     23s] <CMD> setPinAssignMode -pinEditInBatch true
[05/02 22:44:24     23s] <CMD> editPin -pinWidth 0.12 -pinDepth 0.585 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 1 -spreadType side -pin {{a[0]} {a[1]} {a[2]} {a[3]}}
[05/02 22:44:24     23s] Successfully spread [4] pins.
[05/02 22:44:24     23s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 870.7M).
[05/02 22:44:24     23s] <CMD> setPinAssignMode -pinEditInBatch false
[05/02 22:44:25     24s] <CMD> get_visible_nets
[05/02 22:44:26     24s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/02 22:44:35     24s] <CMD> setPinAssignMode -pinEditInBatch true
[05/02 22:44:35     24s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 3 -layer 1 -spreadType side -pin {{b[0]} {b[1]} {b[2]} {b[3]}}
[05/02 22:44:35     24s] Successfully spread [4] pins.
[05/02 22:44:35     24s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 870.7M).
[05/02 22:44:35     24s] <CMD> setPinAssignMode -pinEditInBatch false
[05/02 22:44:36     25s] <CMD> selectObject IO_Pin {op[7]}
[05/02 22:44:37     25s] <CMD> get_visible_nets
[05/02 22:44:37     25s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/02 22:44:39     25s] <CMD> deselectAll
[05/02 22:44:39     25s] <CMD> get_visible_nets
[05/02 22:44:40     25s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/02 22:44:51     26s] <CMD> setPinAssignMode -pinEditInBatch true
[05/02 22:44:51     26s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 1 -spreadType side -pin {{op[0]} {op[1]} {op[2]} {op[3]} {op[4]} {op[5]} {op[6]} {op[7]}}
[05/02 22:44:51     26s] Successfully spread [8] pins.
[05/02 22:44:51     26s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 871.7M).
[05/02 22:44:51     26s] <CMD> setPinAssignMode -pinEditInBatch false
[05/02 22:44:53     26s] <CMD> fit
[05/02 22:45:05     28s] <CMD> fit
[05/02 22:45:36     31s] <CMD> clearGlobalNets
[05/02 22:45:36     31s] <CMD> globalNetConnect {VDD VSS} -type pgpin -pin {VDD VSS} -instanceBasename * -hierarchicalInstance {}
[05/02 22:45:36     31s] **ERROR: (IMPDB-1216):	The global net 'VDD VSS' specified in the global net connection(GNC) rule doesn't exist in the design.
<CMD> getIoFlowFlag
[05/02 22:46:35     36s] <CMD> setIoFlowFlag 0
[05/02 22:46:35     36s] <CMD> floorPlan -site gsclib090site -r 0.613636363636 0.69697 8.0 8.0 8.00 8.0
[05/02 22:46:35     36s] Horizontal Layer M1 offset = 290 (derived)
[05/02 22:46:35     36s] Vertical Layer M2 offset = 290 (derived)
[05/02 22:46:35     36s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[05/02 22:46:35     36s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/02 22:46:35     36s] <CMD> uiSetTool select
[05/02 22:46:35     36s] <CMD> getIoFlowFlag
[05/02 22:46:35     36s] <CMD> fit
[05/02 22:46:36     36s] <CMD> setIoFlowFlag 0
[05/02 22:46:36     36s] <CMD> floorPlan -site gsclib090site -r 0.424528301887 0.69434 8.12 8.12 8.12 8.12
[05/02 22:46:36     36s] Horizontal Layer M1 offset = 290 (derived)
[05/02 22:46:36     36s] Vertical Layer M2 offset = 290 (derived)
[05/02 22:46:36     36s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[05/02 22:46:36     36s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/02 22:46:36     36s] <CMD> uiSetTool select
[05/02 22:46:36     36s] <CMD> getIoFlowFlag
[05/02 22:46:36     36s] <CMD> fit
[05/02 22:46:47     38s] <CMD> pan 5.807 4.470
[05/02 22:46:48     38s] <CMD> pan 1.030 3.922
[05/02 22:46:50     38s] <CMD> get_visible_nets
[05/02 22:46:51     38s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[05/02 22:47:05     40s] <CMD> fit
[05/02 22:47:22     41s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeRingLayers {}
[05/02 22:47:22     41s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeRingLayers {}
[05/02 22:47:22     41s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeRingLayers {}
[05/02 22:47:22     41s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 22:47:22     41s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 22:47:45     43s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/02 22:47:45     43s] The ring targets are set to core/block ring wires.
[05/02 22:47:45     43s] addRing command will consider rows while creating rings.
[05/02 22:47:45     43s] addRing command will disallow rings to go over rows.
[05/02 22:47:45     43s] addRing command will ignore shorts while creating rings.
[05/02 22:47:45     43s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/02 22:47:45     43s] 
[05/02 22:47:45     43s] Ring generation is complete.
[05/02 22:47:45     43s] vias are now being generated.
[05/02 22:47:45     43s] addRing created 8 wires.
[05/02 22:47:45     43s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/02 22:47:45     43s] +--------+----------------+----------------+
[05/02 22:47:45     43s] |  Layer |     Created    |     Deleted    |
[05/02 22:47:45     43s] +--------+----------------+----------------+
[05/02 22:47:45     43s] | Metal8 |        4       |       NA       |
[05/02 22:47:45     43s] |  Via8  |        8       |        0       |
[05/02 22:47:45     43s] | Metal9 |        4       |       NA       |
[05/02 22:47:45     43s] +--------+----------------+----------------+
[05/02 22:47:46     44s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/02 22:47:46     44s] The ring targets are set to core/block ring wires.
[05/02 22:47:46     44s] addRing command will consider rows while creating rings.
[05/02 22:47:46     44s] addRing command will disallow rings to go over rows.
[05/02 22:47:46     44s] addRing command will ignore shorts while creating rings.
[05/02 22:47:46     44s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/02 22:47:46     44s] 
[05/02 22:47:46     44s] Ring generation is complete.
[05/02 22:47:56     45s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeRingLayers {}
[05/02 22:47:56     45s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeRingLayers {}
[05/02 22:47:56     45s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeRingLayers {}
[05/02 22:47:56     45s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 22:47:56     45s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 22:48:07     46s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[05/02 22:48:07     46s] addStripe will allow jog to connect padcore ring and block ring.
[05/02 22:48:07     46s] Stripes will stop at the boundary of the specified area.
[05/02 22:48:07     46s] When breaking rings, the power planner will consider the existence of blocks.
[05/02 22:48:07     46s] Stripes will not extend to closest target.
[05/02 22:48:07     46s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/02 22:48:07     46s] Stripes will not be created over regions without power planning wires.
[05/02 22:48:07     46s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/02 22:48:07     46s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/02 22:48:07     46s] Offset for stripe breaking is set to 0.
[05/02 22:48:07     46s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction vertical -width 1.8 -spacing 1.8 -set_to_set_distance 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/02 22:48:07     46s] 
[05/02 22:48:07     46s] Starting stripe generation ...
[05/02 22:48:07     46s] Non-Default Mode Option Settings :
[05/02 22:48:07     46s]   NONE
[05/02 22:48:07     46s] Stripe generation is complete.
[05/02 22:48:07     46s] vias are now being generated.
[05/02 22:48:07     46s] addStripe created 16 wires.
[05/02 22:48:07     46s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[05/02 22:48:07     46s] +--------+----------------+----------------+
[05/02 22:48:07     46s] |  Layer |     Created    |     Deleted    |
[05/02 22:48:07     46s] +--------+----------------+----------------+
[05/02 22:48:07     46s] | Metal8 |        8       |       NA       |
[05/02 22:48:07     46s] |  Via8  |       16       |        0       |
[05/02 22:48:07     46s] | Metal9 |        8       |       NA       |
[05/02 22:48:07     46s] +--------+----------------+----------------+
[05/02 22:48:08     46s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[05/02 22:48:08     46s] addStripe will allow jog to connect padcore ring and block ring.
[05/02 22:48:08     46s] Stripes will stop at the boundary of the specified area.
[05/02 22:48:08     46s] When breaking rings, the power planner will consider the existence of blocks.
[05/02 22:48:08     46s] Stripes will not extend to closest target.
[05/02 22:48:08     46s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/02 22:48:08     46s] Stripes will not be created over regions without power planning wires.
[05/02 22:48:08     46s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/02 22:48:08     46s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/02 22:48:08     46s] Offset for stripe breaking is set to 0.
[05/02 22:48:08     46s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction vertical -width 1.8 -spacing 1.8 -set_to_set_distance 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/02 22:48:08     46s] 
[05/02 22:48:08     46s] Starting stripe generation ...
[05/02 22:48:08     46s] Non-Default Mode Option Settings :
[05/02 22:48:08     46s]   -trim_antenna_max_distance  0.00
[05/02 22:48:08     46s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (9.02, 4.52) (9.02, 22.16) because same wire already exists.
[05/02 22:48:08     46s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (19.02, 4.52) (19.02, 22.16) because same wire already exists.
[05/02 22:48:08     46s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (29.02, 4.52) (29.02, 22.16) because same wire already exists.
[05/02 22:48:08     46s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (39.02, 4.52) (39.02, 22.16) because same wire already exists.
[05/02 22:48:08     46s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (12.62, 14.81) (12.62, 24.46) because same wire already exists.
[05/02 22:48:08     46s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (22.62, 14.81) (22.62, 24.46) because same wire already exists.
[05/02 22:48:08     46s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (32.62, 14.81) (32.62, 24.46) because same wire already exists.
[05/02 22:48:08     46s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (42.62, 14.81) (42.62, 24.46) because same wire already exists.
[05/02 22:48:08     46s] Stripe generation is complete.
[05/02 22:48:08     46s] vias are now being generated.
[05/02 22:48:08     46s] addStripe created 8 wires.
[05/02 22:48:08     46s] ViaGen created 4 vias, deleted 4 vias to avoid violation.
[05/02 22:48:08     46s] +--------+----------------+----------------+
[05/02 22:48:08     46s] |  Layer |     Created    |     Deleted    |
[05/02 22:48:08     46s] +--------+----------------+----------------+
[05/02 22:48:08     46s] | Metal8 |        4       |       NA       |
[05/02 22:48:08     46s] |  Via8  |        4       |        4       |
[05/02 22:48:08     46s] | Metal9 |        4       |       NA       |
[05/02 22:48:08     46s] +--------+----------------+----------------+
[05/02 22:48:20     47s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/02 22:48:20     47s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[05/02 22:48:20     47s] *** Begin SPECIAL ROUTE on Thu May  2 22:48:20 2019 ***
[05/02 22:48:20     47s] SPECIAL ROUTE ran on directory: /root/Desktop/DADDA
[05/02 22:48:20     47s] SPECIAL ROUTE ran on machine: cadence (Linux 2.6.32-696.el6.x86_64 x86_64 800Mhz)
[05/02 22:48:20     47s] 
[05/02 22:48:20     47s] Begin option processing ...
[05/02 22:48:20     47s] srouteConnectPowerBump set to false
[05/02 22:48:20     47s] routeSelectNet set to "VDD VSS"
[05/02 22:48:20     47s] routeSpecial set to true
[05/02 22:48:20     47s] srouteBlockPin set to "useLef"
[05/02 22:48:20     47s] srouteBottomLayerLimit set to 1
[05/02 22:48:20     47s] srouteBottomTargetLayerLimit set to 1
[05/02 22:48:20     47s] srouteConnectConverterPin set to false
[05/02 22:48:20     47s] srouteCrossoverViaBottomLayer set to 1
[05/02 22:48:20     47s] srouteCrossoverViaTopLayer set to 9
[05/02 22:48:20     47s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/02 22:48:20     47s] srouteFollowCorePinEnd set to 3
[05/02 22:48:20     47s] srouteJogControl set to "preferWithChanges differentLayer"
[05/02 22:48:20     47s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/02 22:48:20     47s] sroutePadPinAllPorts set to true
[05/02 22:48:20     47s] sroutePreserveExistingRoutes set to true
[05/02 22:48:20     47s] srouteRoutePowerBarPortOnBothDir set to true
[05/02 22:48:20     47s] srouteStopBlockPin set to "nearestTarget"
[05/02 22:48:20     47s] srouteTopLayerLimit set to 9
[05/02 22:48:20     47s] srouteTopTargetLayerLimit set to 9
[05/02 22:48:20     47s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1736.00 megs.
[05/02 22:48:20     47s] 
[05/02 22:48:20     47s] Reading DB technology information...
[05/02 22:48:20     47s] Finished reading DB technology information.
[05/02 22:48:20     47s] Reading floorplan and netlist information...
[05/02 22:48:20     47s] Finished reading floorplan and netlist information.
[05/02 22:48:21     47s] Read in 19 layers, 9 routing layers, 1 overlap layer
[05/02 22:48:21     47s] Read in 2 nondefault rules, 0 used
[05/02 22:48:21     47s] Read in 487 macros, 5 used
[05/02 22:48:21     47s] Read in 4 components
[05/02 22:48:21     47s]   4 core components: 4 unplaced, 0 placed, 0 fixed
[05/02 22:48:21     47s] Read in 16 physical pins
[05/02 22:48:21     47s]   16 physical pins: 0 unplaced, 16 placed, 0 fixed
[05/02 22:48:21     47s] Read in 16 nets
[05/02 22:48:21     47s] Read in 2 special nets, 2 routed
[05/02 22:48:21     47s] Read in 16 terminals
[05/02 22:48:21     47s] 2 nets selected.
[05/02 22:48:21     47s] 
[05/02 22:48:21     47s] Begin power routing ...
[05/02 22:48:21     47s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[05/02 22:48:21     47s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[05/02 22:48:21     47s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[05/02 22:48:21     47s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/02 22:48:21     47s] Type 'man IMPSR-1256' for more detail.
[05/02 22:48:21     47s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/02 22:48:21     47s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[05/02 22:48:21     47s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[05/02 22:48:21     47s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[05/02 22:48:21     47s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/02 22:48:21     47s] Type 'man IMPSR-1256' for more detail.
[05/02 22:48:21     47s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/02 22:48:21     47s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[05/02 22:48:21     47s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/02 22:48:21     47s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[05/02 22:48:21     47s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/02 22:48:21     47s] CPU time for FollowPin 0 seconds
[05/02 22:48:21     47s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[05/02 22:48:21     47s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/02 22:48:21     47s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[05/02 22:48:21     47s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/02 22:48:21     47s] CPU time for FollowPin 0 seconds
[05/02 22:48:21     47s]   Number of IO ports routed: 0
[05/02 22:48:21     47s]   Number of Block ports routed: 0
[05/02 22:48:21     47s]   Number of Stripe ports routed: 0
[05/02 22:48:21     47s]   Number of Core ports routed: 10
[05/02 22:48:21     47s]   Number of Pad ports routed: 0
[05/02 22:48:21     47s]   Number of Power Bump ports routed: 0
[05/02 22:48:21     47s]   Number of Followpin connections: 5
[05/02 22:48:21     47s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1749.00 megs.
[05/02 22:48:21     47s] 
[05/02 22:48:21     47s] 
[05/02 22:48:21     47s] 
[05/02 22:48:21     47s]  Begin updating DB with routing results ...
[05/02 22:48:21     47s]  Updating DB with 16 io pins ...
[05/02 22:48:21     47s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/02 22:48:21     47s] Pin and blockage extraction finished
[05/02 22:48:21     47s] 
[05/02 22:48:21     47s] sroute created 15 wires.
[05/02 22:48:21     47s] ViaGen created 70 vias, deleted 0 via to avoid violation.
[05/02 22:48:21     47s] +--------+----------------+----------------+
[05/02 22:48:21     47s] |  Layer |     Created    |     Deleted    |
[05/02 22:48:21     47s] +--------+----------------+----------------+
[05/02 22:48:21     47s] | Metal1 |       15       |       NA       |
[05/02 22:48:21     47s] |  Via1  |       10       |        0       |
[05/02 22:48:21     47s] |  Via2  |       10       |        0       |
[05/02 22:48:21     47s] |  Via3  |       10       |        0       |
[05/02 22:48:21     47s] |  Via4  |       10       |        0       |
[05/02 22:48:21     47s] |  Via5  |       10       |        0       |
[05/02 22:48:21     47s] |  Via6  |       10       |        0       |
[05/02 22:48:21     47s] |  Via7  |       10       |        0       |
[05/02 22:48:21     47s] +--------+----------------+----------------+
[05/02 22:48:21     47s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/02 22:48:21     47s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[05/02 22:48:21     47s] *** Begin SPECIAL ROUTE on Thu May  2 22:48:21 2019 ***
[05/02 22:48:21     47s] SPECIAL ROUTE ran on directory: /root/Desktop/DADDA
[05/02 22:48:21     47s] SPECIAL ROUTE ran on machine: cadence (Linux 2.6.32-696.el6.x86_64 x86_64 800Mhz)
[05/02 22:48:21     47s] 
[05/02 22:48:21     47s] Begin option processing ...
[05/02 22:48:21     47s] srouteConnectPowerBump set to false
[05/02 22:48:21     47s] routeSelectNet set to "VDD VSS"
[05/02 22:48:21     47s] routeSpecial set to true
[05/02 22:48:21     47s] srouteBlockPin set to "useLef"
[05/02 22:48:21     47s] srouteBottomLayerLimit set to 1
[05/02 22:48:21     47s] srouteBottomTargetLayerLimit set to 1
[05/02 22:48:21     47s] srouteConnectConverterPin set to false
[05/02 22:48:21     47s] srouteCrossoverViaBottomLayer set to 1
[05/02 22:48:21     47s] srouteCrossoverViaTopLayer set to 9
[05/02 22:48:21     47s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/02 22:48:21     47s] srouteFollowCorePinEnd set to 3
[05/02 22:48:21     47s] srouteJogControl set to "preferWithChanges differentLayer"
[05/02 22:48:21     47s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/02 22:48:21     47s] sroutePadPinAllPorts set to true
[05/02 22:48:21     47s] sroutePreserveExistingRoutes set to true
[05/02 22:48:21     47s] srouteRoutePowerBarPortOnBothDir set to true
[05/02 22:48:21     47s] srouteStopBlockPin set to "nearestTarget"
[05/02 22:48:21     47s] srouteTopLayerLimit set to 9
[05/02 22:48:21     47s] srouteTopTargetLayerLimit set to 9
[05/02 22:48:21     47s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1749.00 megs.
[05/02 22:48:21     47s] 
[05/02 22:48:21     47s] Reading DB technology information...
[05/02 22:48:21     47s] Finished reading DB technology information.
[05/02 22:48:21     47s] Reading floorplan and netlist information...
[05/02 22:48:21     47s] Finished reading floorplan and netlist information.
[05/02 22:48:21     47s] Read in 19 layers, 9 routing layers, 1 overlap layer
[05/02 22:48:21     47s] Read in 2 nondefault rules, 0 used
[05/02 22:48:21     47s] Read in 487 macros, 5 used
[05/02 22:48:21     47s] Read in 4 components
[05/02 22:48:21     47s]   4 core components: 4 unplaced, 0 placed, 0 fixed
[05/02 22:48:21     47s] Read in 16 physical pins
[05/02 22:48:21     47s]   16 physical pins: 0 unplaced, 16 placed, 0 fixed
[05/02 22:48:21     47s] Read in 16 nets
[05/02 22:48:21     47s] Read in 2 special nets, 2 routed
[05/02 22:48:21     47s] Read in 16 terminals
[05/02 22:48:21     47s] 2 nets selected.
[05/02 22:48:21     47s] 
[05/02 22:48:21     47s] Begin power routing ...
[05/02 22:48:21     47s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[05/02 22:48:21     47s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[05/02 22:48:21     47s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[05/02 22:48:21     47s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/02 22:48:21     47s] Type 'man IMPSR-1256' for more detail.
[05/02 22:48:21     47s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/02 22:48:21     47s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[05/02 22:48:21     47s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[05/02 22:48:21     47s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[05/02 22:48:21     47s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[05/02 22:48:21     47s] Type 'man IMPSR-1256' for more detail.
[05/02 22:48:21     47s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/02 22:48:21     47s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[05/02 22:48:21     47s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/02 22:48:21     47s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[05/02 22:48:21     47s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/02 22:48:21     47s] CPU time for FollowPin 0 seconds
[05/02 22:48:21     47s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[05/02 22:48:21     47s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/02 22:48:21     47s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[05/02 22:48:21     47s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/02 22:48:21     47s] CPU time for FollowPin 0 seconds
[05/02 22:48:21     47s]   Number of IO ports routed: 0
[05/02 22:48:21     47s]   Number of Block ports routed: 0
[05/02 22:48:21     47s]   Number of Stripe ports routed: 0
[05/02 22:48:21     47s]   Number of Core ports routed: 0
[05/02 22:48:21     47s]   Number of Pad ports routed: 0
[05/02 22:48:21     47s]   Number of Power Bump ports routed: 0
[05/02 22:48:21     47s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1751.00 megs.
[05/02 22:48:21     47s] 
[05/02 22:48:21     47s] 
[05/02 22:48:21     47s] 
[05/02 22:48:21     47s]  Begin updating DB with routing results ...
[05/02 22:48:21     47s]  Updating DB with 16 io pins ...
[05/02 22:48:21     47s]  Updating DB with 0 via definition ...
[05/02 22:48:21     47s] sroute created 0 wire.
[05/02 22:48:21     47s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/02 22:48:33     48s] <CMD> setPlaceMode -fp true
[05/02 22:48:33     48s] <CMD> report_message -start_cmd
[05/02 22:48:33     48s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 22:48:33     48s] <CMD> getPlaceMode -user -maxRouteLayer
[05/02 22:48:33     48s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[05/02 22:48:33     48s] <CMD> getPlaceMode -timingDriven -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -adaptive -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/02 22:48:33     48s] <CMD> getPlaceMode -ignoreScan -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -user -ignoreScan
[05/02 22:48:33     48s] <CMD> getPlaceMode -repairPlace -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -user -repairPlace
[05/02 22:48:33     48s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/02 22:48:33     48s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[05/02 22:48:33     48s] <CMD> um::push_snapshot_stack
[05/02 22:48:33     48s] <CMD> getDesignMode -quiet -flowEffort
[05/02 22:48:33     48s] <CMD> getDesignMode -highSpeedCore -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -quiet -adaptive
[05/02 22:48:33     48s] <CMD> set spgFlowInInitialPlace 1
[05/02 22:48:33     48s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -softGuide -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -useSdpGroup -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/02 22:48:33     48s] <CMD> getPlaceMode -sdpPlace -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -sdpPlace -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[05/02 22:48:33     48s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[05/02 22:48:33     48s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -place_check_library -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -trimView -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/02 22:48:33     48s] <CMD> getPlaceMode -congEffort -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/02 22:48:33     48s] <CMD> getPlaceMode -ignoreScan -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -user -ignoreScan
[05/02 22:48:33     48s] <CMD> getPlaceMode -repairPlace -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -user -repairPlace
[05/02 22:48:33     48s] <CMD> getPlaceMode -congEffort -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -fp -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -timingDriven -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -user -timingDriven
[05/02 22:48:33     48s] <CMD> getPlaceMode -fastFp -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -clusterMode -quiet
[05/02 22:48:33     48s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/02 22:48:33     48s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/02 22:48:33     48s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -forceTiming -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -fp -quiet
[05/02 22:48:33     48s] <CMD> getPlaceMode -fp -quiet
[05/02 22:48:33     48s] <CMD> getExtractRCMode -quiet -engine
[05/02 22:48:33     48s] <CMD> getAnalysisMode -quiet -clkSrcPath
[05/02 22:48:33     48s] <CMD> getAnalysisMode -quiet -clockPropagation
[05/02 22:48:33     48s] <CMD> getAnalysisMode -quiet -cppr
[05/02 22:48:33     48s] <CMD> setExtractRCMode -engine preRoute
[05/02 22:48:33     49s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[05/02 22:48:33     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:33     49s] <CMD_INTERNAL> isAnalysisModeSetup
[05/02 22:48:33     49s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[05/02 22:48:33     49s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/02 22:48:33     49s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/02 22:48:33     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:33     49s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[05/02 22:48:33     49s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[05/02 22:48:33     49s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/02 22:48:33     49s] <CMD> getPlaceMode -quiet -expNewFastMode
[05/02 22:48:33     49s] <CMD> setPlaceMode -expHiddenFastMode 1
[05/02 22:48:33     49s] <CMD> setPlaceMode -reset -ignoreScan
[05/02 22:48:33     49s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[05/02 22:48:33     49s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[05/02 22:48:33     49s] *** Starting placeDesign default flow ***
[05/02 22:48:33     49s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/02 22:48:33     49s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[05/02 22:48:33     49s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[05/02 22:48:33     49s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[05/02 22:48:33     49s] <CMD> deleteBufferTree -decloneInv
[05/02 22:48:33     49s] *** Start deleteBufferTree ***
[05/02 22:48:33     49s] Info: Detect buffers to remove automatically.
[05/02 22:48:33     49s] Analyzing netlist ...
[05/02 22:48:33     49s] Updating netlist
[05/02 22:48:33     49s] 
[05/02 22:48:33     49s] *summary: 0 instances (buffers/inverters) removed
[05/02 22:48:33     49s] *** Finish deleteBufferTree (0:00:00.0) ***
[05/02 22:48:33     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:33     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:33     49s] Enhanced MH flow has been turned off for floorplan mode.
[05/02 22:48:33     49s] Deleted 0 physical inst  (cell - / prefix -).
[05/02 22:48:33     49s] *** Starting "NanoPlace(TM) placement v#13 (mem=982.7M)" ...
[05/02 22:48:33     49s] <CMD> setDelayCalMode -engine feDc
[05/02 22:48:33     49s] No user setting net weight.
[05/02 22:48:33     49s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[05/02 22:48:33     49s] Scan chains were not defined.
[05/02 22:48:33     49s] #std cell=28 (0 fixed + 28 movable) #block=0 (0 floating + 0 preplaced)
[05/02 22:48:33     49s] #ioInst=0 #net=48 #term=120 #term/net=2.50, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=16
[05/02 22:48:33     49s] stdCell: 28 single + 0 double + 0 multi
[05/02 22:48:33     49s] Total standard cell length = 0.1067 (mm), area = 0.0003 (mm^2)
[05/02 22:48:33     49s] OPERPROF: Starting SiteArrayInit at level 1, MEM:982.7M
[05/02 22:48:33     49s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:982.7M
[05/02 22:48:33     49s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:982.7M
[05/02 22:48:33     49s] Core basic site is gsclib090site
[05/02 22:48:33     49s] Estimated cell power/ground rail width = 0.408 um
[05/02 22:48:33     49s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 22:48:33     49s] Mark StBox On SiteArr starts
[05/02 22:48:33     49s] Mark StBox On SiteArr ends
[05/02 22:48:33     49s] spiAuditVddOnBottomForRows for llg="default" starts
[05/02 22:48:33     49s] spiAuditVddOnBottomForRows ends
[05/02 22:48:33     49s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.015, MEM:982.7M
[05/02 22:48:33     49s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:982.7M
[05/02 22:48:33     49s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.000, REAL:0.006, MEM:982.7M
[05/02 22:48:33     49s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.060, REAL:0.085, MEM:982.7M
[05/02 22:48:33     49s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.085, MEM:982.7M
[05/02 22:48:33     49s] Average module density = 0.692.
[05/02 22:48:33     49s] Density for the design = 0.692.
[05/02 22:48:33     49s]        = stdcell_area 368 sites (279 um^2) / alloc_area 532 sites (403 um^2).
[05/02 22:48:33     49s] Pin Density = 0.2256.
[05/02 22:48:33     49s]             = total # of pins 120 / total area 532.
[05/02 22:48:33     49s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 137.400
[05/02 22:48:33     49s] Initial padding increases density from 0.692 to 0.692 for top
[05/02 22:48:33     49s] === lastAutoLevel = 5 
[05/02 22:48:33     49s] [adp] 0:1:0:1
[05/02 22:48:33     49s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[05/02 22:48:34     49s] Iteration  1: Total net bbox = 6.626e+02 (4.74e+02 1.88e+02)
[05/02 22:48:34     49s]               Est.  stn bbox = 6.899e+02 (4.90e+02 2.00e+02)
[05/02 22:48:34     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 987.0M
[05/02 22:48:34     49s] Iteration  2: Total net bbox = 6.626e+02 (4.74e+02 1.88e+02)
[05/02 22:48:34     49s]               Est.  stn bbox = 6.899e+02 (4.90e+02 2.00e+02)
[05/02 22:48:34     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 987.0M
[05/02 22:48:34     49s] exp_mt_sequential is set from setPlaceMode option to 1
[05/02 22:48:34     49s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[05/02 22:48:34     49s] place_exp_mt_interval set to default 32
[05/02 22:48:34     49s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/02 22:48:34     49s] Iteration  3: Total net bbox = 5.736e+02 (3.90e+02 1.84e+02)
[05/02 22:48:34     49s]               Est.  stn bbox = 6.011e+02 (4.06e+02 1.95e+02)
[05/02 22:48:34     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 987.0M
[05/02 22:48:34     49s] Iteration  4: Total net bbox = 6.574e+02 (4.74e+02 1.83e+02)
[05/02 22:48:34     49s]               Est.  stn bbox = 6.885e+02 (4.94e+02 1.95e+02)
[05/02 22:48:34     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 987.0M
[05/02 22:48:34     49s] Iteration  5: Total net bbox = 6.886e+02 (5.10e+02 1.79e+02)
[05/02 22:48:34     49s]               Est.  stn bbox = 7.215e+02 (5.31e+02 1.91e+02)
[05/02 22:48:34     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 987.0M
[05/02 22:48:34     49s] Iteration  6: Total net bbox = 6.950e+02 (5.12e+02 1.83e+02)
[05/02 22:48:34     49s]               Est.  stn bbox = 7.280e+02 (5.34e+02 1.94e+02)
[05/02 22:48:34     49s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 988.0M
[05/02 22:48:34     49s] *** cost = 6.950e+02 (5.12e+02 1.83e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
[05/02 22:48:34     49s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[05/02 22:48:34     49s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[05/02 22:48:34     49s] *** End of Placement (cpu=0:00:00.1, real=0:00:01.0, mem=988.0M) ***
[05/02 22:48:34     49s] <CMD> setDelayCalMode -engine aae
[05/02 22:48:34     49s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/02 22:48:34     49s] <CMD> get_ccopt_clock_trees *
[05/02 22:48:34     49s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[05/02 22:48:34     49s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[05/02 22:48:34     49s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[05/02 22:48:34     49s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/02 22:48:34     49s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/02 22:48:34     49s] <CMD> setPlaceMode -reset -improveWithPsp
[05/02 22:48:34     49s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[05/02 22:48:34     49s] <CMD> getPlaceMode -congRepair -quiet
[05/02 22:48:34     49s] <CMD> getPlaceMode -fp -quiet
[05/02 22:48:34     49s] <CMD> getPlaceMode -nrgrAware -quiet
[05/02 22:48:34     49s] <CMD> getPlaceMode -fp -quiet
[05/02 22:48:34     49s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[05/02 22:48:34     49s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[05/02 22:48:34     49s] <CMD> getPlaceMode -user -congRepairMaxIter
[05/02 22:48:34     49s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/02 22:48:34     49s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[05/02 22:48:34     49s] <CMD> getPlaceMode -quiet -congEffort
[05/02 22:48:34     49s] <CMD> setPlaceMode -congRepairMaxIter 1
[05/02 22:48:34     49s] <CMD> getDesignMode -quiet -congEffort
[05/02 22:48:34     49s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/02 22:48:34     49s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[05/02 22:48:34     49s] <CMD> setPlaceMode -reset -congRepairMaxIter
[05/02 22:48:34     49s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[05/02 22:48:34     49s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/02 22:48:34     49s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[05/02 22:48:34     49s] *** Finishing placeDesign default flow ***
[05/02 22:48:34     49s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/02 22:48:34     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:34     49s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 988.0M **
[05/02 22:48:34     49s] <CMD> getPlaceMode -trimView -quiet
[05/02 22:48:34     49s] <CMD> getOptMode -quiet -viewOptPolishing
[05/02 22:48:34     49s] <CMD> getOptMode -quiet -fastViewOpt
[05/02 22:48:34     49s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[05/02 22:48:34     49s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[05/02 22:48:34     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:34     49s] <CMD> setExtractRCMode -engine preRoute
[05/02 22:48:34     49s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[05/02 22:48:34     49s] <CMD> setPlaceMode -reset -ignoreScan
[05/02 22:48:34     49s] <CMD> setPlaceMode -reset -repairPlace
[05/02 22:48:34     49s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/02 22:48:34     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:34     49s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/02 22:48:34     49s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[05/02 22:48:34     49s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[05/02 22:48:34     49s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/02 22:48:34     49s] <CMD> setPlaceMode -reset -expHiddenFastMode
[05/02 22:48:34     49s] <CMD> getPlaceMode -tcg2Pass -quiet
[05/02 22:48:34     49s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/02 22:48:34     49s] <CMD> getPlaceMode -fp -quiet
[05/02 22:48:34     49s] INFO: Finished place_design in floorplan mode - no legalization done.
[05/02 22:48:34     49s] 
[05/02 22:48:34     49s] <CMD> getPlaceMode -quickCTS -quiet
[05/02 22:48:34     49s] <CMD> set spgFlowInInitialPlace 0
[05/02 22:48:34     49s] <CMD> getPlaceMode -user -maxRouteLayer
[05/02 22:48:34     49s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[05/02 22:48:34     49s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[05/02 22:48:34     49s] <CMD> getDesignMode -quiet -flowEffort
[05/02 22:48:34     49s] <CMD> report_message -end_cmd
[05/02 22:48:34     49s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 22:48:34     49s] <CMD> um::create_snapshot -name final -auto min
[05/02 22:48:34     49s] <CMD> um::pop_snapshot_stack
[05/02 22:48:34     49s] <CMD> um::create_snapshot -name place_design
[05/02 22:48:34     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:39     49s] <CMD> setPlaceMode -fp true
[05/02 22:48:39     49s] <CMD> report_message -start_cmd
[05/02 22:48:39     49s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 22:48:39     49s] <CMD> getPlaceMode -user -maxRouteLayer
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[05/02 22:48:39     49s] <CMD> getPlaceMode -timingDriven -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -adaptive -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/02 22:48:39     49s] <CMD> getPlaceMode -ignoreScan -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -user -ignoreScan
[05/02 22:48:39     49s] <CMD> getPlaceMode -repairPlace -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -user -repairPlace
[05/02 22:48:39     49s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/02 22:48:39     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[05/02 22:48:39     49s] <CMD> um::push_snapshot_stack
[05/02 22:48:39     49s] <CMD> getDesignMode -quiet -flowEffort
[05/02 22:48:39     49s] <CMD> getDesignMode -highSpeedCore -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -adaptive
[05/02 22:48:39     49s] <CMD> set spgFlowInInitialPlace 1
[05/02 22:48:39     49s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -softGuide -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -useSdpGroup -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/02 22:48:39     49s] <CMD> getPlaceMode -sdpPlace -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -sdpPlace -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[05/02 22:48:39     49s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[05/02 22:48:39     49s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -place_check_library -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -trimView -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/02 22:48:39     49s] <CMD> getPlaceMode -congEffort -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/02 22:48:39     49s] <CMD> getPlaceMode -ignoreScan -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -user -ignoreScan
[05/02 22:48:39     49s] <CMD> getPlaceMode -repairPlace -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -user -repairPlace
[05/02 22:48:39     49s] <CMD> getPlaceMode -congEffort -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -fp -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -timingDriven -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -user -timingDriven
[05/02 22:48:39     49s] <CMD> getPlaceMode -fastFp -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -clusterMode -quiet
[05/02 22:48:39     49s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/02 22:48:39     49s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/02 22:48:39     49s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -forceTiming -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -fp -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -fp -quiet
[05/02 22:48:39     49s] <CMD> getExtractRCMode -quiet -engine
[05/02 22:48:39     49s] <CMD> getAnalysisMode -quiet -clkSrcPath
[05/02 22:48:39     49s] <CMD> getAnalysisMode -quiet -clockPropagation
[05/02 22:48:39     49s] <CMD> getAnalysisMode -quiet -cppr
[05/02 22:48:39     49s] <CMD> setExtractRCMode -engine preRoute
[05/02 22:48:39     49s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[05/02 22:48:39     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:39     49s] <CMD_INTERNAL> isAnalysisModeSetup
[05/02 22:48:39     49s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:39     49s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[05/02 22:48:39     49s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[05/02 22:48:39     49s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -expNewFastMode
[05/02 22:48:39     49s] <CMD> setPlaceMode -expHiddenFastMode 1
[05/02 22:48:39     49s] <CMD> setPlaceMode -reset -ignoreScan
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[05/02 22:48:39     49s] *** Starting placeDesign default flow ***
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[05/02 22:48:39     49s] <CMD> deleteBufferTree -decloneInv
[05/02 22:48:39     49s] *** Start deleteBufferTree ***
[05/02 22:48:39     49s] Info: Detect buffers to remove automatically.
[05/02 22:48:39     49s] Analyzing netlist ...
[05/02 22:48:39     49s] Updating netlist
[05/02 22:48:39     49s] 
[05/02 22:48:39     49s] *summary: 0 instances (buffers/inverters) removed
[05/02 22:48:39     49s] *** Finish deleteBufferTree (0:00:00.0) ***
[05/02 22:48:39     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:39     49s] Enhanced MH flow has been turned off for floorplan mode.
[05/02 22:48:39     49s] Deleted 0 physical inst  (cell - / prefix -).
[05/02 22:48:39     49s] *** Starting "NanoPlace(TM) placement v#13 (mem=992.8M)" ...
[05/02 22:48:39     49s] <CMD> setDelayCalMode -engine feDc
[05/02 22:48:39     49s] No user setting net weight.
[05/02 22:48:39     49s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[05/02 22:48:39     49s] Scan chains were not defined.
[05/02 22:48:39     49s] #std cell=28 (0 fixed + 28 movable) #block=0 (0 floating + 0 preplaced)
[05/02 22:48:39     49s] #ioInst=0 #net=48 #term=120 #term/net=2.50, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=16
[05/02 22:48:39     49s] stdCell: 28 single + 0 double + 0 multi
[05/02 22:48:39     49s] Total standard cell length = 0.1067 (mm), area = 0.0003 (mm^2)
[05/02 22:48:39     49s] OPERPROF: Starting SiteArrayInit at level 1, MEM:992.8M
[05/02 22:48:39     49s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:992.8M
[05/02 22:48:39     49s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:992.8M
[05/02 22:48:39     49s] Core basic site is gsclib090site
[05/02 22:48:39     49s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 22:48:39     49s] Mark StBox On SiteArr starts
[05/02 22:48:39     49s] Mark StBox On SiteArr ends
[05/02 22:48:39     49s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.010, REAL:0.008, MEM:992.8M
[05/02 22:48:39     49s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:992.8M
[05/02 22:48:39     49s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.000, REAL:0.000, MEM:992.8M
[05/02 22:48:39     49s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.010, REAL:0.008, MEM:992.8M
[05/02 22:48:39     49s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.010, REAL:0.009, MEM:992.8M
[05/02 22:48:39     49s] Average module density = 0.692.
[05/02 22:48:39     49s] Density for the design = 0.692.
[05/02 22:48:39     49s]        = stdcell_area 368 sites (279 um^2) / alloc_area 532 sites (403 um^2).
[05/02 22:48:39     49s] Pin Density = 0.2256.
[05/02 22:48:39     49s]             = total # of pins 120 / total area 532.
[05/02 22:48:39     49s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 137.400
[05/02 22:48:39     49s] Initial padding increases density from 0.692 to 0.692 for top
[05/02 22:48:39     49s] === lastAutoLevel = 5 
[05/02 22:48:39     49s] [adp] 0:1:0:1
[05/02 22:48:39     49s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[05/02 22:48:39     49s] Iteration  1: Total net bbox = 6.626e+02 (4.74e+02 1.88e+02)
[05/02 22:48:39     49s]               Est.  stn bbox = 6.899e+02 (4.90e+02 2.00e+02)
[05/02 22:48:39     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.8M
[05/02 22:48:39     49s] Iteration  2: Total net bbox = 6.626e+02 (4.74e+02 1.88e+02)
[05/02 22:48:39     49s]               Est.  stn bbox = 6.899e+02 (4.90e+02 2.00e+02)
[05/02 22:48:39     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.8M
[05/02 22:48:39     49s] Iteration  3: Total net bbox = 5.736e+02 (3.90e+02 1.84e+02)
[05/02 22:48:39     49s]               Est.  stn bbox = 6.011e+02 (4.06e+02 1.95e+02)
[05/02 22:48:39     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.8M
[05/02 22:48:39     49s] Iteration  4: Total net bbox = 6.574e+02 (4.74e+02 1.83e+02)
[05/02 22:48:39     49s]               Est.  stn bbox = 6.885e+02 (4.94e+02 1.95e+02)
[05/02 22:48:39     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.8M
[05/02 22:48:39     49s] Iteration  5: Total net bbox = 6.886e+02 (5.10e+02 1.79e+02)
[05/02 22:48:39     49s]               Est.  stn bbox = 7.215e+02 (5.31e+02 1.91e+02)
[05/02 22:48:39     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.8M
[05/02 22:48:39     49s] Iteration  6: Total net bbox = 6.950e+02 (5.12e+02 1.83e+02)
[05/02 22:48:39     49s]               Est.  stn bbox = 7.280e+02 (5.34e+02 1.94e+02)
[05/02 22:48:39     49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 990.8M
[05/02 22:48:39     49s] *** cost = 6.950e+02 (5.12e+02 1.83e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[05/02 22:48:39     49s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[05/02 22:48:39     49s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[05/02 22:48:39     49s] *** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=990.8M) ***
[05/02 22:48:39     49s] <CMD> setDelayCalMode -engine aae
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/02 22:48:39     49s] <CMD> get_ccopt_clock_trees *
[05/02 22:48:39     49s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[05/02 22:48:39     49s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/02 22:48:39     49s] <CMD> setPlaceMode -reset -improveWithPsp
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[05/02 22:48:39     49s] <CMD> getPlaceMode -congRepair -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -fp -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -nrgrAware -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -fp -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[05/02 22:48:39     49s] <CMD> getPlaceMode -user -congRepairMaxIter
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/02 22:48:39     49s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -congEffort
[05/02 22:48:39     49s] <CMD> setPlaceMode -congRepairMaxIter 1
[05/02 22:48:39     49s] <CMD> getDesignMode -quiet -congEffort
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/02 22:48:39     49s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[05/02 22:48:39     49s] <CMD> setPlaceMode -reset -congRepairMaxIter
[05/02 22:48:39     49s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/02 22:48:39     49s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[05/02 22:48:39     49s] *** Finishing placeDesign default flow ***
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/02 22:48:39     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:39     49s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 990.8M **
[05/02 22:48:39     49s] <CMD> getPlaceMode -trimView -quiet
[05/02 22:48:39     49s] <CMD> getOptMode -quiet -viewOptPolishing
[05/02 22:48:39     49s] <CMD> getOptMode -quiet -fastViewOpt
[05/02 22:48:39     49s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[05/02 22:48:39     49s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[05/02 22:48:39     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:39     49s] <CMD> setExtractRCMode -engine preRoute
[05/02 22:48:39     49s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[05/02 22:48:39     49s] <CMD> setPlaceMode -reset -ignoreScan
[05/02 22:48:39     49s] <CMD> setPlaceMode -reset -repairPlace
[05/02 22:48:39     49s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/02 22:48:39     49s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[05/02 22:48:39     49s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[05/02 22:48:39     49s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/02 22:48:39     49s] <CMD> setPlaceMode -reset -expHiddenFastMode
[05/02 22:48:39     49s] <CMD> getPlaceMode -tcg2Pass -quiet
[05/02 22:48:39     49s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/02 22:48:39     49s] <CMD> getPlaceMode -fp -quiet
[05/02 22:48:39     49s] INFO: Finished place_design in floorplan mode - no legalization done.
[05/02 22:48:39     49s] 
[05/02 22:48:39     49s] <CMD> remove_rf_constraint
[05/02 22:48:39     49s] <CMD> getPlaceMode -quickCTS -quiet
[05/02 22:48:39     49s] <CMD> set spgFlowInInitialPlace 0
[05/02 22:48:39     49s] <CMD> getPlaceMode -user -maxRouteLayer
[05/02 22:48:39     49s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[05/02 22:48:39     49s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[05/02 22:48:39     49s] <CMD> getDesignMode -quiet -flowEffort
[05/02 22:48:39     49s] <CMD> report_message -end_cmd
[05/02 22:48:39     49s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 22:48:39     49s] <CMD> um::create_snapshot -name final -auto min
[05/02 22:48:39     49s] <CMD> um::pop_snapshot_stack
[05/02 22:48:39     49s] <CMD> um::create_snapshot -name place_design
[05/02 22:48:39     49s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/02 22:48:46     50s] <CMD> create_ccopt_clock_tree_spec -immediate
[05/02 22:48:46     50s] Creating clock tree spec for modes (timing configs): Constraints
[05/02 22:48:46     50s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/02 22:48:46     50s] Creating Cell Server ...(0, 0, 0, 0)
[05/02 22:48:46     50s] Summary for sequential cells identification: 
[05/02 22:48:46     50s]   Identified SBFF number: 112
[05/02 22:48:46     50s]   Identified MBFF number: 0
[05/02 22:48:46     50s]   Identified SB Latch number: 0
[05/02 22:48:46     50s]   Identified MB Latch number: 0
[05/02 22:48:46     50s]   Not identified SBFF number: 8
[05/02 22:48:46     50s]   Not identified MBFF number: 0
[05/02 22:48:46     50s]   Not identified SB Latch number: 0
[05/02 22:48:46     50s]   Not identified MB Latch number: 0
[05/02 22:48:46     50s]   Number of sequential cells which are not FFs: 32
[05/02 22:48:46     50s] Creating Cell Server, finished. 
[05/02 22:48:46     50s] 
[05/02 22:48:46     50s]  Visiting view : Worst
[05/02 22:48:46     50s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000)
[05/02 22:48:46     50s]  Visiting view : Worst
[05/02 22:48:46     50s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000)
[05/02 22:48:46     50s]  Setting StdDelay to 30.30
[05/02 22:48:46     50s] Reset timing graph...
[05/02 22:48:46     50s] Ignoring AAE DB Resetting ...
[05/02 22:48:46     50s] Reset timing graph done.
[05/02 22:48:46     50s] Ignoring AAE DB Resetting ...
[05/02 22:48:46     50s] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
Reset timing graph...
[05/02 22:48:46     50s] Ignoring AAE DB Resetting ...
[05/02 22:48:46     50s] Reset timing graph done.
[05/02 22:48:46     50s] <CMD> ctd_win -id ctd_window
[05/02 22:48:48     50s] <CMD> create_ccopt_clock_tree_spec -immediate
[05/02 22:48:48     50s] Creating clock tree spec for modes (timing configs): Constraints
[05/02 22:48:48     50s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/02 22:48:48     50s] Reset timing graph...
[05/02 22:48:48     50s] Ignoring AAE DB Resetting ...
[05/02 22:48:48     50s] Reset timing graph done.
[05/02 22:48:48     50s] Ignoring AAE DB Resetting ...
[05/02 22:48:48     50s] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
Reset timing graph...
[05/02 22:48:48     50s] Ignoring AAE DB Resetting ...
[05/02 22:48:48     50s] Reset timing graph done.
[05/02 22:48:48     50s] <CMD> ctd_win -id ctd_window
[05/02 22:48:57     51s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/02 22:49:06     52s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/02 22:49:06     52s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[05/02 22:49:06     52s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 7
[05/02 22:49:06     52s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[05/02 22:49:06     52s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/02 22:49:06     52s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[05/02 22:49:06     52s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/02 22:49:06     52s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/02 22:49:06     52s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/02 22:49:06     52s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/02 22:49:06     52s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/02 22:49:06     52s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/02 22:49:06     52s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[05/02 22:49:06     52s] Running Native NanoRoute ...
[05/02 22:49:06     52s] <CMD> routeDesign -globalDetail
[05/02 22:49:06     52s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[05/02 22:49:06     52s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 873.81 (MB), peak = 873.82 (MB)
[05/02 22:49:06     52s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/02 22:49:06     52s] #default_rc_corner has no qx tech file defined
[05/02 22:49:06     52s] #No active RC corner or QRC tech file is missing.
[05/02 22:49:06     52s] #**INFO: setDesignMode -flowEffort standard
[05/02 22:49:06     52s] #**INFO: mulit-cut via swapping is disabled by user.
[05/02 22:49:06     52s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/02 22:49:06     52s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[05/02 22:49:06     52s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[05/02 22:49:06     52s] OPERPROF: Starting SiteArrayInit at level 1, MEM:996.8M
[05/02 22:49:06     52s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:996.8M
[05/02 22:49:06     52s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:996.8M
[05/02 22:49:06     52s] Core basic site is gsclib090site
[05/02 22:49:06     52s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.000, MEM:996.8M
[05/02 22:49:06     52s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.000, MEM:996.8M
[05/02 22:49:06     52s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.000, MEM:996.8M
[05/02 22:49:06     52s] Begin checking placement ... (start mem=996.8M, init mem=996.8M)
[05/02 22:49:06     52s] Not Placed on Placement Grid:	28
[05/02 22:49:06     52s] Overlapping with other instance:	26
[05/02 22:49:06     52s] Orientation Violation:	2
[05/02 22:49:06     52s] *info: Placed = 28            
[05/02 22:49:06     52s] *info: Unplaced = 0           
[05/02 22:49:06     52s] Placement Density:69.17%(279/403)
[05/02 22:49:06     52s] Placement Density (including fixed std cells):69.17%(279/403)
[05/02 22:49:06     52s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=996.8M)
[05/02 22:49:06     52s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[05/02 22:49:06     52s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[05/02 22:49:06     52s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[05/02 22:49:06     52s] #**INFO: honoring user setting for routeWithSiDriven set to false
[05/02 22:49:06     52s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/02 22:49:06     52s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/02 22:49:06     52s] 
[05/02 22:49:06     52s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/02 22:49:06     52s] *** Changed status on (0) nets in Clock.
[05/02 22:49:06     52s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=996.8M) ***
[05/02 22:49:06     52s] 
[05/02 22:49:06     52s] globalDetailRoute
[05/02 22:49:06     52s] 
[05/02 22:49:06     52s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/02 22:49:06     52s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/02 22:49:06     52s] #setNanoRouteMode -routeWithSiDriven false
[05/02 22:49:06     52s] #setNanoRouteMode -routeWithTimingDriven true
[05/02 22:49:06     52s] #Start globalDetailRoute on Thu May  2 22:49:06 2019
[05/02 22:49:06     52s] #
[05/02 22:49:06     52s] #Generating timing data, please wait...
[05/02 22:49:06     52s] #48 total nets, 0 already routed, 0 will ignore in trialRoute
[05/02 22:49:06     52s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 22:49:06     52s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 22:49:06     52s] **WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (104400,-120), lies outside of design boundary. Correct the wire routing and rerun extraction.
[05/02 22:49:06     52s] #Dump tif for version 2.1
[05/02 22:49:07     52s] AAE DB initialization (MEM=1058.07 CPU=0:00:00.1 REAL=0:00:01.0) 
[05/02 22:49:07     52s] Start AAE Lib Loading. (MEM=1058.07)
[05/02 22:49:07     52s] End AAE Lib Loading. (MEM=1258.35 CPU=0:00:00.0 Real=0:00:00.0)
[05/02 22:49:07     52s] End AAE Lib Interpolated Model. (MEM=1258.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 22:49:07     52s] First Iteration Infinite Tw... 
[05/02 22:49:07     52s] Total number of fetched objects 48
[05/02 22:49:07     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 22:49:07     52s] End delay calculation. (MEM=1289.53 CPU=0:00:00.0 REAL=0:00:00.0)
[05/02 22:49:07     52s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/02 22:49:07     52s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 904.84 (MB), peak = 1007.81 (MB)
[05/02 22:49:07     52s] #Done generating timing data.
[05/02 22:49:07     52s] #ERROR (NRIG-92) INSTANCE g128 is not placed on the manufacturing grid. All instances must be legally placed. Correct the placement before continuing.
[05/02 22:49:07     52s] #Cpu time = 00:00:00
[05/02 22:49:07     52s] #Elapsed time = 00:00:01
[05/02 22:49:07     52s] #Increased memory = 3.00 (MB)
[05/02 22:49:07     52s] #Total memory = 879.06 (MB)
[05/02 22:49:07     52s] #Peak memory = 1007.81 (MB)
[05/02 22:49:07     52s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Thu May  2 22:49:07 2019
[05/02 22:49:07     52s] #
[05/02 22:49:07     52s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 879.07 (MB), peak = 1007.81 (MB)
[05/02 22:49:07     52s] 
[05/02 22:49:07     52s] *** Summary of all messages that are not suppressed in this session:
[05/02 22:49:07     52s] Severity  ID               Count  Summary                                  
[05/02 22:49:07     52s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[05/02 22:49:07     52s] WARNING   IMPEXT-7040          1  A %s wire, passing through or close to l...
[05/02 22:49:07     52s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/02 22:49:07     52s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[05/02 22:49:07     52s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/02 22:49:07     52s] *** Message Summary: 5 warning(s), 0 error(s)
[05/02 22:49:07     52s] 
[05/02 22:49:07     52s] ### 
[05/02 22:49:07     52s] ###   Scalability Statistics
[05/02 22:49:07     52s] ### 
[05/02 22:49:07     52s] ### --------------------------------+----------------+----------------+----------------+
[05/02 22:49:07     52s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/02 22:49:07     52s] ### --------------------------------+----------------+----------------+----------------+
[05/02 22:49:07     52s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/02 22:49:07     52s] ###   Timing Data Generation        |        00:00:00|        00:00:01|             1.0|
[05/02 22:49:07     52s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/02 22:49:07     52s] ###   Entire Command                |        00:00:00|        00:00:01|             0.4|
[05/02 22:49:07     52s] ### --------------------------------+----------------+----------------+----------------+
[05/02 22:49:07     52s] ### 
[05/02 22:49:07     52s] 1
[05/02 22:49:08     52s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[05/02 22:49:08     52s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[05/02 22:49:08     52s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/02 22:49:08     53s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[05/02 22:49:08     53s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/02 22:49:08     53s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/02 22:49:08     53s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/02 22:49:08     53s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/02 22:49:08     53s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/02 22:49:08     53s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/02 22:49:08     53s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[05/02 22:49:08     53s] Running Native NanoRoute ...
[05/02 22:49:08     53s] <CMD> routeDesign -globalDetail
[05/02 22:49:08     53s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.21 (MB), peak = 1007.81 (MB)
[05/02 22:49:08     53s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/02 22:49:08     53s] #default_rc_corner has no qx tech file defined
[05/02 22:49:08     53s] #No active RC corner or QRC tech file is missing.
[05/02 22:49:08     53s] #**INFO: setDesignMode -flowEffort standard
[05/02 22:49:08     53s] #**INFO: mulit-cut via swapping is disabled by user.
[05/02 22:49:08     53s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/02 22:49:08     53s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[05/02 22:49:08     53s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[05/02 22:49:08     53s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1113.3M
[05/02 22:49:08     53s] OPERPROF:   Starting SiteArrayMainInit at level 2, MEM:1113.3M
[05/02 22:49:08     53s] OPERPROF:     Starting SiteArrayFPInit at level 3, MEM:1113.3M
[05/02 22:49:08     53s] Core basic site is gsclib090site
[05/02 22:49:08     53s] OPERPROF:     Finished SiteArrayFPInit at level 3, CPU:0.000, REAL:0.000, MEM:1113.3M
[05/02 22:49:08     53s] OPERPROF:   Finished SiteArrayMainInit at level 2, CPU:0.000, REAL:0.000, MEM:1113.3M
[05/02 22:49:08     53s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.000, REAL:0.000, MEM:1113.3M
[05/02 22:49:08     53s] Begin checking placement ... (start mem=1113.3M, init mem=1113.3M)
[05/02 22:49:08     53s] Not Placed on Placement Grid:	28
[05/02 22:49:08     53s] Overlapping with other instance:	26
[05/02 22:49:08     53s] Orientation Violation:	2
[05/02 22:49:08     53s] *info: Placed = 28            
[05/02 22:49:08     53s] *info: Unplaced = 0           
[05/02 22:49:08     53s] Placement Density:69.17%(279/403)
[05/02 22:49:08     53s] Placement Density (including fixed std cells):69.17%(279/403)
[05/02 22:49:08     53s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1113.3M)
[05/02 22:49:08     53s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[05/02 22:49:08     53s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[05/02 22:49:08     53s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[05/02 22:49:08     53s] #**INFO: honoring user setting for routeWithSiDriven set to false
[05/02 22:49:08     53s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/02 22:49:08     53s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/02 22:49:08     53s] 
[05/02 22:49:08     53s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/02 22:49:08     53s] *** Changed status on (0) nets in Clock.
[05/02 22:49:08     53s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1113.3M) ***
[05/02 22:49:08     53s] 
[05/02 22:49:08     53s] globalDetailRoute
[05/02 22:49:08     53s] 
[05/02 22:49:08     53s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/02 22:49:08     53s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/02 22:49:08     53s] #setNanoRouteMode -routeWithSiDriven false
[05/02 22:49:08     53s] #setNanoRouteMode -routeWithTimingDriven true
[05/02 22:49:08     53s] #Start globalDetailRoute on Thu May  2 22:49:08 2019
[05/02 22:49:08     53s] #
[05/02 22:49:08     53s] #Generating timing data, please wait...
[05/02 22:49:08     53s] #48 total nets, 0 already routed, 0 will ignore in trialRoute
[05/02 22:49:08     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 22:49:08     53s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 22:49:08     53s] **WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (104400,-120), lies outside of design boundary. Correct the wire routing and rerun extraction.
[05/02 22:49:08     53s] #Dump tif for version 2.1
[05/02 22:49:08     53s] End AAE Lib Interpolated Model. (MEM=1142.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 22:49:08     53s] Total number of fetched objects 48
[05/02 22:49:08     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 22:49:08     53s] End delay calculation. (MEM=1199.69 CPU=0:00:00.0 REAL=0:00:00.0)
[05/02 22:49:08     53s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/02 22:49:08     53s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 892.71 (MB), peak = 1007.81 (MB)
[05/02 22:49:08     53s] #Done generating timing data.
[05/02 22:49:08     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:49:08     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:49:08     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:49:08     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:49:08     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:49:08     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:49:08     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:49:08     53s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/02 22:49:08     53s] #ERROR (NRIG-92) INSTANCE g128 is not placed on the manufacturing grid. All instances must be legally placed. Correct the placement before continuing.
[05/02 22:49:08     53s] #Cpu time = 00:00:00
[05/02 22:49:08     53s] #Elapsed time = 00:00:00
[05/02 22:49:08     53s] #Increased memory = 4.10 (MB)
[05/02 22:49:08     53s] #Total memory = 883.40 (MB)
[05/02 22:49:08     53s] #Peak memory = 1007.81 (MB)
[05/02 22:49:08     53s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Thu May  2 22:49:08 2019
[05/02 22:49:08     53s] #
[05/02 22:49:08     53s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 883.40 (MB), peak = 1007.81 (MB)
[05/02 22:49:08     53s] 
[05/02 22:49:08     53s] *** Summary of all messages that are not suppressed in this session:
[05/02 22:49:08     53s] Severity  ID               Count  Summary                                  
[05/02 22:49:08     53s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[05/02 22:49:08     53s] WARNING   IMPEXT-7040          1  A %s wire, passing through or close to l...
[05/02 22:49:08     53s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/02 22:49:08     53s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[05/02 22:49:08     53s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/02 22:49:08     53s] *** Message Summary: 5 warning(s), 0 error(s)
[05/02 22:49:08     53s] 
[05/02 22:49:08     53s] ### 
[05/02 22:49:08     53s] ###   Scalability Statistics
[05/02 22:49:08     53s] ### 
[05/02 22:49:08     53s] ### --------------------------------+----------------+----------------+----------------+
[05/02 22:49:08     53s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/02 22:49:08     53s] ### --------------------------------+----------------+----------------+----------------+
[05/02 22:49:08     53s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/02 22:49:08     53s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/02 22:49:08     53s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/02 22:49:08     53s] ###   Entire Command                |        00:00:00|        00:00:00|             1.1|
[05/02 22:49:08     53s] ### --------------------------------+----------------+----------------+----------------+
[05/02 22:49:08     53s] ### 
[05/02 22:49:08     53s] 1
[05/02 22:50:13     58s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[05/02 22:50:28     60s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/02 22:50:28     60s] <CMD> optDesign -postRoute
[05/02 22:50:28     60s] **ERROR: (IMPOPT-608):	Design is not routed yet.
**ERROR: (IMPQTF-4044):	Error happens when execute '::Rda_Timing::Opt::apply' with error message: '1'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/02 22:50:29     60s] <CMD> optDesign -postRoute
[05/02 22:50:29     60s] **ERROR: (IMPOPT-608):	Design is not routed yet.
**ERROR: (IMPQTF-4044):	Error happens when execute '::Rda_Timing::Opt::apply' with error message: '1'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/02 22:50:30     60s] <CMD> optDesign -postRoute
[05/02 22:50:30     60s] **ERROR: (IMPOPT-608):	Design is not routed yet.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/02 22:50:32     60s] <CMD> optDesign -postRoute
[05/02 22:50:32     60s] **ERROR: (IMPOPT-608):	Design is not routed yet.
**ERROR: (IMPQTF-4044):	Error happens when execute '::Rda_Timing::Opt::apply' with error message: '1'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/02 22:50:33     60s] <CMD> optDesign -postRoute
[05/02 22:50:33     60s] **ERROR: (IMPOPT-608):	Design is not routed yet.
<CMD> saveNetlist Dadda.v
[05/02 22:51:04     63s] Writing Netlist "Dadda.v" ...
[05/02 22:51:12     64s] <CMD> saveDesign Dadda.enc
[05/02 22:51:12     64s] #% Begin save design ... (date=05/02 22:51:12, mem=885.1M)
[05/02 22:51:12     64s] % Begin Save netlist data ... (date=05/02 22:51:12, mem=886.3M)
[05/02 22:51:12     64s] Writing Binary DB to Dadda.enc.dat/Dadda.v.bin in single-threaded mode...
[05/02 22:51:12     64s] % End Save netlist data ... (date=05/02 22:51:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.4M, current mem=886.4M)
[05/02 22:51:12     64s] % Begin Save AAE data ... (date=05/02 22:51:12, mem=886.4M)
[05/02 22:51:12     64s] Saving AAE Data ...
[05/02 22:51:12     64s] % End Save AAE data ... (date=05/02 22:51:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.4M, current mem=886.4M)
[05/02 22:51:12     64s] Saving preference file Dadda.enc.dat/gui.pref.tcl ...
[05/02 22:51:12     64s] Saving mode setting ...
[05/02 22:51:12     64s] **ERROR: (IMPQTF-4044):	Error happens when execute '::Rda_Design::saveDesign:apply saveDesign' with error message: 'invalid command name "::ETS::save_globals"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> saveDesign Dadda.enc
[05/02 22:51:12     64s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 22:51:12     64s] % Begin save design ... (date=05/02 22:51:12, mem=886.9M)
[05/02 22:51:12     64s] % Begin Save netlist data ... (date=05/02 22:51:12, mem=886.9M)
[05/02 22:51:12     64s] Writing Binary DB to Dadda.enc.dat.tmp/Dadda.v.bin in single-threaded mode...
[05/02 22:51:12     64s] % End Save netlist data ... (date=05/02 22:51:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.9M, current mem=886.9M)
[05/02 22:51:12     64s] % Begin Save AAE data ... (date=05/02 22:51:12, mem=886.9M)
[05/02 22:51:12     64s] Saving AAE Data ...
[05/02 22:51:12     64s] % End Save AAE data ... (date=05/02 22:51:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.9M, current mem=886.9M)
[05/02 22:51:12     64s] Saving preference file Dadda.enc.dat.tmp/gui.pref.tcl ...
[05/02 22:51:12     64s] Saving mode setting ...
[05/02 22:51:13     64s] <CMD> saveDesign Dadda.enc
[05/02 22:51:13     64s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 22:51:13     64s] % Begin save design ... (date=05/02 22:51:13, mem=886.9M)
[05/02 22:51:13     64s] % Begin Save netlist data ... (date=05/02 22:51:13, mem=886.9M)
[05/02 22:51:13     64s] Writing Binary DB to Dadda.enc.dat.tmp/Dadda.v.bin in single-threaded mode...
[05/02 22:51:13     64s] % End Save netlist data ... (date=05/02 22:51:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.9M, current mem=886.9M)
[05/02 22:51:13     64s] % Begin Save AAE data ... (date=05/02 22:51:13, mem=886.9M)
[05/02 22:51:13     64s] Saving AAE Data ...
[05/02 22:51:13     64s] % End Save AAE data ... (date=05/02 22:51:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.9M, current mem=886.9M)
[05/02 22:51:13     64s] Saving preference file Dadda.enc.dat.tmp/gui.pref.tcl ...
[05/02 22:51:13     64s] Saving mode setting ...
[05/02 22:51:13     64s] <CMD> saveDesign Dadda.enc
[05/02 22:51:13     64s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 22:51:13     64s] % Begin save design ... (date=05/02 22:51:13, mem=886.9M)
[05/02 22:51:13     64s] % Begin Save netlist data ... (date=05/02 22:51:13, mem=886.9M)
[05/02 22:51:13     64s] Writing Binary DB to Dadda.enc.dat.tmp/Dadda.v.bin in single-threaded mode...
[05/02 22:51:13     64s] % End Save netlist data ... (date=05/02 22:51:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.9M, current mem=886.9M)
[05/02 22:51:13     64s] % Begin Save AAE data ... (date=05/02 22:51:13, mem=886.9M)
[05/02 22:51:13     64s] Saving AAE Data ...
[05/02 22:51:13     64s] % End Save AAE data ... (date=05/02 22:51:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.9M, current mem=886.9M)
[05/02 22:51:13     64s] Saving preference file Dadda.enc.dat.tmp/gui.pref.tcl ...
[05/02 22:51:13     64s] Saving mode setting ...
[05/02 22:51:14     64s] <CMD> saveDesign Dadda.enc
[05/02 22:51:14     64s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 22:51:14     64s] % Begin save design ... (date=05/02 22:51:14, mem=886.9M)
[05/02 22:51:14     64s] % Begin Save netlist data ... (date=05/02 22:51:14, mem=886.9M)
[05/02 22:51:14     64s] Writing Binary DB to Dadda.enc.dat.tmp/Dadda.v.bin in single-threaded mode...
[05/02 22:51:14     64s] % End Save netlist data ... (date=05/02 22:51:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.9M, current mem=886.9M)
[05/02 22:51:14     64s] % Begin Save AAE data ... (date=05/02 22:51:14, mem=886.9M)
[05/02 22:51:14     64s] Saving AAE Data ...
[05/02 22:51:14     64s] % End Save AAE data ... (date=05/02 22:51:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.9M, current mem=886.9M)
[05/02 22:51:14     64s] Saving preference file Dadda.enc.dat.tmp/gui.pref.tcl ...
[05/02 22:51:14     64s] Saving mode setting ...
[05/02 22:51:14     64s] **ERROR: (IMPQTF-4044):	Error happens when execute '::Rda_Design::saveDesign:apply saveDesign' with error message: 'invalid command name "::ETS::save_globals"'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
<CMD> saveDesign Dadda.enc
[05/02 22:51:14     64s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 22:51:14     64s] % Begin save design ... (date=05/02 22:51:14, mem=886.9M)
[05/02 22:51:14     64s] % Begin Save netlist data ... (date=05/02 22:51:14, mem=886.9M)
[05/02 22:51:14     64s] Writing Binary DB to Dadda.enc.dat.tmp/Dadda.v.bin in single-threaded mode...
[05/02 22:51:14     64s] % End Save netlist data ... (date=05/02 22:51:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.9M, current mem=886.9M)
[05/02 22:51:14     64s] % Begin Save AAE data ... (date=05/02 22:51:14, mem=886.9M)
[05/02 22:51:14     64s] Saving AAE Data ...
[05/02 22:51:14     64s] % End Save AAE data ... (date=05/02 22:51:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.9M, current mem=886.9M)
[05/02 22:51:14     64s] Saving preference file Dadda.enc.dat.tmp/gui.pref.tcl ...
[05/02 22:51:14     64s] Saving mode setting ...
[05/02 22:52:09     69s] <CMD> streamOut Dadda.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
[05/02 22:52:09     69s] Parse map file...
[05/02 22:52:09     69s] Writing GDSII file ...
[05/02 22:52:09     69s] 	****** db unit per micron = 2000 ******
[05/02 22:52:09     69s] 	****** output gds2 file unit per micron = 2000 ******
[05/02 22:52:09     69s] 	****** unit scaling factor = 1 ******
[05/02 22:52:09     69s] Output for instance
[05/02 22:52:09     69s] Output for bump
[05/02 22:52:09     69s] Output for physical terminals
[05/02 22:52:09     69s] Output for logical terminals
[05/02 22:52:09     69s] Output for regular nets
[05/02 22:52:09     69s] Output for special nets and metal fills
[05/02 22:52:09     69s] Output for via structure generation
[05/02 22:52:09     69s] Statistics for GDS generated (version 3)
[05/02 22:52:09     69s] ----------------------------------------
[05/02 22:52:09     69s] Stream Out Layer Mapping Information:
[05/02 22:52:09     69s] GDS Layer Number          GDS Layer Name
[05/02 22:52:09     69s] ----------------------------------------
[05/02 22:52:09     69s]     191                             COMP
[05/02 22:52:09     69s]     192                          DIEAREA
[05/02 22:52:09     69s]     1                               Cont
[05/02 22:52:09     69s]     2                               Cont
[05/02 22:52:09     69s]     5                               Cont
[05/02 22:52:09     69s]     3                               Cont
[05/02 22:52:09     69s]     4                               Cont
[05/02 22:52:09     69s]     6                               Cont
[05/02 22:52:09     69s]     7                               Cont
[05/02 22:52:09     69s]     8                             Metal1
[05/02 22:52:09     69s]     9                             Metal1
[05/02 22:52:09     69s]     10                            Metal1
[05/02 22:52:09     69s]     11                            Metal1
[05/02 22:52:09     69s]     14                            Metal1
[05/02 22:52:09     69s]     12                            Metal1
[05/02 22:52:09     69s]     13                            Metal1
[05/02 22:52:09     69s]     15                            Metal1
[05/02 22:52:09     69s]     16                            Metal1
[05/02 22:52:09     69s]     17                            Metal1
[05/02 22:52:09     69s]     22                              Via1
[05/02 22:52:09     69s]     23                              Via1
[05/02 22:52:09     69s]     26                              Via1
[05/02 22:52:09     69s]     24                              Via1
[05/02 22:52:09     69s]     25                              Via1
[05/02 22:52:09     69s]     27                              Via1
[05/02 22:52:09     69s]     28                              Via1
[05/02 22:52:09     69s]     29                            Metal2
[05/02 22:52:09     69s]     30                            Metal2
[05/02 22:52:09     69s]     31                            Metal2
[05/02 22:52:09     69s]     32                            Metal2
[05/02 22:52:09     69s]     35                            Metal2
[05/02 22:52:09     69s]     33                            Metal2
[05/02 22:52:09     69s]     34                            Metal2
[05/02 22:52:09     69s]     36                            Metal2
[05/02 22:52:09     69s]     37                            Metal2
[05/02 22:52:09     69s]     38                            Metal2
[05/02 22:52:09     69s]     43                              Via2
[05/02 22:52:09     69s]     44                              Via2
[05/02 22:52:09     69s]     47                              Via2
[05/02 22:52:09     69s]     45                              Via2
[05/02 22:52:09     69s]     46                              Via2
[05/02 22:52:09     69s]     48                              Via2
[05/02 22:52:09     69s]     49                              Via2
[05/02 22:52:09     69s]     50                            Metal3
[05/02 22:52:09     69s]     51                            Metal3
[05/02 22:52:09     69s]     52                            Metal3
[05/02 22:52:09     69s]     53                            Metal3
[05/02 22:52:09     69s]     56                            Metal3
[05/02 22:52:09     69s]     54                            Metal3
[05/02 22:52:09     69s]     55                            Metal3
[05/02 22:52:09     69s]     57                            Metal3
[05/02 22:52:09     69s]     58                            Metal3
[05/02 22:52:09     69s]     59                            Metal3
[05/02 22:52:09     69s]     64                              Via3
[05/02 22:52:09     69s]     65                              Via3
[05/02 22:52:09     69s]     68                              Via3
[05/02 22:52:09     69s]     66                              Via3
[05/02 22:52:09     69s]     67                              Via3
[05/02 22:52:09     69s]     69                              Via3
[05/02 22:52:09     69s]     70                              Via3
[05/02 22:52:09     69s]     71                            Metal4
[05/02 22:52:09     69s]     72                            Metal4
[05/02 22:52:09     69s]     73                            Metal4
[05/02 22:52:09     69s]     74                            Metal4
[05/02 22:52:09     69s]     77                            Metal4
[05/02 22:52:09     69s]     75                            Metal4
[05/02 22:52:09     69s]     76                            Metal4
[05/02 22:52:09     69s]     78                            Metal4
[05/02 22:52:09     69s]     79                            Metal4
[05/02 22:52:09     69s]     80                            Metal4
[05/02 22:52:09     69s]     85                              Via4
[05/02 22:52:09     69s]     86                              Via4
[05/02 22:52:09     69s]     89                              Via4
[05/02 22:52:09     69s]     87                              Via4
[05/02 22:52:09     69s]     88                              Via4
[05/02 22:52:09     69s]     90                              Via4
[05/02 22:52:09     69s]     91                              Via4
[05/02 22:52:09     69s]     92                            Metal5
[05/02 22:52:09     69s]     93                            Metal5
[05/02 22:52:09     69s]     94                            Metal5
[05/02 22:52:09     69s]     95                            Metal5
[05/02 22:52:09     69s]     98                            Metal5
[05/02 22:52:09     69s]     96                            Metal5
[05/02 22:52:09     69s]     97                            Metal5
[05/02 22:52:09     69s]     99                            Metal5
[05/02 22:52:09     69s]     100                           Metal5
[05/02 22:52:09     69s]     101                           Metal5
[05/02 22:52:09     69s]     106                             Via5
[05/02 22:52:09     69s]     107                             Via5
[05/02 22:52:09     69s]     110                             Via5
[05/02 22:52:09     69s]     108                             Via5
[05/02 22:52:09     69s]     109                             Via5
[05/02 22:52:09     69s]     111                             Via5
[05/02 22:52:09     69s]     112                             Via5
[05/02 22:52:09     69s]     113                           Metal6
[05/02 22:52:09     69s]     114                           Metal6
[05/02 22:52:09     69s]     115                           Metal6
[05/02 22:52:09     69s]     116                           Metal6
[05/02 22:52:09     69s]     119                           Metal6
[05/02 22:52:09     69s]     117                           Metal6
[05/02 22:52:09     69s]     118                           Metal6
[05/02 22:52:09     69s]     120                           Metal6
[05/02 22:52:09     69s]     121                           Metal6
[05/02 22:52:09     69s]     122                           Metal6
[05/02 22:52:09     69s]     127                             Via6
[05/02 22:52:09     69s]     128                             Via6
[05/02 22:52:09     69s]     131                             Via6
[05/02 22:52:09     69s]     129                             Via6
[05/02 22:52:09     69s]     130                             Via6
[05/02 22:52:09     69s]     132                             Via6
[05/02 22:52:09     69s]     133                             Via6
[05/02 22:52:09     69s]     134                           Metal7
[05/02 22:52:09     69s]     135                           Metal7
[05/02 22:52:09     69s]     136                           Metal7
[05/02 22:52:09     69s]     137                           Metal7
[05/02 22:52:09     69s]     140                           Metal7
[05/02 22:52:09     69s]     138                           Metal7
[05/02 22:52:09     69s]     139                           Metal7
[05/02 22:52:09     69s]     141                           Metal7
[05/02 22:52:09     69s]     142                           Metal7
[05/02 22:52:09     69s]     143                           Metal7
[05/02 22:52:09     69s]     148                             Via7
[05/02 22:52:09     69s]     149                             Via7
[05/02 22:52:09     69s]     152                             Via7
[05/02 22:52:09     69s]     150                             Via7
[05/02 22:52:09     69s]     151                             Via7
[05/02 22:52:09     69s]     153                             Via7
[05/02 22:52:09     69s]     154                             Via7
[05/02 22:52:09     69s]     155                           Metal8
[05/02 22:52:09     69s]     156                           Metal8
[05/02 22:52:09     69s]     157                           Metal8
[05/02 22:52:09     69s]     158                           Metal8
[05/02 22:52:09     69s]     161                           Metal8
[05/02 22:52:09     69s]     159                           Metal8
[05/02 22:52:09     69s]     160                           Metal8
[05/02 22:52:09     69s]     162                           Metal8
[05/02 22:52:09     69s]     163                           Metal8
[05/02 22:52:09     69s]     164                           Metal8
[05/02 22:52:09     69s]     169                             Via8
[05/02 22:52:09     69s]     170                             Via8
[05/02 22:52:09     69s]     173                             Via8
[05/02 22:52:09     69s]     171                             Via8
[05/02 22:52:09     69s]     172                             Via8
[05/02 22:52:09     69s]     174                             Via8
[05/02 22:52:09     69s]     175                             Via8
[05/02 22:52:09     69s]     176                           Metal9
[05/02 22:52:09     69s]     177                           Metal9
[05/02 22:52:09     69s]     178                           Metal9
[05/02 22:52:09     69s]     179                           Metal9
[05/02 22:52:09     69s]     182                           Metal9
[05/02 22:52:09     69s]     180                           Metal9
[05/02 22:52:09     69s]     181                           Metal9
[05/02 22:52:09     69s]     183                           Metal9
[05/02 22:52:09     69s]     184                           Metal9
[05/02 22:52:09     69s]     185                           Metal9
[05/02 22:52:09     69s]     18                            Metal1
[05/02 22:52:09     69s]     19                            Metal1
[05/02 22:52:09     69s]     20                            Metal1
[05/02 22:52:09     69s]     21                            Metal1
[05/02 22:52:09     69s]     39                            Metal2
[05/02 22:52:09     69s]     40                            Metal2
[05/02 22:52:09     69s]     41                            Metal2
[05/02 22:52:09     69s]     42                            Metal2
[05/02 22:52:09     69s]     60                            Metal3
[05/02 22:52:09     69s]     61                            Metal3
[05/02 22:52:09     69s]     62                            Metal3
[05/02 22:52:09     69s]     63                            Metal3
[05/02 22:52:09     69s]     81                            Metal4
[05/02 22:52:09     69s]     82                            Metal4
[05/02 22:52:09     69s]     83                            Metal4
[05/02 22:52:09     69s]     84                            Metal4
[05/02 22:52:09     69s]     102                           Metal5
[05/02 22:52:09     69s]     103                           Metal5
[05/02 22:52:09     69s]     104                           Metal5
[05/02 22:52:09     69s]     105                           Metal5
[05/02 22:52:09     69s]     123                           Metal6
[05/02 22:52:09     69s]     124                           Metal6
[05/02 22:52:09     69s]     125                           Metal6
[05/02 22:52:09     69s]     126                           Metal6
[05/02 22:52:09     69s]     144                           Metal7
[05/02 22:52:09     69s]     145                           Metal7
[05/02 22:52:09     69s]     146                           Metal7
[05/02 22:52:09     69s]     147                           Metal7
[05/02 22:52:09     69s]     165                           Metal8
[05/02 22:52:09     69s]     166                           Metal8
[05/02 22:52:09     69s]     167                           Metal8
[05/02 22:52:09     69s]     168                           Metal8
[05/02 22:52:09     69s]     186                           Metal9
[05/02 22:52:09     69s]     187                           Metal9
[05/02 22:52:09     69s]     188                           Metal9
[05/02 22:52:09     69s]     189                           Metal9
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] Stream Out Information Processed for GDS version 3:
[05/02 22:52:09     69s] Units: 2000 DBU
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] Object                             Count
[05/02 22:52:09     69s] ----------------------------------------
[05/02 22:52:09     69s] Instances                             28
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] Ports/Pins                            16
[05/02 22:52:09     69s]     metal layer Metal1                16
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] Nets                                   0
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s]     Via Instances                      0
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] Special Nets                          47
[05/02 22:52:09     69s]     metal layer Metal1                15
[05/02 22:52:09     69s]     metal layer Metal8                16
[05/02 22:52:09     69s]     metal layer Metal9                16
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s]     Via Instances                     94
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] Metal Fills                            0
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s]     Via Instances                      0
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] Metal FillOPCs                         0
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s]     Via Instances                      0
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] Text                                  18
[05/02 22:52:09     69s]     metal layer Metal1                17
[05/02 22:52:09     69s]     metal layer Metal9                 1
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] Blockages                              0
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] Custom Text                            0
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] Custom Box                             0
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] Trim Metal                             0
[05/02 22:52:09     69s] 
[05/02 22:52:09     69s] ######Streamout is finished!
[05/02 22:52:10     69s] <CMD> streamOut Dadda.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
[05/02 22:52:10     69s] Parse map file...
[05/02 22:52:10     69s] Writing GDSII file ...
[05/02 22:52:10     69s] 	****** db unit per micron = 2000 ******
[05/02 22:52:10     69s] 	****** output gds2 file unit per micron = 2000 ******
[05/02 22:52:10     69s] 	****** unit scaling factor = 1 ******
[05/02 22:52:10     69s] Output for instance
[05/02 22:52:10     69s] Output for bump
[05/02 22:52:10     69s] Output for physical terminals
[05/02 22:52:10     69s] Output for logical terminals
[05/02 22:52:10     69s] Output for regular nets
[05/02 22:52:10     69s] Output for special nets and metal fills
[05/02 22:52:10     69s] Output for via structure generation
[05/02 22:52:10     69s] Statistics for GDS generated (version 3)
[05/02 22:52:10     69s] ----------------------------------------
[05/02 22:52:10     69s] Stream Out Layer Mapping Information:
[05/02 22:52:10     69s] GDS Layer Number          GDS Layer Name
[05/02 22:52:10     69s] ----------------------------------------
[05/02 22:52:10     69s]     191                             COMP
[05/02 22:52:10     69s]     192                          DIEAREA
[05/02 22:52:10     69s]     1                               Cont
[05/02 22:52:10     69s]     2                               Cont
[05/02 22:52:10     69s]     5                               Cont
[05/02 22:52:10     69s]     3                               Cont
[05/02 22:52:10     69s]     4                               Cont
[05/02 22:52:10     69s]     6                               Cont
[05/02 22:52:10     69s]     7                               Cont
[05/02 22:52:10     69s]     8                             Metal1
[05/02 22:52:10     69s]     9                             Metal1
[05/02 22:52:10     69s]     10                            Metal1
[05/02 22:52:10     69s]     11                            Metal1
[05/02 22:52:10     69s]     14                            Metal1
[05/02 22:52:10     69s]     12                            Metal1
[05/02 22:52:10     69s]     13                            Metal1
[05/02 22:52:10     69s]     15                            Metal1
[05/02 22:52:10     69s]     16                            Metal1
[05/02 22:52:10     69s]     17                            Metal1
[05/02 22:52:10     69s]     22                              Via1
[05/02 22:52:10     69s]     23                              Via1
[05/02 22:52:10     69s]     26                              Via1
[05/02 22:52:10     69s]     24                              Via1
[05/02 22:52:10     69s]     25                              Via1
[05/02 22:52:10     69s]     27                              Via1
[05/02 22:52:10     69s]     28                              Via1
[05/02 22:52:10     69s]     29                            Metal2
[05/02 22:52:10     69s]     30                            Metal2
[05/02 22:52:10     69s]     31                            Metal2
[05/02 22:52:10     69s]     32                            Metal2
[05/02 22:52:10     69s]     35                            Metal2
[05/02 22:52:10     69s]     33                            Metal2
[05/02 22:52:10     69s]     34                            Metal2
[05/02 22:52:10     69s]     36                            Metal2
[05/02 22:52:10     69s]     37                            Metal2
[05/02 22:52:10     69s]     38                            Metal2
[05/02 22:52:10     69s]     43                              Via2
[05/02 22:52:10     69s]     44                              Via2
[05/02 22:52:10     69s]     47                              Via2
[05/02 22:52:10     69s]     45                              Via2
[05/02 22:52:10     69s]     46                              Via2
[05/02 22:52:10     69s]     48                              Via2
[05/02 22:52:10     69s]     49                              Via2
[05/02 22:52:10     69s]     50                            Metal3
[05/02 22:52:10     69s]     51                            Metal3
[05/02 22:52:10     69s]     52                            Metal3
[05/02 22:52:10     69s]     53                            Metal3
[05/02 22:52:10     69s]     56                            Metal3
[05/02 22:52:10     69s]     54                            Metal3
[05/02 22:52:10     69s]     55                            Metal3
[05/02 22:52:10     69s]     57                            Metal3
[05/02 22:52:10     69s]     58                            Metal3
[05/02 22:52:10     69s]     59                            Metal3
[05/02 22:52:10     69s]     64                              Via3
[05/02 22:52:10     69s]     65                              Via3
[05/02 22:52:10     69s]     68                              Via3
[05/02 22:52:10     69s]     66                              Via3
[05/02 22:52:10     69s]     67                              Via3
[05/02 22:52:10     69s]     69                              Via3
[05/02 22:52:10     69s]     70                              Via3
[05/02 22:52:10     69s]     71                            Metal4
[05/02 22:52:10     69s]     72                            Metal4
[05/02 22:52:10     69s]     73                            Metal4
[05/02 22:52:10     69s]     74                            Metal4
[05/02 22:52:10     69s]     77                            Metal4
[05/02 22:52:10     69s]     75                            Metal4
[05/02 22:52:10     69s]     76                            Metal4
[05/02 22:52:10     69s]     78                            Metal4
[05/02 22:52:10     69s]     79                            Metal4
[05/02 22:52:10     69s]     80                            Metal4
[05/02 22:52:10     69s]     85                              Via4
[05/02 22:52:10     69s]     86                              Via4
[05/02 22:52:10     69s]     89                              Via4
[05/02 22:52:10     69s]     87                              Via4
[05/02 22:52:10     69s]     88                              Via4
[05/02 22:52:10     69s]     90                              Via4
[05/02 22:52:10     69s]     91                              Via4
[05/02 22:52:10     69s]     92                            Metal5
[05/02 22:52:10     69s]     93                            Metal5
[05/02 22:52:10     69s]     94                            Metal5
[05/02 22:52:10     69s]     95                            Metal5
[05/02 22:52:10     69s]     98                            Metal5
[05/02 22:52:10     69s]     96                            Metal5
[05/02 22:52:10     69s]     97                            Metal5
[05/02 22:52:10     69s]     99                            Metal5
[05/02 22:52:10     69s]     100                           Metal5
[05/02 22:52:10     69s]     101                           Metal5
[05/02 22:52:10     69s]     106                             Via5
[05/02 22:52:10     69s]     107                             Via5
[05/02 22:52:10     69s]     110                             Via5
[05/02 22:52:10     69s]     108                             Via5
[05/02 22:52:10     69s]     109                             Via5
[05/02 22:52:10     69s]     111                             Via5
[05/02 22:52:10     69s]     112                             Via5
[05/02 22:52:10     69s]     113                           Metal6
[05/02 22:52:10     69s]     114                           Metal6
[05/02 22:52:10     69s]     115                           Metal6
[05/02 22:52:10     69s]     116                           Metal6
[05/02 22:52:10     69s]     119                           Metal6
[05/02 22:52:10     69s]     117                           Metal6
[05/02 22:52:10     69s]     118                           Metal6
[05/02 22:52:10     69s]     120                           Metal6
[05/02 22:52:10     69s]     121                           Metal6
[05/02 22:52:10     69s]     122                           Metal6
[05/02 22:52:10     69s]     127                             Via6
[05/02 22:52:10     69s]     128                             Via6
[05/02 22:52:10     69s]     131                             Via6
[05/02 22:52:10     69s]     129                             Via6
[05/02 22:52:10     69s]     130                             Via6
[05/02 22:52:10     69s]     132                             Via6
[05/02 22:52:10     69s]     133                             Via6
[05/02 22:52:10     69s]     134                           Metal7
[05/02 22:52:10     69s]     135                           Metal7
[05/02 22:52:10     69s]     136                           Metal7
[05/02 22:52:10     69s]     137                           Metal7
[05/02 22:52:10     69s]     140                           Metal7
[05/02 22:52:10     69s]     138                           Metal7
[05/02 22:52:10     69s]     139                           Metal7
[05/02 22:52:10     69s]     141                           Metal7
[05/02 22:52:10     69s]     142                           Metal7
[05/02 22:52:10     69s]     143                           Metal7
[05/02 22:52:10     69s]     148                             Via7
[05/02 22:52:10     69s]     149                             Via7
[05/02 22:52:10     69s]     152                             Via7
[05/02 22:52:10     69s]     150                             Via7
[05/02 22:52:10     69s]     151                             Via7
[05/02 22:52:10     69s]     153                             Via7
[05/02 22:52:10     69s]     154                             Via7
[05/02 22:52:10     69s]     155                           Metal8
[05/02 22:52:10     69s]     156                           Metal8
[05/02 22:52:10     69s]     157                           Metal8
[05/02 22:52:10     69s]     158                           Metal8
[05/02 22:52:10     69s]     161                           Metal8
[05/02 22:52:10     69s]     159                           Metal8
[05/02 22:52:10     69s]     160                           Metal8
[05/02 22:52:10     69s]     162                           Metal8
[05/02 22:52:10     69s]     163                           Metal8
[05/02 22:52:10     69s]     164                           Metal8
[05/02 22:52:10     69s]     169                             Via8
[05/02 22:52:10     69s]     170                             Via8
[05/02 22:52:10     69s]     173                             Via8
[05/02 22:52:10     69s]     171                             Via8
[05/02 22:52:10     69s]     172                             Via8
[05/02 22:52:10     69s]     174                             Via8
[05/02 22:52:10     69s]     175                             Via8
[05/02 22:52:10     69s]     176                           Metal9
[05/02 22:52:10     69s]     177                           Metal9
[05/02 22:52:10     69s]     178                           Metal9
[05/02 22:52:10     69s]     179                           Metal9
[05/02 22:52:10     69s]     182                           Metal9
[05/02 22:52:10     69s]     180                           Metal9
[05/02 22:52:10     69s]     181                           Metal9
[05/02 22:52:10     69s]     183                           Metal9
[05/02 22:52:10     69s]     184                           Metal9
[05/02 22:52:10     69s]     185                           Metal9
[05/02 22:52:10     69s]     18                            Metal1
[05/02 22:52:10     69s]     19                            Metal1
[05/02 22:52:10     69s]     20                            Metal1
[05/02 22:52:10     69s]     21                            Metal1
[05/02 22:52:10     69s]     39                            Metal2
[05/02 22:52:10     69s]     40                            Metal2
[05/02 22:52:10     69s]     41                            Metal2
[05/02 22:52:10     69s]     42                            Metal2
[05/02 22:52:10     69s]     60                            Metal3
[05/02 22:52:10     69s]     61                            Metal3
[05/02 22:52:10     69s]     62                            Metal3
[05/02 22:52:10     69s]     63                            Metal3
[05/02 22:52:10     69s]     81                            Metal4
[05/02 22:52:10     69s]     82                            Metal4
[05/02 22:52:10     69s]     83                            Metal4
[05/02 22:52:10     69s]     84                            Metal4
[05/02 22:52:10     69s]     102                           Metal5
[05/02 22:52:10     69s]     103                           Metal5
[05/02 22:52:10     69s]     104                           Metal5
[05/02 22:52:10     69s]     105                           Metal5
[05/02 22:52:10     69s]     123                           Metal6
[05/02 22:52:10     69s]     124                           Metal6
[05/02 22:52:10     69s]     125                           Metal6
[05/02 22:52:10     69s]     126                           Metal6
[05/02 22:52:10     69s]     144                           Metal7
[05/02 22:52:10     69s]     145                           Metal7
[05/02 22:52:10     69s]     146                           Metal7
[05/02 22:52:10     69s]     147                           Metal7
[05/02 22:52:10     69s]     165                           Metal8
[05/02 22:52:10     69s]     166                           Metal8
[05/02 22:52:10     69s]     167                           Metal8
[05/02 22:52:10     69s]     168                           Metal8
[05/02 22:52:10     69s]     186                           Metal9
[05/02 22:52:10     69s]     187                           Metal9
[05/02 22:52:10     69s]     188                           Metal9
[05/02 22:52:10     69s]     189                           Metal9
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] Stream Out Information Processed for GDS version 3:
[05/02 22:52:10     69s] Units: 2000 DBU
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] Object                             Count
[05/02 22:52:10     69s] ----------------------------------------
[05/02 22:52:10     69s] Instances                             28
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] Ports/Pins                            16
[05/02 22:52:10     69s]     metal layer Metal1                16
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] Nets                                   0
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s]     Via Instances                      0
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] Special Nets                          47
[05/02 22:52:10     69s]     metal layer Metal1                15
[05/02 22:52:10     69s]     metal layer Metal8                16
[05/02 22:52:10     69s]     metal layer Metal9                16
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s]     Via Instances                     94
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] Metal Fills                            0
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s]     Via Instances                      0
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] Metal FillOPCs                         0
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s]     Via Instances                      0
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] Text                                  18
[05/02 22:52:10     69s]     metal layer Metal1                17
[05/02 22:52:10     69s]     metal layer Metal8                 1
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] Blockages                              0
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] Custom Text                            0
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] Custom Box                             0
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] Trim Metal                             0
[05/02 22:52:10     69s] 
[05/02 22:52:10     69s] ######Streamout is finished!
[05/02 22:52:35     72s] <CMD> pan 14.800 10.367
[05/02 22:52:36     72s] <CMD> pan 1.916 -4.215
[05/02 22:52:40     73s] <CMD> selectMarker 29.1580 12.2190 32.9280 13.5240 -1 12 88
[05/02 22:52:40     73s] <CMD> deselectAll
[05/02 22:52:40     73s] <CMD> selectMarker 29.1580 12.2190 32.9280 13.5240 -1 12 88
[05/02 22:55:04     85s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[05/02 22:55:05     85s] Innovus terminated by user interrupt.
[05/02 22:55:05     85s] 
[05/02 22:55:05     85s] *** Memory Usage v#1 (Current mem = 1121.281M, initial mem = 240.363M) ***
[05/02 22:55:05     85s] 
[05/02 22:55:05     85s] *** Summary of all messages that are not suppressed in this session:
[05/02 22:55:05     85s] Severity  ID               Count  Summary                                  
[05/02 22:55:05     85s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[05/02 22:55:05     85s] WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
[05/02 22:55:05     85s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[05/02 22:55:05     85s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/02 22:55:05     85s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/02 22:55:05     85s] ERROR     IMPLF-223          103  The LEF via '%s' has been defined and fo...
[05/02 22:55:05     85s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[05/02 22:55:05     85s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[05/02 22:55:05     85s] WARNING   IMPFP-325            3  Floorplan of the design is resized. All ...
[05/02 22:55:05     85s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/02 22:55:05     85s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[05/02 22:55:05     85s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[05/02 22:55:05     85s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[05/02 22:55:05     85s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[05/02 22:55:05     85s] WARNING   IMPEXT-7040          2  A %s wire, passing through or close to l...
[05/02 22:55:05     85s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[05/02 22:55:05     85s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[05/02 22:55:05     85s] ERROR     IMPSYT-6729          1  %s                                       
[05/02 22:55:05     85s] ERROR     IMPSYT-16038         2  The specified file '%s' could not be fou...
[05/02 22:55:05     85s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[05/02 22:55:05     85s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[05/02 22:55:05     85s] ERROR     IMPDB-1216           1  The global net '%s' specified in the glo...
[05/02 22:55:05     85s] WARNING   IMPPP-170            8  The power planner failed to create a wir...
[05/02 22:55:05     85s] WARNING   IMPSR-468            8  Cannot find any standard cell pin connec...
[05/02 22:55:05     85s] WARNING   IMPSR-1253           4  Cannot find any standard cell pin connec...
[05/02 22:55:05     85s] WARNING   IMPSR-1254           4  Cannot find any block pin of net %s. Che...
[05/02 22:55:05     85s] WARNING   IMPSR-1256           4  Cannot find any CORE class pad pin of ne...
[05/02 22:55:05     85s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[05/02 22:55:05     85s] ERROR     IMPOPT-608           5  Design is not routed yet.                
[05/02 22:55:05     85s] ERROR     IMPCCOPT-4082        2  No timing clocks found therefore cannot ...
[05/02 22:55:05     85s] WARNING   IMPTCM-77            7  Option "%s" for command %s is obsolete a...
[05/02 22:55:05     85s] ERROR     IMPQTF-4044          5  Error happens when execute '%s' with err...
[05/02 22:55:05     85s] ERROR     IMPIMEX-7327         1  The file '%s' from the init_lef_file var...
[05/02 22:55:05     85s] ERROR     TCLCMD-265           2  No matching clock found for '%s'         
[05/02 22:55:05     85s] WARNING   TCLCMD-513           8  The software could not find a matching o...
[05/02 22:55:05     85s] ERROR     TCLCMD-917          11  Cannot find '%s' that match '%s'         
[05/02 22:55:05     85s] ERROR     TCLCMD-1109          1  Could not find source for %s command     
[05/02 22:55:05     85s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/02 22:55:05     85s] *** Message Summary: 1626 warning(s), 134 error(s)
[05/02 22:55:05     85s] 
[05/02 22:55:05     85s] --- Ending "Innovus" (totcpu=0:01:25, real=0:13:22, mem=1121.3M) ---
