Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan  4 17:37:13 2023
| Host         : DESKTOP-LA8ISAJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_trans_top_timing_summary_routed.rpt -pb hdmi_trans_top_timing_summary_routed.pb -rpx hdmi_trans_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_trans_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.928        0.000                      0                  212        0.157        0.000                      0                  212       -0.245       -1.234                       9                   156  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clock  {0.000 3.368}        6.737           148.438         
  clk_out2_clock  {0.000 0.674}        1.347           742.188         
  clkfbout_clock  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clock        1.928        0.000                      0                  212        0.157        0.000                      0                  212        2.868        0.000                       0                   142  
  clk_out2_clock                                                                                                                                                   -0.245       -1.234                       9                    10  
  clkfbout_clock                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.748ns (37.723%)  route 2.886ns (62.277%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 5.770 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.566    -0.497    inst_vga_shift/clk_out1
    SLICE_X106Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.348    -0.149 r  inst_vga_shift/cnt_h_reg[8]/Q
                         net (fo=9, routed)           0.692     0.544    inst_vga_shift/cnt_h_reg_n_0_[8]
    SLICE_X108Y64        LUT3 (Prop_lut3_I0_O)        0.242     0.786 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.496     1.282    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.105     1.387 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.419     1.805    inst_vga_shift/cnt_v
    SLICE_X111Y58        LUT5 (Prop_lut5_I3_O)        0.105     1.910 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.131     3.041    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X107Y54        LUT2 (Prop_lut2_I1_O)        0.105     3.146 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.148     3.294    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.774 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.774    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.872 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.872    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.137 r  inst_vga_shift/y_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.137    inst_vga_shift/y_reg[8]_i_1_n_6
    SLICE_X106Y56        FDRE                                         r  inst_vga_shift/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.413     5.770    inst_vga_shift/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_vga_shift/y_reg[9]/C
                         clock pessimism              0.449     6.219    
                         clock uncertainty           -0.214     6.006    
    SLICE_X106Y56        FDRE (Setup_fdre_C_D)        0.059     6.065    inst_vga_shift/y_reg[9]
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.743ns (37.656%)  route 2.886ns (62.344%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 5.770 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.566    -0.497    inst_vga_shift/clk_out1
    SLICE_X106Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.348    -0.149 r  inst_vga_shift/cnt_h_reg[8]/Q
                         net (fo=9, routed)           0.692     0.544    inst_vga_shift/cnt_h_reg_n_0_[8]
    SLICE_X108Y64        LUT3 (Prop_lut3_I0_O)        0.242     0.786 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.496     1.282    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.105     1.387 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.419     1.805    inst_vga_shift/cnt_v
    SLICE_X111Y58        LUT5 (Prop_lut5_I3_O)        0.105     1.910 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.131     3.041    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X107Y54        LUT2 (Prop_lut2_I1_O)        0.105     3.146 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.148     3.294    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.774 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.774    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.872 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.872    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.132 r  inst_vga_shift/y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.132    inst_vga_shift/y_reg[8]_i_1_n_4
    SLICE_X106Y56        FDRE                                         r  inst_vga_shift/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.413     5.770    inst_vga_shift/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_vga_shift/y_reg[11]/C
                         clock pessimism              0.449     6.219    
                         clock uncertainty           -0.214     6.006    
    SLICE_X106Y56        FDRE (Setup_fdre_C_D)        0.059     6.065    inst_vga_shift/y_reg[11]
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 inst_vga_shift/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 2.395ns (52.554%)  route 2.162ns (47.446%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 5.769 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.573    -0.490    inst_vga_shift/clk_out1
    SLICE_X106Y54        FDRE                                         r  inst_vga_shift/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y54        FDRE (Prop_fdre_C_Q)         0.379    -0.111 f  inst_vga_shift/y_reg[3]/Q
                         net (fo=7, routed)           0.407     0.297    inst_vga_shift/y_reg[3]
    SLICE_X111Y55        LUT1 (Prop_lut1_I0_O)        0.105     0.402 r  inst_vga_shift/rgb3_carry_i_12/O
                         net (fo=1, routed)           0.000     0.402    inst_vga_shift/rgb3_carry_i_12_n_0
    SLICE_X111Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.859 r  inst_vga_shift/rgb3_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.859    inst_vga_shift/rgb3_carry_i_10_n_0
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.957 r  inst_vga_shift/rgb3_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.957    inst_vga_shift/rgb3_carry_i_9_n_0
    SLICE_X111Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.222 r  inst_vga_shift/rgb3_carry__0_i_7/O[1]
                         net (fo=2, routed)           0.659     1.880    inst_vga_shift/rgb4[11]
    SLICE_X110Y56        LUT4 (Prop_lut4_I0_O)        0.250     2.130 r  inst_vga_shift/rgb3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.130    inst_vga_shift/rgb3_carry__0_i_5_n_0
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     2.605 f  inst_vga_shift/rgb3_carry__0/CO[2]
                         net (fo=2, routed)           0.576     3.182    inst_vga_shift/rgb3
    SLICE_X110Y62        LUT4 (Prop_lut4_I2_O)        0.261     3.443 f  inst_vga_shift/rgb[16]_i_2/O
                         net (fo=4, routed)           0.520     3.963    inst_vga_shift/rgb[16]_i_2_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I4_O)        0.105     4.068 r  inst_vga_shift/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000     4.068    inst_vga_shift/rgb[8]_i_1_n_0
    SLICE_X110Y62        FDRE                                         r  inst_vga_shift/rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.412     5.769    inst_vga_shift/clk_out1
    SLICE_X110Y62        FDRE                                         r  inst_vga_shift/rgb_reg[8]/C
                         clock pessimism              0.413     6.182    
                         clock uncertainty           -0.214     5.969    
    SLICE_X110Y62        FDRE (Setup_fdre_C_D)        0.032     6.001    inst_vga_shift/rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          6.001    
                         arrival time                          -4.068    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.683ns (36.837%)  route 2.886ns (63.163%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 5.770 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.566    -0.497    inst_vga_shift/clk_out1
    SLICE_X106Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.348    -0.149 r  inst_vga_shift/cnt_h_reg[8]/Q
                         net (fo=9, routed)           0.692     0.544    inst_vga_shift/cnt_h_reg_n_0_[8]
    SLICE_X108Y64        LUT3 (Prop_lut3_I0_O)        0.242     0.786 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.496     1.282    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.105     1.387 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.419     1.805    inst_vga_shift/cnt_v
    SLICE_X111Y58        LUT5 (Prop_lut5_I3_O)        0.105     1.910 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.131     3.041    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X107Y54        LUT2 (Prop_lut2_I1_O)        0.105     3.146 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.148     3.294    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.774 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.774    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.872 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.872    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.072 r  inst_vga_shift/y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.072    inst_vga_shift/y_reg[8]_i_1_n_5
    SLICE_X106Y56        FDRE                                         r  inst_vga_shift/y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.413     5.770    inst_vga_shift/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_vga_shift/y_reg[10]/C
                         clock pessimism              0.449     6.219    
                         clock uncertainty           -0.214     6.006    
    SLICE_X106Y56        FDRE (Setup_fdre_C_D)        0.059     6.065    inst_vga_shift/y_reg[10]
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.664ns (36.574%)  route 2.886ns (63.426%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 5.770 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.566    -0.497    inst_vga_shift/clk_out1
    SLICE_X106Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.348    -0.149 r  inst_vga_shift/cnt_h_reg[8]/Q
                         net (fo=9, routed)           0.692     0.544    inst_vga_shift/cnt_h_reg_n_0_[8]
    SLICE_X108Y64        LUT3 (Prop_lut3_I0_O)        0.242     0.786 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.496     1.282    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.105     1.387 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.419     1.805    inst_vga_shift/cnt_v
    SLICE_X111Y58        LUT5 (Prop_lut5_I3_O)        0.105     1.910 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.131     3.041    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X107Y54        LUT2 (Prop_lut2_I1_O)        0.105     3.146 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.148     3.294    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.774 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.774    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.872 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.872    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X106Y56        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.053 r  inst_vga_shift/y_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.053    inst_vga_shift/y_reg[8]_i_1_n_7
    SLICE_X106Y56        FDRE                                         r  inst_vga_shift/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.413     5.770    inst_vga_shift/clk_out1
    SLICE_X106Y56        FDRE                                         r  inst_vga_shift/y_reg[8]/C
                         clock pessimism              0.449     6.219    
                         clock uncertainty           -0.214     6.006    
    SLICE_X106Y56        FDRE (Setup_fdre_C_D)        0.059     6.065    inst_vga_shift/y_reg[8]
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.650ns (36.378%)  route 2.886ns (63.622%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 5.770 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.566    -0.497    inst_vga_shift/clk_out1
    SLICE_X106Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.348    -0.149 r  inst_vga_shift/cnt_h_reg[8]/Q
                         net (fo=9, routed)           0.692     0.544    inst_vga_shift/cnt_h_reg_n_0_[8]
    SLICE_X108Y64        LUT3 (Prop_lut3_I0_O)        0.242     0.786 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.496     1.282    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.105     1.387 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.419     1.805    inst_vga_shift/cnt_v
    SLICE_X111Y58        LUT5 (Prop_lut5_I3_O)        0.105     1.910 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.131     3.041    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X107Y54        LUT2 (Prop_lut2_I1_O)        0.105     3.146 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.148     3.294    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.774 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.774    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.039 r  inst_vga_shift/y_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.039    inst_vga_shift/y_reg[4]_i_1_n_6
    SLICE_X106Y55        FDRE                                         r  inst_vga_shift/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.413     5.770    inst_vga_shift/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_vga_shift/y_reg[5]/C
                         clock pessimism              0.449     6.219    
                         clock uncertainty           -0.214     6.006    
    SLICE_X106Y55        FDRE (Setup_fdre_C_D)        0.059     6.065    inst_vga_shift/y_reg[5]
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.645ns (36.308%)  route 2.886ns (63.692%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 5.770 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.566    -0.497    inst_vga_shift/clk_out1
    SLICE_X106Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.348    -0.149 r  inst_vga_shift/cnt_h_reg[8]/Q
                         net (fo=9, routed)           0.692     0.544    inst_vga_shift/cnt_h_reg_n_0_[8]
    SLICE_X108Y64        LUT3 (Prop_lut3_I0_O)        0.242     0.786 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.496     1.282    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.105     1.387 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.419     1.805    inst_vga_shift/cnt_v
    SLICE_X111Y58        LUT5 (Prop_lut5_I3_O)        0.105     1.910 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.131     3.041    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X107Y54        LUT2 (Prop_lut2_I1_O)        0.105     3.146 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.148     3.294    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.774 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.774    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.034 r  inst_vga_shift/y_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.034    inst_vga_shift/y_reg[4]_i_1_n_4
    SLICE_X106Y55        FDRE                                         r  inst_vga_shift/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.413     5.770    inst_vga_shift/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_vga_shift/y_reg[7]/C
                         clock pessimism              0.449     6.219    
                         clock uncertainty           -0.214     6.006    
    SLICE_X106Y55        FDRE (Setup_fdre_C_D)        0.059     6.065    inst_vga_shift/y_reg[7]
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 inst_vga_shift/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 2.259ns (50.930%)  route 2.176ns (49.070%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 5.767 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.571    -0.492    inst_vga_shift/clk_out1
    SLICE_X110Y63        FDRE                                         r  inst_vga_shift/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.379    -0.113 f  inst_vga_shift/x_reg[2]/Q
                         net (fo=6, routed)           0.510     0.397    inst_vga_shift/x_reg[2]
    SLICE_X112Y63        LUT1 (Prop_lut1_I0_O)        0.105     0.502 r  inst_vga_shift/i__carry_i_15/O
                         net (fo=1, routed)           0.000     0.502    inst_vga_shift/i__carry_i_15_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.946 r  inst_vga_shift/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.946    inst_vga_shift/i__carry_i_10_n_0
    SLICE_X112Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.145 r  inst_vga_shift/i__carry_i_9/O[2]
                         net (fo=2, routed)           0.663     1.809    inst_vga_shift/rgb5[7]
    SLICE_X113Y63        LUT4 (Prop_lut4_I0_O)        0.244     2.053 r  inst_vga_shift/i__carry_i_5/O
                         net (fo=1, routed)           0.000     2.053    inst_vga_shift/i__carry_i_5_n_0
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.385 r  inst_vga_shift/rgb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.385    inst_vga_shift/rgb4_inferred__0/i__carry_n_0
    SLICE_X113Y64        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.575 r  inst_vga_shift/rgb4_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.588     3.163    inst_vga_shift/rgb48_in
    SLICE_X110Y62        LUT4 (Prop_lut4_I1_O)        0.261     3.424 r  inst_vga_shift/rgb[16]_i_2/O
                         net (fo=4, routed)           0.415     3.839    inst_vga_shift/rgb[16]_i_2_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I0_O)        0.105     3.944 r  inst_vga_shift/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     3.944    inst_vga_shift/rgb[0]_i_1_n_0
    SLICE_X109Y62        FDRE                                         r  inst_vga_shift/rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410     5.767    inst_vga_shift/clk_out1
    SLICE_X109Y62        FDRE                                         r  inst_vga_shift/rgb_reg[0]/C
                         clock pessimism              0.413     6.180    
                         clock uncertainty           -0.214     5.967    
    SLICE_X109Y62        FDRE (Setup_fdre_C_D)        0.030     5.997    inst_vga_shift/rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -3.944    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.585ns (35.453%)  route 2.886ns (64.547%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 5.770 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.566    -0.497    inst_vga_shift/clk_out1
    SLICE_X106Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.348    -0.149 r  inst_vga_shift/cnt_h_reg[8]/Q
                         net (fo=9, routed)           0.692     0.544    inst_vga_shift/cnt_h_reg_n_0_[8]
    SLICE_X108Y64        LUT3 (Prop_lut3_I0_O)        0.242     0.786 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=2, routed)           0.496     1.282    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.105     1.387 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.419     1.805    inst_vga_shift/cnt_v
    SLICE_X111Y58        LUT5 (Prop_lut5_I3_O)        0.105     1.910 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          1.131     3.041    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X107Y54        LUT2 (Prop_lut2_I1_O)        0.105     3.146 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.148     3.294    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.774 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.774    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X106Y55        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.974 r  inst_vga_shift/y_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.974    inst_vga_shift/y_reg[4]_i_1_n_5
    SLICE_X106Y55        FDRE                                         r  inst_vga_shift/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.413     5.770    inst_vga_shift/clk_out1
    SLICE_X106Y55        FDRE                                         r  inst_vga_shift/y_reg[6]/C
                         clock pessimism              0.449     6.219    
                         clock uncertainty           -0.214     6.006    
    SLICE_X106Y55        FDRE (Setup_fdre_C_D)        0.059     6.065    inst_vga_shift/y_reg[6]
  -------------------------------------------------------------------
                         required time                          6.065    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 inst_vga_shift/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 2.259ns (50.861%)  route 2.182ns (49.139%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 5.767 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.571    -0.492    inst_vga_shift/clk_out1
    SLICE_X110Y63        FDRE                                         r  inst_vga_shift/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.379    -0.113 f  inst_vga_shift/x_reg[2]/Q
                         net (fo=6, routed)           0.510     0.397    inst_vga_shift/x_reg[2]
    SLICE_X112Y63        LUT1 (Prop_lut1_I0_O)        0.105     0.502 r  inst_vga_shift/i__carry_i_15/O
                         net (fo=1, routed)           0.000     0.502    inst_vga_shift/i__carry_i_15_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     0.946 r  inst_vga_shift/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.946    inst_vga_shift/i__carry_i_10_n_0
    SLICE_X112Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.145 r  inst_vga_shift/i__carry_i_9/O[2]
                         net (fo=2, routed)           0.663     1.809    inst_vga_shift/rgb5[7]
    SLICE_X113Y63        LUT4 (Prop_lut4_I0_O)        0.244     2.053 r  inst_vga_shift/i__carry_i_5/O
                         net (fo=1, routed)           0.000     2.053    inst_vga_shift/i__carry_i_5_n_0
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.385 r  inst_vga_shift/rgb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.385    inst_vga_shift/rgb4_inferred__0/i__carry_n_0
    SLICE_X113Y64        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.575 r  inst_vga_shift/rgb4_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.588     3.163    inst_vga_shift/rgb48_in
    SLICE_X110Y62        LUT4 (Prop_lut4_I1_O)        0.261     3.424 r  inst_vga_shift/rgb[16]_i_2/O
                         net (fo=4, routed)           0.421     3.845    inst_vga_shift/rgb[16]_i_2_n_0
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.105     3.950 r  inst_vga_shift/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000     3.950    inst_vga_shift/rgb[9]_i_1_n_0
    SLICE_X108Y62        FDRE                                         r  inst_vga_shift/rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.063 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     9.067    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     2.825 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.280    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     4.357 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410     5.767    inst_vga_shift/clk_out1
    SLICE_X108Y62        FDRE                                         r  inst_vga_shift/rgb_reg[9]/C
                         clock pessimism              0.413     6.180    
                         clock uncertainty           -0.214     5.967    
    SLICE_X108Y62        FDRE (Setup_fdre_C_D)        0.076     6.043    inst_vga_shift/rgb_reg[9]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                  2.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.243%)  route 0.124ns (46.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.632    -0.588    inst_vga_shift/clk_out1
    SLICE_X109Y62        FDRE                                         r  inst_vga_shift/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  inst_vga_shift/rgb_reg[0]/Q
                         net (fo=5, routed)           0.124    -0.323    inst_hdmi_trans/inst_encode_chn_b/D[0]
    SLICE_X113Y62        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.904    -0.825    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X113Y62        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/C
                         clock pessimism              0.276    -0.550    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.070    -0.480    inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/din_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.860%)  route 0.142ns (50.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.629    -0.591    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X109Y67        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[1]/Q
                         net (fo=8, routed)           0.142    -0.308    inst_hdmi_trans/inst_encode_chn_g/p_0_in5_in
    SLICE_X110Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.899    -0.830    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X110Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[4]/C
                         clock pessimism              0.276    -0.555    
    SLICE_X110Y68        FDRE (Hold_fdre_C_D)         0.070    -0.485    inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.914%)  route 0.147ns (44.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.633    -0.587    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X113Y62        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/Q
                         net (fo=9, routed)           0.147    -0.299    inst_hdmi_trans/inst_encode_chn_b/q_m_2
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.254 r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.254    inst_hdmi_trans/inst_encode_chn_b/q_m_reg[8]_i_1__0_n_0
    SLICE_X112Y61        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.906    -0.823    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X112Y61        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[8]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.449    inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.580%)  route 0.149ns (44.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.633    -0.587    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X113Y62        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/Q
                         net (fo=9, routed)           0.149    -0.297    inst_hdmi_trans/inst_encode_chn_b/q_m_2
    SLICE_X112Y61        LUT6 (Prop_lut6_I3_O)        0.045    -0.252 r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.252    inst_hdmi_trans/inst_encode_chn_b/q_m_1
    SLICE_X112Y61        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.906    -0.823    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X112Y61        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.449    inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.912%)  route 0.134ns (39.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.634    -0.586    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X112Y61        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  inst_hdmi_trans/inst_encode_chn_b/n1d_reg[0]/Q
                         net (fo=5, routed)           0.134    -0.287    inst_hdmi_trans/inst_encode_chn_b/n1d[0]
    SLICE_X112Y60        LUT6 (Prop_lut6_I1_O)        0.045    -0.242 r  inst_hdmi_trans/inst_encode_chn_b/n1q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.242    inst_hdmi_trans/inst_encode_chn_b/n1q_m[3]_i_1__0_n_0
    SLICE_X112Y60        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.906    -0.823    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X112Y60        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[3]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.121    -0.449    inst_hdmi_trans/inst_encode_chn_b/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.559%)  route 0.136ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.634    -0.586    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X112Y61        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  inst_hdmi_trans/inst_encode_chn_b/n1d_reg[0]/Q
                         net (fo=5, routed)           0.136    -0.285    inst_hdmi_trans/inst_encode_chn_b/n1d[0]
    SLICE_X112Y60        LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  inst_hdmi_trans/inst_encode_chn_b/n0q_m[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.240    inst_hdmi_trans/inst_encode_chn_b/n0q_m[2]_i_1__0_n_0
    SLICE_X112Y60        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.906    -0.823    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X112Y60        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[2]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.121    -0.449    inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.380%)  route 0.162ns (46.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.629    -0.591    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X109Y67        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/Q
                         net (fo=10, routed)          0.162    -0.287    inst_hdmi_trans/inst_encode_chn_g/q_m_2
    SLICE_X111Y68        LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  inst_hdmi_trans/inst_encode_chn_g/n0q_m[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    inst_hdmi_trans/inst_encode_chn_g/n0q_m[1]_i_1_n_0
    SLICE_X111Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.899    -0.830    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y68        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[1]/C
                         clock pessimism              0.276    -0.555    
    SLICE_X111Y68        FDRE (Hold_fdre_C_D)         0.091    -0.464    inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.560%)  route 0.190ns (57.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.629    -0.591    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X109Y67        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/Q
                         net (fo=10, routed)          0.190    -0.259    inst_hdmi_trans/inst_encode_chn_g/q_m_2
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.898    -0.831    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[0]/C
                         clock pessimism              0.276    -0.556    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.070    -0.486    inst_hdmi_trans/inst_encode_chn_g/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 inst_vga_shift/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/vpg_vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.823%)  route 0.173ns (48.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.634    -0.586    inst_vga_shift/clk_out1
    SLICE_X109Y57        FDRE                                         r  inst_vga_shift/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  inst_vga_shift/cnt_v_reg[6]/Q
                         net (fo=10, routed)          0.173    -0.272    inst_vga_shift/cnt_v_reg[6]
    SLICE_X111Y58        LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  inst_vga_shift/vpg_vs_i_1/O
                         net (fo=1, routed)           0.000    -0.227    inst_vga_shift/vpg_vs_i_1_n_0
    SLICE_X111Y58        FDRE                                         r  inst_vga_shift/vpg_vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.907    -0.822    inst_vga_shift/clk_out1
    SLICE_X111Y58        FDRE                                         r  inst_vga_shift/vpg_vs_reg/C
                         clock pessimism              0.276    -0.547    
    SLICE_X111Y58        FDRE (Hold_fdre_C_D)         0.091    -0.456    inst_vga_shift/vpg_vs_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.245%)  route 0.157ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.633    -0.587    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X111Y62        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/Q
                         net (fo=1, routed)           0.157    -0.288    inst_hdmi_trans/inst_encode_chn_b/c1_q_reg_n_0
    SLICE_X111Y62        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.904    -0.825    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X111Y62        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/C
                         clock pessimism              0.239    -0.587    
    SLICE_X111Y62        FDRE (Hold_fdre_C_D)         0.061    -0.526    inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         6.737       5.144      BUFGCTRL_X0Y16   inst_clock/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y70     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y69     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y72     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y71     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y76     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y75     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y68     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         6.737       5.266      OLOGIC_X1Y67     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.737       5.488      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X107Y63    inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X110Y69    inst_hdmi_trans/inst_encode_chn_g/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y69    inst_hdmi_trans/inst_encode_chn_g/dout_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y69    inst_hdmi_trans/inst_encode_chn_g/dout_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y69    inst_hdmi_trans/inst_encode_chn_g/dout_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X106Y63    inst_vga_shift/cnt_h_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X106Y63    inst_vga_shift/cnt_h_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X106Y63    inst_vga_shift/cnt_h_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X106Y64    inst_vga_shift/cnt_h_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X106Y64    inst_vga_shift/cnt_h_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X113Y57    inst_hdmi_trans/inst_encode_chn_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X113Y57    inst_hdmi_trans/inst_encode_chn_b/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X112Y57    inst_hdmi_trans/inst_encode_chn_b/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y58    inst_vga_shift/vpg_vs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X111Y58    inst_vga_shift/vpg_vs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X107Y63    inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X107Y63    inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X112Y61    inst_hdmi_trans/inst_encode_chn_b/n1d_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X112Y61    inst_hdmi_trans/inst_encode_chn_b/n1d_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X113Y61    inst_hdmi_trans/inst_encode_chn_b/n1d_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out2_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.245ns,  Total Violation       -1.234ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.347       -0.245     BUFGCTRL_X0Y17   inst_clock/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y70     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y69     inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y72     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y71     inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y76     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y75     inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y68     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y67     inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y18   inst_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y1  inst_clock/inst/mmcm_adv_inst/CLKFBOUT



