Warning (10268): Verilog HDL information at pulse_count.v(43): always construct contains both blocking and non-blocking assignments File: E:/prime_for_FPGA/Lite/demo/pulse_count/pulse_count.v Line: 43
