# 🚀 VSD RISC-V Reference SoC Design: RTL-to-GDSII Flow

This repository documents my weekly learning journey through the **RTL-to-GDSII implementation flow** of a RISC-V-based System-on-Chip (SoC) design, conducted as part of the reference tapeout program in collaboration with:

## 🤝 Collaborating Organizations
- **🏢 VLSI System Design (VSD) Corp**
- **🎓 IIT Gandhinagar** 
- **⚡ Synopsys**
- **🔬 SCL Mohali**

## 🛠️ Toolchain & Verification Status

| Tool | Purpose | Status |
|------|---------|--------|
| 🧠 **Yosys** | RTL Synthesis & Logic Optimization | ✅ Verified |
| 📟 **Iverilog** | Verilog Simulation & Compilation | ✅ Verified |
| 📊 **GTKWave** | Waveform Viewer & Analysis | ✅ Verified |
| ⚡ **Ngspice** | Analog & Mixed-Signal Simulation | ✅ Verified |
| 🎨 **Magic** | VLSI Layout Design & DRC Verification | ✅ Verified |

---


