

================================================================
== Vivado HLS Report for 'convolution'
================================================================
* Date:           Sun Jan  5 12:28:17 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        convolution.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.91|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|   52|   53|   53|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row     |   51|   51|        17|          -|          -|     3|    no    |
        | + Col    |   15|   15|         5|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: tmp (4)  [1/1] 0.00ns
:0  %tmp = alloca i32

ST_1: StgValue_9 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %k) nounwind, !map !14

ST_1: StgValue_10 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %wdw) nounwind, !map !20

ST_1: StgValue_11 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %res) nounwind, !map !24

ST_1: StgValue_12 (8)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @convolution_str) nounwind

ST_1: StgValue_13 (9)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:9
:5  call void @_ssdm_op_Write.ap_auto.i32P(i32* %res, i32 0) nounwind

ST_1: StgValue_14 (10)  [1/1] 1.59ns
:6  store i32 0, i32* %tmp

ST_1: StgValue_15 (11)  [1/1] 1.59ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:10
:7  br label %1


 <State 2>: 4.52ns
ST_2: i (13)  [1/1] 0.00ns
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %5 ]

ST_2: i_cast2_cast (14)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:10
:1  %i_cast2_cast = zext i2 %i to i5

ST_2: tmp_7 (15)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:10
:2  %tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

ST_2: p_shl_cast (16)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:3  %p_shl_cast = zext i4 %tmp_7 to i5

ST_2: tmp_8 (17)  [1/1] 2.35ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:4  %tmp_8 = sub i5 %p_shl_cast, %i_cast2_cast

ST_2: exitcond1 (18)  [1/1] 2.07ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:10
:5  %exitcond1 = icmp eq i2 %i, -1

ST_2: empty (19)  [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_2: i_1 (20)  [1/1] 2.17ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:10
:7  %i_1 = add i2 %i, 1

ST_2: StgValue_24 (21)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:10
:8  br i1 %exitcond1, label %6, label %2

ST_2: StgValue_25 (23)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:11
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_2: tmp_3 (24)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:11
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

ST_2: tmp_1 (25)  [1/1] 2.17ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:2  %tmp_1 = sub i2 -2, %i

ST_2: tmp_1_cast_cast (26)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:3  %tmp_1_cast_cast = zext i2 %tmp_1 to i5

ST_2: tmp_9 (27)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:4  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_1, i2 0)

ST_2: p_shl1_cast (28)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:5  %p_shl1_cast = zext i4 %tmp_9 to i5

ST_2: tmp_s (29)  [1/1] 2.35ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:6  %tmp_s = sub i5 %p_shl1_cast, %tmp_1_cast_cast

ST_2: StgValue_32 (30)  [1/1] 1.59ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:12
:7  br label %3

ST_2: StgValue_33 (60)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:19
:0  ret void


 <State 3>: 6.83ns
ST_3: j (32)  [1/1] 0.00ns
:0  %j = phi i2 [ 0, %2 ], [ %j_1, %4 ]

ST_3: j_cast1_cast (33)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:1  %j_cast1_cast = zext i2 %j to i5

ST_3: tmp_2 (34)  [1/1] 2.33ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:2  %tmp_2 = add i5 %tmp_8, %j_cast1_cast

ST_3: tmp_11_cast (35)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:3  %tmp_11_cast = sext i5 %tmp_2 to i32

ST_3: wdw_addr (36)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:4  %wdw_addr = getelementptr [9 x i32]* %wdw, i32 0, i32 %tmp_11_cast

ST_3: exitcond (37)  [1/1] 2.07ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:12
:5  %exitcond = icmp eq i2 %j, -1

ST_3: empty_2 (38)  [1/1] 0.00ns
:6  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_3: j_1 (39)  [1/1] 2.17ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:12
:7  %j_1 = add i2 %j, 1

ST_3: StgValue_42 (40)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:12
:8  br i1 %exitcond, label %5, label %4

ST_3: tmp_4 (44)  [1/1] 2.17ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:2  %tmp_4 = sub i2 -2, %j

ST_3: tmp_4_cast_cast (45)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:3  %tmp_4_cast_cast = zext i2 %tmp_4 to i5

ST_3: tmp_10 (46)  [1/1] 2.33ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:4  %tmp_10 = add i5 %tmp_s, %tmp_4_cast_cast

ST_3: tmp_12_cast (47)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:5  %tmp_12_cast = sext i5 %tmp_10 to i32

ST_3: k_addr (48)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:6  %k_addr = getelementptr [9 x i32]* %k, i32 0, i32 %tmp_12_cast

ST_3: k_load (49)  [2/2] 2.32ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:7  %k_load = load i32* %k_addr, align 4

ST_3: wdw_load (50)  [2/2] 2.32ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:8  %wdw_load = load i32* %wdw_addr, align 4

ST_3: empty_3 (57)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:17
:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_3) nounwind

ST_3: StgValue_51 (58)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:10
:1  br label %1


 <State 4>: 2.32ns
ST_4: k_load (49)  [1/2] 2.32ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:7  %k_load = load i32* %k_addr, align 4

ST_4: wdw_load (50)  [1/2] 2.32ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:8  %wdw_load = load i32* %wdw_addr, align 4


 <State 5>: 6.91ns
ST_5: tmp_5 (51)  [2/2] 6.91ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:9  %tmp_5 = mul nsw i32 %k_load, %wdw_load


 <State 6>: 6.91ns
ST_6: tmp_5 (51)  [1/2] 6.91ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:9  %tmp_5 = mul nsw i32 %k_load, %wdw_load


 <State 7>: 4.49ns
ST_7: tmp_load (42)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:0  %tmp_load = load i32* %tmp

ST_7: StgValue_57 (43)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:13
:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_7: tmp_6 (52)  [1/1] 2.90ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:10  %tmp_6 = add nsw i32 %tmp_load, %tmp_5

ST_7: StgValue_59 (53)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:11  call void @_ssdm_op_Write.ap_auto.i32P(i32* %res, i32 %tmp_6) nounwind

ST_7: StgValue_60 (54)  [1/1] 1.59ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:14
:12  store i32 %tmp_6, i32* %tmp

ST_7: StgValue_61 (55)  [1/1] 0.00ns  loc: MiniProjectCPP/MiniProjectCPP.sdk/harrisProject/src/convolution.cpp:12
:13  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ k]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ wdw]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp             (alloca           ) [ 01111111]
StgValue_9      (specbitsmap      ) [ 00000000]
StgValue_10     (specbitsmap      ) [ 00000000]
StgValue_11     (specbitsmap      ) [ 00000000]
StgValue_12     (spectopmodule    ) [ 00000000]
StgValue_13     (write            ) [ 00000000]
StgValue_14     (store            ) [ 00000000]
StgValue_15     (br               ) [ 01111111]
i               (phi              ) [ 00100000]
i_cast2_cast    (zext             ) [ 00000000]
tmp_7           (bitconcatenate   ) [ 00000000]
p_shl_cast      (zext             ) [ 00000000]
tmp_8           (sub              ) [ 00011111]
exitcond1       (icmp             ) [ 00111111]
empty           (speclooptripcount) [ 00000000]
i_1             (add              ) [ 01111111]
StgValue_24     (br               ) [ 00000000]
StgValue_25     (specloopname     ) [ 00000000]
tmp_3           (specregionbegin  ) [ 00011111]
tmp_1           (sub              ) [ 00000000]
tmp_1_cast_cast (zext             ) [ 00000000]
tmp_9           (bitconcatenate   ) [ 00000000]
p_shl1_cast     (zext             ) [ 00000000]
tmp_s           (sub              ) [ 00011111]
StgValue_32     (br               ) [ 00111111]
StgValue_33     (ret              ) [ 00000000]
j               (phi              ) [ 00010000]
j_cast1_cast    (zext             ) [ 00000000]
tmp_2           (add              ) [ 00000000]
tmp_11_cast     (sext             ) [ 00000000]
wdw_addr        (getelementptr    ) [ 00001000]
exitcond        (icmp             ) [ 00111111]
empty_2         (speclooptripcount) [ 00000000]
j_1             (add              ) [ 00111111]
StgValue_42     (br               ) [ 00000000]
tmp_4           (sub              ) [ 00000000]
tmp_4_cast_cast (zext             ) [ 00000000]
tmp_10          (add              ) [ 00000000]
tmp_12_cast     (sext             ) [ 00000000]
k_addr          (getelementptr    ) [ 00001000]
empty_3         (specregionend    ) [ 00000000]
StgValue_51     (br               ) [ 01111111]
k_load          (load             ) [ 00000110]
wdw_load        (load             ) [ 00000110]
tmp_5           (mul              ) [ 00000001]
tmp_load        (load             ) [ 00000000]
StgValue_57     (specloopname     ) [ 00000000]
tmp_6           (add              ) [ 00000000]
StgValue_59     (write            ) [ 00000000]
StgValue_60     (store            ) [ 00000000]
StgValue_61     (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="k">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wdw">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wdw"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_13/1 StgValue_59/7 "/>
</bind>
</comp>

<comp id="54" class="1004" name="wdw_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="5" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wdw_addr/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="k_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="5" slack="0"/>
<pin id="65" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_addr/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wdw_load/3 "/>
</bind>
</comp>

<comp id="78" class="1005" name="i_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="1"/>
<pin id="80" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="2" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="j_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="2" slack="1"/>
<pin id="91" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="j_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="2" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_14_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_cast2_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2_cast/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_7_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="2" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_shl_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_8_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="2" slack="0"/>
<pin id="124" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="exitcond1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="2" slack="0"/>
<pin id="142" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_1_cast_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast_cast/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_9_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="2" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_shl1_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_s_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="2" slack="0"/>
<pin id="164" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="j_cast1_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1_cast/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="1"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_11_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="exitcond_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="j_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_4_cast_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_cast/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_10_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="1"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_12_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="6"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_load/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_6_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="StgValue_60_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="6"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/7 "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_8_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="1"/>
<pin id="240" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="246" class="1005" name="i_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_s_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="1"/>
<pin id="253" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="256" class="1005" name="wdw_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="1"/>
<pin id="258" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="wdw_addr "/>
</bind>
</comp>

<comp id="264" class="1005" name="j_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="k_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="k_load_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_load "/>
</bind>
</comp>

<comp id="279" class="1005" name="wdw_load_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wdw_load "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_5_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="72"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="54" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="82" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="82" pin="4"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="105" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="82" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="82" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="82" pin="4"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="139" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="145" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="93" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="171" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="185"><net_src comp="93" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="93" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="93" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="203" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="220" pin="2"/><net_sink comp="46" pin=2"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="42" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="241"><net_src comp="121" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="249"><net_src comp="133" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="254"><net_src comp="161" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="259"><net_src comp="54" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="267"><net_src comp="187" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="272"><net_src comp="61" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="277"><net_src comp="68" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="282"><net_src comp="73" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="287"><net_src comp="213" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="220" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {1 7 }
 - Input state : 
	Port: convolution : k | {3 4 }
	Port: convolution : wdw | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
	State 2
		i_cast2_cast : 1
		tmp_7 : 1
		p_shl_cast : 2
		tmp_8 : 3
		exitcond1 : 1
		i_1 : 1
		StgValue_24 : 2
		tmp_1 : 1
		tmp_1_cast_cast : 2
		tmp_9 : 2
		p_shl1_cast : 3
		tmp_s : 4
	State 3
		j_cast1_cast : 1
		tmp_2 : 2
		tmp_11_cast : 3
		wdw_addr : 4
		exitcond : 1
		j_1 : 1
		StgValue_42 : 2
		tmp_4 : 1
		tmp_4_cast_cast : 2
		tmp_10 : 3
		tmp_12_cast : 4
		k_addr : 5
		k_load : 6
		wdw_load : 5
	State 4
	State 5
	State 6
	State 7
		tmp_6 : 1
		StgValue_59 : 2
		StgValue_60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       i_1_fu_133       |    0    |    11   |    8    |
|          |      tmp_2_fu_171      |    0    |    20   |    10   |
|    add   |       j_1_fu_187       |    0    |    11   |    8    |
|          |      tmp_10_fu_203     |    0    |    20   |    10   |
|          |      tmp_6_fu_220      |    0    |   101   |    37   |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_213       |    4    |   165   |    50   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_8_fu_121      |    0    |    17   |    9    |
|    sub   |      tmp_1_fu_139      |    0    |    11   |    8    |
|          |      tmp_s_fu_161      |    0    |    17   |    9    |
|          |      tmp_4_fu_193      |    0    |    11   |    8    |
|----------|------------------------|---------|---------|---------|
|   icmp   |    exitcond1_fu_127    |    0    |    0    |    1    |
|          |     exitcond_fu_181    |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|   write  |     grp_write_fu_46    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   i_cast2_cast_fu_105  |    0    |    0    |    0    |
|          |    p_shl_cast_fu_117   |    0    |    0    |    0    |
|   zext   | tmp_1_cast_cast_fu_145 |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_157   |    0    |    0    |    0    |
|          |   j_cast1_cast_fu_167  |    0    |    0    |    0    |
|          | tmp_4_cast_cast_fu_199 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      tmp_7_fu_109      |    0    |    0    |    0    |
|          |      tmp_9_fu_149      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |   tmp_11_cast_fu_176   |    0    |    0    |    0    |
|          |   tmp_12_cast_fu_208   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    4    |   384   |   159   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   i_1_reg_246  |    2   |
|    i_reg_78    |    2   |
|   j_1_reg_264  |    2   |
|    j_reg_89    |    2   |
| k_addr_reg_269 |    4   |
| k_load_reg_274 |   32   |
|  tmp_5_reg_284 |   32   |
|  tmp_8_reg_238 |    5   |
|   tmp_reg_231  |   32   |
|  tmp_s_reg_251 |    5   |
|wdw_addr_reg_256|    4   |
|wdw_load_reg_279|   32   |
+----------------+--------+
|      Total     |   154  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_46 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_68 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_73 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   80   ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   384  |   159  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   154  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   538  |   186  |
+-----------+--------+--------+--------+--------+
