/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/ctype.css -t h  */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr        */
/*    -I/home/kinjal/pen_src/asic/capri/verif/common/csr_gen               */
/*    -I/home/kinjal/pen_src/asic/capri/design/common -O                   */
/*                                                                         */
/* Input files:                                                            */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr        */
/*                                                                         */
/* Included files:                                                         */
/*    /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr         */
/*    /home/kinjal/pen_src/asic/capri/design/common/csr_scratch.csr.pp     */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/ctype.css       */
/*                                                                         */
/* Generated on: Fri Jan  5 11:43:28 2018                                  */
/*           by: kinjal                                                    */
/*                                                                         */

#ifndef _DPR_H_
#define _DPR_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_dpr_csr                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1864 */
/* Register: cap_dpr_csr.base                                              */
#define CAP_DPR_CSR_BASE_ADDRESS 0x0
#define CAP_DPR_CSR_BASE_BYTE_ADDRESS 0x0
/* Register: cap_dpr_csr.cfg_global                                        */
#define CAP_DPR_CSR_CFG_GLOBAL_ADDRESS 0x1
#define CAP_DPR_CSR_CFG_GLOBAL_BYTE_ADDRESS 0x4
/* Wide Register: cap_dpr_csr.cfg_global_hw                                */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_ADDRESS 0x2
#define CAP_DPR_CSR_CFG_GLOBAL_HW_BYTE_ADDRESS 0x8
/* Register: cap_dpr_csr.cfg_global_hw.cfg_global_hw_0_2                   */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_ADDRESS 0x2
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_BYTE_ADDRESS 0x8
/* Register: cap_dpr_csr.cfg_global_hw.cfg_global_hw_1_2                   */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_ADDRESS 0x3
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_BYTE_ADDRESS 0xc
/* Wide Register: cap_dpr_csr.cfg_global_1                                 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_ADDRESS 0x4
#define CAP_DPR_CSR_CFG_GLOBAL_1_BYTE_ADDRESS 0x10
/* Register: cap_dpr_csr.cfg_global_1.cfg_global_1_0_2                     */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_ADDRESS 0x4
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_BYTE_ADDRESS 0x10
/* Register: cap_dpr_csr.cfg_global_1.cfg_global_1_1_2                     */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_ADDRESS 0x5
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYTE_ADDRESS 0x14
/* Register: cap_dpr_csr.cfg_global_hw_1                                   */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_ADDRESS 0x6
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_BYTE_ADDRESS 0x18
/* Wide Register: cap_dpr_csr.cfg_global_2                                 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_ADDRESS 0x8
#define CAP_DPR_CSR_CFG_GLOBAL_2_BYTE_ADDRESS 0x20
/* Register: cap_dpr_csr.cfg_global_2.cfg_global_2_0_3                     */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_ADDRESS 0x8
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_BYTE_ADDRESS 0x20
/* Register: cap_dpr_csr.cfg_global_2.cfg_global_2_1_3                     */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_ADDRESS 0x9
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_BYTE_ADDRESS 0x24
/* Register: cap_dpr_csr.cfg_global_2.cfg_global_2_2_3                     */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_ADDRESS 0xa
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_BYTE_ADDRESS 0x28
/* Wide Register: cap_dpr_csr.cfg_global_err_code                          */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_ADDRESS 0xc
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_BYTE_ADDRESS 0x30
/* Register: cap_dpr_csr.cfg_global_err_code.cfg_global_err_code_0_3       */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ADDRESS 0xc
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_BYTE_ADDRESS 0x30
/* Register: cap_dpr_csr.cfg_global_err_code.cfg_global_err_code_1_3       */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ADDRESS 0xd
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_BYTE_ADDRESS 0x34
/* Register: cap_dpr_csr.cfg_global_err_code.cfg_global_err_code_2_3       */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ADDRESS 0xe
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_BYTE_ADDRESS 0x38
/* Wide Register: cap_dpr_csr.cfg_pkt_padding                              */
#define CAP_DPR_CSR_CFG_PKT_PADDING_ADDRESS 0x10
#define CAP_DPR_CSR_CFG_PKT_PADDING_BYTE_ADDRESS 0x40
/* Register: cap_dpr_csr.cfg_pkt_padding.cfg_pkt_padding_0_2               */
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_ADDRESS 0x10
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_BYTE_ADDRESS 0x40
/* Register: cap_dpr_csr.cfg_pkt_padding.cfg_pkt_padding_1_2               */
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_ADDRESS 0x11
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_BYTE_ADDRESS 0x44
/* Wide Register: cap_dpr_csr.cfg_pkt_truncation                           */
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_ADDRESS 0x14
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_BYTE_ADDRESS 0x50
/* Register: cap_dpr_csr.cfg_pkt_truncation.cfg_pkt_truncation_0_3         */
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_ADDRESS 0x14
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_BYTE_ADDRESS 0x50
/* Register: cap_dpr_csr.cfg_pkt_truncation.cfg_pkt_truncation_1_3         */
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_ADDRESS 0x15
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_BYTE_ADDRESS 0x54
/* Register: cap_dpr_csr.cfg_pkt_truncation.cfg_pkt_truncation_2_3         */
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_ADDRESS 0x16
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_BYTE_ADDRESS 0x58
/* Wide Register: cap_dpr_csr.cfg_error_mask                               */
#define CAP_DPR_CSR_CFG_ERROR_MASK_ADDRESS 0x18
#define CAP_DPR_CSR_CFG_ERROR_MASK_BYTE_ADDRESS 0x60
/* Register: cap_dpr_csr.cfg_error_mask.cfg_error_mask_0_2                 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ADDRESS 0x18
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_BYTE_ADDRESS 0x60
/* Register: cap_dpr_csr.cfg_error_mask.cfg_error_mask_1_2                 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_ADDRESS 0x19
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_BYTE_ADDRESS 0x64
/* Wide Register: cap_dpr_csr.cfg_interrupt_mask                           */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_ADDRESS 0x1a
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_BYTE_ADDRESS 0x68
/* Register: cap_dpr_csr.cfg_interrupt_mask.cfg_interrupt_mask_0_2         */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ADDRESS 0x1a
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_BYTE_ADDRESS 0x68
/* Register: cap_dpr_csr.cfg_interrupt_mask.cfg_interrupt_mask_1_2         */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_ADDRESS 0x1b
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_BYTE_ADDRESS 0x6c
/* Register: cap_dpr_csr.cfg_interrupt_flop_fifo_mask                      */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_ADDRESS 0x1c
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_BYTE_ADDRESS 0x70
/* Register: cap_dpr_csr.cfg_interrupt_fifo_mask                           */
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_ADDRESS 0x1d
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_BYTE_ADDRESS 0x74
/* Group: cap_dpr_csr.int_srams_ecc                                        */
#define CAP_DPR_CSR_INT_SRAMS_ECC_ADDRESS 0x20
#define CAP_DPR_CSR_INT_SRAMS_ECC_BYTE_ADDRESS 0x80
/* Register: cap_dpr_csr.int_srams_ecc.intreg                              */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_ADDRESS 0x20
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_BYTE_ADDRESS 0x80
/* Register: cap_dpr_csr.int_srams_ecc.int_test_set                        */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_ADDRESS 0x21
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_BYTE_ADDRESS 0x84
/* Register: cap_dpr_csr.int_srams_ecc.int_enable_set                      */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_ADDRESS 0x22
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0x88
/* Register: cap_dpr_csr.int_srams_ecc.int_enable_clear                    */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_ADDRESS 0x23
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x8c
/* Register: cap_dpr_csr.csr_intr                                          */
#define CAP_DPR_CSR_CSR_INTR_ADDRESS 0x24
#define CAP_DPR_CSR_CSR_INTR_BYTE_ADDRESS 0x90
/* Group: cap_dpr_csr.int_groups                                           */
#define CAP_DPR_CSR_INT_GROUPS_ADDRESS 0x28
#define CAP_DPR_CSR_INT_GROUPS_BYTE_ADDRESS 0xa0
/* Register: cap_dpr_csr.int_groups.intreg                                 */
#define CAP_DPR_CSR_INT_GROUPS_INTREG_ADDRESS 0x28
#define CAP_DPR_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0xa0
/* Register: cap_dpr_csr.int_groups.int_enable_rw_reg                      */
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x29
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0xa4
/* Register: cap_dpr_csr.int_groups.int_rw_reg                             */
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x2a
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0xa8
/* Group: cap_dpr_csr.int_reg1                                             */
#define CAP_DPR_CSR_INT_REG1_ADDRESS 0x2c
#define CAP_DPR_CSR_INT_REG1_BYTE_ADDRESS 0xb0
/* Register: cap_dpr_csr.int_reg1.intreg                                   */
#define CAP_DPR_CSR_INT_REG1_INTREG_ADDRESS 0x2c
#define CAP_DPR_CSR_INT_REG1_INTREG_BYTE_ADDRESS 0xb0
/* Register: cap_dpr_csr.int_reg1.int_test_set                             */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ADDRESS 0x2d
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_BYTE_ADDRESS 0xb4
/* Register: cap_dpr_csr.int_reg1.int_enable_set                           */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ADDRESS 0x2e
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_BYTE_ADDRESS 0xb8
/* Register: cap_dpr_csr.int_reg1.int_enable_clear                         */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ADDRESS 0x2f
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xbc
/* Group: cap_dpr_csr.int_reg2                                             */
#define CAP_DPR_CSR_INT_REG2_ADDRESS 0x30
#define CAP_DPR_CSR_INT_REG2_BYTE_ADDRESS 0xc0
/* Register: cap_dpr_csr.int_reg2.intreg                                   */
#define CAP_DPR_CSR_INT_REG2_INTREG_ADDRESS 0x30
#define CAP_DPR_CSR_INT_REG2_INTREG_BYTE_ADDRESS 0xc0
/* Register: cap_dpr_csr.int_reg2.int_test_set                             */
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ADDRESS 0x31
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_BYTE_ADDRESS 0xc4
/* Register: cap_dpr_csr.int_reg2.int_enable_set                           */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ADDRESS 0x32
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_BYTE_ADDRESS 0xc8
/* Register: cap_dpr_csr.int_reg2.int_enable_clear                         */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ADDRESS 0x33
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xcc
/* Group: cap_dpr_csr.int_fifo                                             */
#define CAP_DPR_CSR_INT_FIFO_ADDRESS 0x34
#define CAP_DPR_CSR_INT_FIFO_BYTE_ADDRESS 0xd0
/* Register: cap_dpr_csr.int_fifo.intreg                                   */
#define CAP_DPR_CSR_INT_FIFO_INTREG_ADDRESS 0x34
#define CAP_DPR_CSR_INT_FIFO_INTREG_BYTE_ADDRESS 0xd0
/* Register: cap_dpr_csr.int_fifo.int_test_set                             */
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_ADDRESS 0x35
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_BYTE_ADDRESS 0xd4
/* Register: cap_dpr_csr.int_fifo.int_enable_set                           */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_ADDRESS 0x36
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_BYTE_ADDRESS 0xd8
/* Register: cap_dpr_csr.int_fifo.int_enable_clear                         */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_ADDRESS 0x37
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xdc
/* Group: cap_dpr_csr.int_flop_fifo_0                                      */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_ADDRESS 0x38
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_BYTE_ADDRESS 0xe0
/* Register: cap_dpr_csr.int_flop_fifo_0.intreg                            */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_ADDRESS 0x38
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_BYTE_ADDRESS 0xe0
/* Register: cap_dpr_csr.int_flop_fifo_0.int_test_set                      */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_ADDRESS 0x39
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_BYTE_ADDRESS 0xe4
/* Register: cap_dpr_csr.int_flop_fifo_0.int_enable_set                    */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_ADDRESS 0x3a
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_BYTE_ADDRESS 0xe8
/* Register: cap_dpr_csr.int_flop_fifo_0.int_enable_clear                  */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_ADDRESS 0x3b
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xec
/* Group: cap_dpr_csr.int_flop_fifo_1                                      */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_ADDRESS 0x3c
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_BYTE_ADDRESS 0xf0
/* Register: cap_dpr_csr.int_flop_fifo_1.intreg                            */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_ADDRESS 0x3c
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_BYTE_ADDRESS 0xf0
/* Register: cap_dpr_csr.int_flop_fifo_1.int_test_set                      */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_ADDRESS 0x3d
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_BYTE_ADDRESS 0xf4
/* Register: cap_dpr_csr.int_flop_fifo_1.int_enable_set                    */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_ADDRESS 0x3e
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_BYTE_ADDRESS 0xf8
/* Register: cap_dpr_csr.int_flop_fifo_1.int_enable_clear                  */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_ADDRESS 0x3f
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xfc
/* Group: cap_dpr_csr.int_credit                                           */
#define CAP_DPR_CSR_INT_CREDIT_ADDRESS 0x40
#define CAP_DPR_CSR_INT_CREDIT_BYTE_ADDRESS 0x100
/* Register: cap_dpr_csr.int_credit.intreg                                 */
#define CAP_DPR_CSR_INT_CREDIT_INTREG_ADDRESS 0x40
#define CAP_DPR_CSR_INT_CREDIT_INTREG_BYTE_ADDRESS 0x100
/* Register: cap_dpr_csr.int_credit.int_test_set                           */
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_ADDRESS 0x41
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_BYTE_ADDRESS 0x104
/* Register: cap_dpr_csr.int_credit.int_enable_set                         */
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_ADDRESS 0x42
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_BYTE_ADDRESS 0x108
/* Register: cap_dpr_csr.int_credit.int_enable_clear                       */
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_ADDRESS 0x43
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x10c
/* Group: cap_dpr_csr.int_spare                                            */
#define CAP_DPR_CSR_INT_SPARE_ADDRESS 0x44
#define CAP_DPR_CSR_INT_SPARE_BYTE_ADDRESS 0x110
/* Register: cap_dpr_csr.int_spare.intreg                                  */
#define CAP_DPR_CSR_INT_SPARE_INTREG_ADDRESS 0x44
#define CAP_DPR_CSR_INT_SPARE_INTREG_BYTE_ADDRESS 0x110
/* Register: cap_dpr_csr.int_spare.int_test_set                            */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_ADDRESS 0x45
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_BYTE_ADDRESS 0x114
/* Register: cap_dpr_csr.int_spare.int_enable_set                          */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_ADDRESS 0x46
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_BYTE_ADDRESS 0x118
/* Register: cap_dpr_csr.int_spare.int_enable_clear                        */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_ADDRESS 0x47
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x11c
/* Register: cap_dpr_csr.cfg_spare_csr                                     */
#define CAP_DPR_CSR_CFG_SPARE_CSR_ADDRESS 0x50
#define CAP_DPR_CSR_CFG_SPARE_CSR_BYTE_ADDRESS 0x140
#define CAP_DPR_CSR_CFG_SPARE_CSR_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPR_CSR_CFG_SPARE_CSR_ARRAY_COUNT 0x10
#define CAP_DPR_CSR_CFG_SPARE_CSR_ARRAY_INDEX_MAX 0xf
#define CAP_DPR_CSR_CFG_SPARE_CSR_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpr_csr.cfw_dpr_spare                                     */
#define CAP_DPR_CSR_CFW_DPR_SPARE_ADDRESS 0x60
#define CAP_DPR_CSR_CFW_DPR_SPARE_BYTE_ADDRESS 0x180
/* Addressmap: cap_dpr_csr.hdrfld                                          */
#define CAP_DPR_CSR_HDRFLD_ADDRESS 0x400
#define CAP_DPR_CSR_HDRFLD_BYTE_ADDRESS 0x1000
/* Wide Register: cap_dpr_csr.hdrfld.cfg_ingress_rw_phv_info               */
#define CAP_DPR_CSR_HDRFLD_CFG_INGRESS_RW_PHV_INFO_ADDRESS 0x400
#define CAP_DPR_CSR_HDRFLD_CFG_INGRESS_RW_PHV_INFO_BYTE_ADDRESS 0x1000
#define CAP_DPR_CSR_HDRFLD_CFG_INGRESS_RW_PHV_INFO_ARRAY_ELEMENT_SIZE 0x2
#define CAP_DPR_CSR_HDRFLD_CFG_INGRESS_RW_PHV_INFO_ARRAY_COUNT 0x4
#define CAP_DPR_CSR_HDRFLD_CFG_INGRESS_RW_PHV_INFO_ARRAY_INDEX_MAX 0x3
#define CAP_DPR_CSR_HDRFLD_CFG_INGRESS_RW_PHV_INFO_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpr_csr.hdrfld.cfg_ingress_rw_phv_info.cfg_ingress_rw_phv_info_0_2 */
#define CAP_DPR_CSR_HDRFLD_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_ADDRESS 0x400
#define CAP_DPR_CSR_HDRFLD_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_BYTE_ADDRESS 0x1000
/* Register: cap_dpr_csr.hdrfld.cfg_ingress_rw_phv_info.cfg_ingress_rw_phv_info_1_2 */
#define CAP_DPR_CSR_HDRFLD_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_ADDRESS 0x401
#define CAP_DPR_CSR_HDRFLD_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_BYTE_ADDRESS 0x1004
/* Register: cap_dpr_csr.hdrfld.cfg_hdrfld_info                            */
#define CAP_DPR_CSR_HDRFLD_CFG_HDRFLD_INFO_ADDRESS 0x500
#define CAP_DPR_CSR_HDRFLD_CFG_HDRFLD_INFO_BYTE_ADDRESS 0x1400
#define CAP_DPR_CSR_HDRFLD_CFG_HDRFLD_INFO_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPR_CSR_HDRFLD_CFG_HDRFLD_INFO_ARRAY_COUNT 0x100
#define CAP_DPR_CSR_HDRFLD_CFG_HDRFLD_INFO_ARRAY_INDEX_MAX 0xff
#define CAP_DPR_CSR_HDRFLD_CFG_HDRFLD_INFO_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpr_csr.hdrfld.cfg_spare_hdrfld                           */
#define CAP_DPR_CSR_HDRFLD_CFG_SPARE_HDRFLD_ADDRESS 0x600
#define CAP_DPR_CSR_HDRFLD_CFG_SPARE_HDRFLD_BYTE_ADDRESS 0x1800
#define CAP_DPR_CSR_HDRFLD_CFG_SPARE_HDRFLD_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPR_CSR_HDRFLD_CFG_SPARE_HDRFLD_ARRAY_COUNT 0x4
#define CAP_DPR_CSR_HDRFLD_CFG_SPARE_HDRFLD_ARRAY_INDEX_MAX 0x3
#define CAP_DPR_CSR_HDRFLD_CFG_SPARE_HDRFLD_ARRAY_INDEX_MIN 0x0
/* Addressmap: cap_dpr_csr.cfg                                             */
#define CAP_DPR_CSR_CFG_ADDRESS 0x800
#define CAP_DPR_CSR_CFG_BYTE_ADDRESS 0x2000
/* Register: cap_dpr_csr.cfg.cfg_static_field                              */
#define CAP_DPR_CSR_CFG_CFG_STATIC_FIELD_ADDRESS 0x800
#define CAP_DPR_CSR_CFG_CFG_STATIC_FIELD_BYTE_ADDRESS 0x2000
#define CAP_DPR_CSR_CFG_CFG_STATIC_FIELD_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPR_CSR_CFG_CFG_STATIC_FIELD_ARRAY_COUNT 0x40
#define CAP_DPR_CSR_CFG_CFG_STATIC_FIELD_ARRAY_INDEX_MAX 0x3f
#define CAP_DPR_CSR_CFG_CFG_STATIC_FIELD_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpr_csr.cfg.cfg_spare_cfg                                 */
#define CAP_DPR_CSR_CFG_CFG_SPARE_CFG_ADDRESS 0x880
#define CAP_DPR_CSR_CFG_CFG_SPARE_CFG_BYTE_ADDRESS 0x2200
#define CAP_DPR_CSR_CFG_CFG_SPARE_CFG_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPR_CSR_CFG_CFG_SPARE_CFG_ARRAY_COUNT 0x80
#define CAP_DPR_CSR_CFG_CFG_SPARE_CFG_ARRAY_INDEX_MAX 0x7f
#define CAP_DPR_CSR_CFG_CFG_SPARE_CFG_ARRAY_INDEX_MIN 0x0
/* Addressmap: cap_dpr_csr.stats                                           */
#define CAP_DPR_CSR_STATS_ADDRESS 0xa00
#define CAP_DPR_CSR_STATS_BYTE_ADDRESS 0x2800
/* Register: cap_dpr_csr.stats.cfg_capture                                 */
#define CAP_DPR_CSR_STATS_CFG_CAPTURE_ADDRESS 0xa00
#define CAP_DPR_CSR_STATS_CFG_CAPTURE_BYTE_ADDRESS 0x2800
/* Register: cap_dpr_csr.stats.cfg_spare_stats                             */
#define CAP_DPR_CSR_STATS_CFG_SPARE_STATS_ADDRESS 0xa08
#define CAP_DPR_CSR_STATS_CFG_SPARE_STATS_BYTE_ADDRESS 0x2820
#define CAP_DPR_CSR_STATS_CFG_SPARE_STATS_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPR_CSR_STATS_CFG_SPARE_STATS_ARRAY_COUNT 0x8
#define CAP_DPR_CSR_STATS_CFG_SPARE_STATS_ARRAY_INDEX_MAX 0x7
#define CAP_DPR_CSR_STATS_CFG_SPARE_STATS_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_dpr_csr.stats.sym_phv0_capture                       */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_ADDRESS 0xa20
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_BYTE_ADDRESS 0x2880
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_0_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_ADDRESS 0xa20
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_BYTE_ADDRESS 0x2880
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_1_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_ADDRESS 0xa21
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_BYTE_ADDRESS 0x2884
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_2_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_ADDRESS 0xa22
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_BYTE_ADDRESS 0x2888
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_3_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_ADDRESS 0xa23
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_BYTE_ADDRESS 0x288c
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_4_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_ADDRESS 0xa24
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_BYTE_ADDRESS 0x2890
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_5_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_ADDRESS 0xa25
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_BYTE_ADDRESS 0x2894
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_6_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_ADDRESS 0xa26
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_BYTE_ADDRESS 0x2898
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_7_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_ADDRESS 0xa27
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_BYTE_ADDRESS 0x289c
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_8_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_ADDRESS 0xa28
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_BYTE_ADDRESS 0x28a0
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_9_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_ADDRESS 0xa29
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_BYTE_ADDRESS 0x28a4
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_10_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_ADDRESS 0xa2a
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_BYTE_ADDRESS 0x28a8
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_11_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_ADDRESS 0xa2b
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_BYTE_ADDRESS 0x28ac
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_12_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_ADDRESS 0xa2c
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_BYTE_ADDRESS 0x28b0
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_13_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_ADDRESS 0xa2d
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_BYTE_ADDRESS 0x28b4
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_14_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_ADDRESS 0xa2e
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_BYTE_ADDRESS 0x28b8
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_15_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_ADDRESS 0xa2f
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_BYTE_ADDRESS 0x28bc
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_16_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_ADDRESS 0xa30
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_BYTE_ADDRESS 0x28c0
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_17_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_ADDRESS 0xa31
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_BYTE_ADDRESS 0x28c4
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_18_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_ADDRESS 0xa32
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_BYTE_ADDRESS 0x28c8
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_19_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_ADDRESS 0xa33
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_BYTE_ADDRESS 0x28cc
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_20_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_ADDRESS 0xa34
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_BYTE_ADDRESS 0x28d0
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_21_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_ADDRESS 0xa35
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_BYTE_ADDRESS 0x28d4
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_22_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_ADDRESS 0xa36
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_BYTE_ADDRESS 0x28d8
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_23_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_ADDRESS 0xa37
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_BYTE_ADDRESS 0x28dc
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_24_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_ADDRESS 0xa38
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_BYTE_ADDRESS 0x28e0
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_25_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_ADDRESS 0xa39
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_BYTE_ADDRESS 0x28e4
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_26_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_ADDRESS 0xa3a
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_BYTE_ADDRESS 0x28e8
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_27_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_ADDRESS 0xa3b
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_BYTE_ADDRESS 0x28ec
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_28_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_ADDRESS 0xa3c
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_BYTE_ADDRESS 0x28f0
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_29_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_ADDRESS 0xa3d
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_BYTE_ADDRESS 0x28f4
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_30_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_ADDRESS 0xa3e
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_BYTE_ADDRESS 0x28f8
/* Register: cap_dpr_csr.stats.sym_phv0_capture.sym_phv0_capture_31_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_ADDRESS 0xa3f
#define CAP_DPR_CSR_STATS_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_BYTE_ADDRESS 0x28fc
/* Wide Register: cap_dpr_csr.stats.sym_phv1_capture                       */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_ADDRESS 0xa40
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_BYTE_ADDRESS 0x2900
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_0_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_ADDRESS 0xa40
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_BYTE_ADDRESS 0x2900
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_1_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_ADDRESS 0xa41
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_BYTE_ADDRESS 0x2904
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_2_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_ADDRESS 0xa42
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_BYTE_ADDRESS 0x2908
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_3_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_ADDRESS 0xa43
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_BYTE_ADDRESS 0x290c
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_4_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_ADDRESS 0xa44
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_BYTE_ADDRESS 0x2910
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_5_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_ADDRESS 0xa45
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_BYTE_ADDRESS 0x2914
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_6_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_ADDRESS 0xa46
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_BYTE_ADDRESS 0x2918
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_7_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_ADDRESS 0xa47
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_BYTE_ADDRESS 0x291c
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_8_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_ADDRESS 0xa48
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_BYTE_ADDRESS 0x2920
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_9_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_ADDRESS 0xa49
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_BYTE_ADDRESS 0x2924
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_10_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_ADDRESS 0xa4a
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_BYTE_ADDRESS 0x2928
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_11_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_ADDRESS 0xa4b
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_BYTE_ADDRESS 0x292c
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_12_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_ADDRESS 0xa4c
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_BYTE_ADDRESS 0x2930
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_13_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_ADDRESS 0xa4d
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_BYTE_ADDRESS 0x2934
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_14_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_ADDRESS 0xa4e
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_BYTE_ADDRESS 0x2938
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_15_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_ADDRESS 0xa4f
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_BYTE_ADDRESS 0x293c
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_16_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_ADDRESS 0xa50
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_BYTE_ADDRESS 0x2940
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_17_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_ADDRESS 0xa51
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_BYTE_ADDRESS 0x2944
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_18_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_ADDRESS 0xa52
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_BYTE_ADDRESS 0x2948
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_19_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_ADDRESS 0xa53
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_BYTE_ADDRESS 0x294c
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_20_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_ADDRESS 0xa54
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_BYTE_ADDRESS 0x2950
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_21_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_ADDRESS 0xa55
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_BYTE_ADDRESS 0x2954
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_22_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_ADDRESS 0xa56
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_BYTE_ADDRESS 0x2958
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_23_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_ADDRESS 0xa57
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_BYTE_ADDRESS 0x295c
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_24_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_ADDRESS 0xa58
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_BYTE_ADDRESS 0x2960
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_25_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_ADDRESS 0xa59
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_BYTE_ADDRESS 0x2964
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_26_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_ADDRESS 0xa5a
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_BYTE_ADDRESS 0x2968
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_27_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_ADDRESS 0xa5b
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_BYTE_ADDRESS 0x296c
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_28_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_ADDRESS 0xa5c
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_BYTE_ADDRESS 0x2970
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_29_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_ADDRESS 0xa5d
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_BYTE_ADDRESS 0x2974
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_30_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_ADDRESS 0xa5e
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_BYTE_ADDRESS 0x2978
/* Register: cap_dpr_csr.stats.sym_phv1_capture.sym_phv1_capture_31_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_ADDRESS 0xa5f
#define CAP_DPR_CSR_STATS_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_BYTE_ADDRESS 0x297c
/* Wide Register: cap_dpr_csr.stats.sym_phv2_capture                       */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_ADDRESS 0xa60
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_BYTE_ADDRESS 0x2980
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_0_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_ADDRESS 0xa60
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_BYTE_ADDRESS 0x2980
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_1_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_ADDRESS 0xa61
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_BYTE_ADDRESS 0x2984
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_2_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_ADDRESS 0xa62
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_BYTE_ADDRESS 0x2988
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_3_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_ADDRESS 0xa63
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_BYTE_ADDRESS 0x298c
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_4_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_ADDRESS 0xa64
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_BYTE_ADDRESS 0x2990
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_5_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_ADDRESS 0xa65
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_BYTE_ADDRESS 0x2994
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_6_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_ADDRESS 0xa66
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_BYTE_ADDRESS 0x2998
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_7_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_ADDRESS 0xa67
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_BYTE_ADDRESS 0x299c
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_8_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_ADDRESS 0xa68
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_BYTE_ADDRESS 0x29a0
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_9_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_ADDRESS 0xa69
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_BYTE_ADDRESS 0x29a4
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_10_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_ADDRESS 0xa6a
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_BYTE_ADDRESS 0x29a8
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_11_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_ADDRESS 0xa6b
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_BYTE_ADDRESS 0x29ac
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_12_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_ADDRESS 0xa6c
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_BYTE_ADDRESS 0x29b0
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_13_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_ADDRESS 0xa6d
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_BYTE_ADDRESS 0x29b4
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_14_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_ADDRESS 0xa6e
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_BYTE_ADDRESS 0x29b8
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_15_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_ADDRESS 0xa6f
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_BYTE_ADDRESS 0x29bc
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_16_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_ADDRESS 0xa70
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_BYTE_ADDRESS 0x29c0
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_17_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_ADDRESS 0xa71
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_BYTE_ADDRESS 0x29c4
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_18_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_ADDRESS 0xa72
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_BYTE_ADDRESS 0x29c8
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_19_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_ADDRESS 0xa73
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_BYTE_ADDRESS 0x29cc
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_20_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_ADDRESS 0xa74
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_BYTE_ADDRESS 0x29d0
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_21_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_ADDRESS 0xa75
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_BYTE_ADDRESS 0x29d4
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_22_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_ADDRESS 0xa76
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_BYTE_ADDRESS 0x29d8
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_23_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_ADDRESS 0xa77
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_BYTE_ADDRESS 0x29dc
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_24_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_ADDRESS 0xa78
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_BYTE_ADDRESS 0x29e0
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_25_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_ADDRESS 0xa79
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_BYTE_ADDRESS 0x29e4
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_26_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_ADDRESS 0xa7a
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_BYTE_ADDRESS 0x29e8
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_27_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_ADDRESS 0xa7b
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_BYTE_ADDRESS 0x29ec
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_28_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_ADDRESS 0xa7c
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_BYTE_ADDRESS 0x29f0
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_29_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_ADDRESS 0xa7d
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_BYTE_ADDRESS 0x29f4
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_30_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_ADDRESS 0xa7e
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_BYTE_ADDRESS 0x29f8
/* Register: cap_dpr_csr.stats.sym_phv2_capture.sym_phv2_capture_31_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_ADDRESS 0xa7f
#define CAP_DPR_CSR_STATS_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_BYTE_ADDRESS 0x29fc
/* Wide Register: cap_dpr_csr.stats.sym_phv3_capture                       */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_ADDRESS 0xa80
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_BYTE_ADDRESS 0x2a00
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_0_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_ADDRESS 0xa80
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_BYTE_ADDRESS 0x2a00
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_1_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_ADDRESS 0xa81
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_BYTE_ADDRESS 0x2a04
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_2_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_ADDRESS 0xa82
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_BYTE_ADDRESS 0x2a08
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_3_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_ADDRESS 0xa83
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_BYTE_ADDRESS 0x2a0c
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_4_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_ADDRESS 0xa84
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_BYTE_ADDRESS 0x2a10
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_5_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_ADDRESS 0xa85
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_BYTE_ADDRESS 0x2a14
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_6_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_ADDRESS 0xa86
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_BYTE_ADDRESS 0x2a18
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_7_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_ADDRESS 0xa87
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_BYTE_ADDRESS 0x2a1c
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_8_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_ADDRESS 0xa88
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_BYTE_ADDRESS 0x2a20
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_9_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_ADDRESS 0xa89
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_BYTE_ADDRESS 0x2a24
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_10_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_ADDRESS 0xa8a
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_BYTE_ADDRESS 0x2a28
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_11_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_ADDRESS 0xa8b
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_BYTE_ADDRESS 0x2a2c
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_12_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_ADDRESS 0xa8c
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_BYTE_ADDRESS 0x2a30
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_13_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_ADDRESS 0xa8d
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_BYTE_ADDRESS 0x2a34
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_14_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_ADDRESS 0xa8e
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_BYTE_ADDRESS 0x2a38
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_15_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_ADDRESS 0xa8f
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_BYTE_ADDRESS 0x2a3c
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_16_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_ADDRESS 0xa90
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_BYTE_ADDRESS 0x2a40
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_17_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_ADDRESS 0xa91
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_BYTE_ADDRESS 0x2a44
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_18_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_ADDRESS 0xa92
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_BYTE_ADDRESS 0x2a48
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_19_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_ADDRESS 0xa93
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_BYTE_ADDRESS 0x2a4c
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_20_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_ADDRESS 0xa94
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_BYTE_ADDRESS 0x2a50
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_21_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_ADDRESS 0xa95
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_BYTE_ADDRESS 0x2a54
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_22_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_ADDRESS 0xa96
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_BYTE_ADDRESS 0x2a58
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_23_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_ADDRESS 0xa97
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_BYTE_ADDRESS 0x2a5c
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_24_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_ADDRESS 0xa98
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_BYTE_ADDRESS 0x2a60
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_25_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_ADDRESS 0xa99
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_BYTE_ADDRESS 0x2a64
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_26_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_ADDRESS 0xa9a
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_BYTE_ADDRESS 0x2a68
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_27_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_ADDRESS 0xa9b
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_BYTE_ADDRESS 0x2a6c
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_28_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_ADDRESS 0xa9c
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_BYTE_ADDRESS 0x2a70
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_29_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_ADDRESS 0xa9d
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_BYTE_ADDRESS 0x2a74
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_30_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_ADDRESS 0xa9e
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_BYTE_ADDRESS 0x2a78
/* Register: cap_dpr_csr.stats.sym_phv3_capture.sym_phv3_capture_31_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_ADDRESS 0xa9f
#define CAP_DPR_CSR_STATS_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_BYTE_ADDRESS 0x2a7c
/* Wide Register: cap_dpr_csr.stats.sym_phv4_capture                       */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_ADDRESS 0xaa0
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_BYTE_ADDRESS 0x2a80
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_0_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_ADDRESS 0xaa0
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_BYTE_ADDRESS 0x2a80
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_1_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_ADDRESS 0xaa1
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_BYTE_ADDRESS 0x2a84
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_2_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_ADDRESS 0xaa2
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_BYTE_ADDRESS 0x2a88
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_3_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_ADDRESS 0xaa3
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_BYTE_ADDRESS 0x2a8c
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_4_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_ADDRESS 0xaa4
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_BYTE_ADDRESS 0x2a90
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_5_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_ADDRESS 0xaa5
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_BYTE_ADDRESS 0x2a94
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_6_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_ADDRESS 0xaa6
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_BYTE_ADDRESS 0x2a98
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_7_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_ADDRESS 0xaa7
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_BYTE_ADDRESS 0x2a9c
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_8_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_ADDRESS 0xaa8
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_BYTE_ADDRESS 0x2aa0
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_9_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_ADDRESS 0xaa9
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_BYTE_ADDRESS 0x2aa4
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_10_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_ADDRESS 0xaaa
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_BYTE_ADDRESS 0x2aa8
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_11_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_ADDRESS 0xaab
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_BYTE_ADDRESS 0x2aac
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_12_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_ADDRESS 0xaac
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_BYTE_ADDRESS 0x2ab0
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_13_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_ADDRESS 0xaad
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_BYTE_ADDRESS 0x2ab4
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_14_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_ADDRESS 0xaae
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_BYTE_ADDRESS 0x2ab8
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_15_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_ADDRESS 0xaaf
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_BYTE_ADDRESS 0x2abc
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_16_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_ADDRESS 0xab0
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_BYTE_ADDRESS 0x2ac0
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_17_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_ADDRESS 0xab1
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_BYTE_ADDRESS 0x2ac4
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_18_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_ADDRESS 0xab2
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_BYTE_ADDRESS 0x2ac8
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_19_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_ADDRESS 0xab3
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_BYTE_ADDRESS 0x2acc
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_20_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_ADDRESS 0xab4
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_BYTE_ADDRESS 0x2ad0
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_21_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_ADDRESS 0xab5
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_BYTE_ADDRESS 0x2ad4
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_22_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_ADDRESS 0xab6
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_BYTE_ADDRESS 0x2ad8
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_23_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_ADDRESS 0xab7
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_BYTE_ADDRESS 0x2adc
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_24_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_ADDRESS 0xab8
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_BYTE_ADDRESS 0x2ae0
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_25_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_ADDRESS 0xab9
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_BYTE_ADDRESS 0x2ae4
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_26_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_ADDRESS 0xaba
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_BYTE_ADDRESS 0x2ae8
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_27_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_ADDRESS 0xabb
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_BYTE_ADDRESS 0x2aec
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_28_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_ADDRESS 0xabc
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_BYTE_ADDRESS 0x2af0
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_29_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_ADDRESS 0xabd
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_BYTE_ADDRESS 0x2af4
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_30_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_ADDRESS 0xabe
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_BYTE_ADDRESS 0x2af8
/* Register: cap_dpr_csr.stats.sym_phv4_capture.sym_phv4_capture_31_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_ADDRESS 0xabf
#define CAP_DPR_CSR_STATS_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_BYTE_ADDRESS 0x2afc
/* Wide Register: cap_dpr_csr.stats.sym_phv5_capture                       */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_ADDRESS 0xac0
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_BYTE_ADDRESS 0x2b00
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_0_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_ADDRESS 0xac0
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_BYTE_ADDRESS 0x2b00
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_1_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_ADDRESS 0xac1
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_BYTE_ADDRESS 0x2b04
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_2_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_ADDRESS 0xac2
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_BYTE_ADDRESS 0x2b08
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_3_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_ADDRESS 0xac3
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_BYTE_ADDRESS 0x2b0c
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_4_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_ADDRESS 0xac4
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_BYTE_ADDRESS 0x2b10
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_5_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_ADDRESS 0xac5
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_BYTE_ADDRESS 0x2b14
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_6_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_ADDRESS 0xac6
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_BYTE_ADDRESS 0x2b18
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_7_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_ADDRESS 0xac7
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_BYTE_ADDRESS 0x2b1c
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_8_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_ADDRESS 0xac8
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_BYTE_ADDRESS 0x2b20
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_9_32      */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_ADDRESS 0xac9
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_BYTE_ADDRESS 0x2b24
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_10_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_ADDRESS 0xaca
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_BYTE_ADDRESS 0x2b28
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_11_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_ADDRESS 0xacb
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_BYTE_ADDRESS 0x2b2c
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_12_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_ADDRESS 0xacc
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_BYTE_ADDRESS 0x2b30
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_13_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_ADDRESS 0xacd
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_BYTE_ADDRESS 0x2b34
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_14_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_ADDRESS 0xace
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_BYTE_ADDRESS 0x2b38
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_15_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_ADDRESS 0xacf
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_BYTE_ADDRESS 0x2b3c
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_16_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_ADDRESS 0xad0
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_BYTE_ADDRESS 0x2b40
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_17_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_ADDRESS 0xad1
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_BYTE_ADDRESS 0x2b44
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_18_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_ADDRESS 0xad2
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_BYTE_ADDRESS 0x2b48
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_19_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_ADDRESS 0xad3
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_BYTE_ADDRESS 0x2b4c
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_20_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_ADDRESS 0xad4
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_BYTE_ADDRESS 0x2b50
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_21_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_ADDRESS 0xad5
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_BYTE_ADDRESS 0x2b54
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_22_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_ADDRESS 0xad6
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_BYTE_ADDRESS 0x2b58
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_23_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_ADDRESS 0xad7
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_BYTE_ADDRESS 0x2b5c
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_24_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_ADDRESS 0xad8
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_BYTE_ADDRESS 0x2b60
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_25_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_ADDRESS 0xad9
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_BYTE_ADDRESS 0x2b64
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_26_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_ADDRESS 0xada
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_BYTE_ADDRESS 0x2b68
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_27_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_ADDRESS 0xadb
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_BYTE_ADDRESS 0x2b6c
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_28_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_ADDRESS 0xadc
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_BYTE_ADDRESS 0x2b70
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_29_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_ADDRESS 0xadd
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_BYTE_ADDRESS 0x2b74
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_30_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_ADDRESS 0xade
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_BYTE_ADDRESS 0x2b78
/* Register: cap_dpr_csr.stats.sym_phv5_capture.sym_phv5_capture_31_32     */
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_ADDRESS 0xadf
#define CAP_DPR_CSR_STATS_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_BYTE_ADDRESS 0x2b7c
/* Wide Register: cap_dpr_csr.stats.sym_ohi_capture                        */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_ADDRESS 0xae0
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_BYTE_ADDRESS 0x2b80
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_0_32        */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_ADDRESS 0xae0
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_BYTE_ADDRESS 0x2b80
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_1_32        */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_ADDRESS 0xae1
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_BYTE_ADDRESS 0x2b84
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_2_32        */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_ADDRESS 0xae2
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_BYTE_ADDRESS 0x2b88
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_3_32        */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_ADDRESS 0xae3
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_BYTE_ADDRESS 0x2b8c
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_4_32        */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_ADDRESS 0xae4
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_BYTE_ADDRESS 0x2b90
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_5_32        */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_ADDRESS 0xae5
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_BYTE_ADDRESS 0x2b94
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_6_32        */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_ADDRESS 0xae6
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_BYTE_ADDRESS 0x2b98
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_7_32        */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_ADDRESS 0xae7
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_BYTE_ADDRESS 0x2b9c
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_8_32        */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_ADDRESS 0xae8
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_BYTE_ADDRESS 0x2ba0
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_9_32        */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_ADDRESS 0xae9
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_BYTE_ADDRESS 0x2ba4
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_10_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_ADDRESS 0xaea
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_BYTE_ADDRESS 0x2ba8
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_11_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_ADDRESS 0xaeb
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_BYTE_ADDRESS 0x2bac
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_12_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_ADDRESS 0xaec
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_BYTE_ADDRESS 0x2bb0
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_13_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_ADDRESS 0xaed
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_BYTE_ADDRESS 0x2bb4
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_14_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_ADDRESS 0xaee
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_BYTE_ADDRESS 0x2bb8
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_15_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_ADDRESS 0xaef
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_BYTE_ADDRESS 0x2bbc
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_16_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_ADDRESS 0xaf0
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_BYTE_ADDRESS 0x2bc0
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_17_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_ADDRESS 0xaf1
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_BYTE_ADDRESS 0x2bc4
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_18_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_ADDRESS 0xaf2
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_BYTE_ADDRESS 0x2bc8
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_19_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_ADDRESS 0xaf3
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_BYTE_ADDRESS 0x2bcc
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_20_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_ADDRESS 0xaf4
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_BYTE_ADDRESS 0x2bd0
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_21_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_ADDRESS 0xaf5
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_BYTE_ADDRESS 0x2bd4
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_22_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_ADDRESS 0xaf6
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_BYTE_ADDRESS 0x2bd8
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_23_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_ADDRESS 0xaf7
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_BYTE_ADDRESS 0x2bdc
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_24_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_ADDRESS 0xaf8
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_BYTE_ADDRESS 0x2be0
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_25_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_ADDRESS 0xaf9
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_BYTE_ADDRESS 0x2be4
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_26_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_ADDRESS 0xafa
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_BYTE_ADDRESS 0x2be8
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_27_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_ADDRESS 0xafb
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_BYTE_ADDRESS 0x2bec
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_28_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_ADDRESS 0xafc
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_BYTE_ADDRESS 0x2bf0
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_29_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_ADDRESS 0xafd
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_BYTE_ADDRESS 0x2bf4
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_30_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_ADDRESS 0xafe
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_BYTE_ADDRESS 0x2bf8
/* Register: cap_dpr_csr.stats.sym_ohi_capture.sym_ohi_capture_31_32       */
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_ADDRESS 0xaff
#define CAP_DPR_CSR_STATS_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_BYTE_ADDRESS 0x2bfc
/* Register: cap_dpr_csr.stats.sym_pktin_info_capture                      */
#define CAP_DPR_CSR_STATS_SYM_PKTIN_INFO_CAPTURE_ADDRESS 0xb00
#define CAP_DPR_CSR_STATS_SYM_PKTIN_INFO_CAPTURE_BYTE_ADDRESS 0x2c00
/* Register: cap_dpr_csr.stats.sta_spare                                   */
#define CAP_DPR_CSR_STATS_STA_SPARE_ADDRESS 0xb01
#define CAP_DPR_CSR_STATS_STA_SPARE_BYTE_ADDRESS 0x2c04
/* Register: cap_dpr_csr.stats.sta_credit                                  */
#define CAP_DPR_CSR_STATS_STA_CREDIT_ADDRESS 0xb02
#define CAP_DPR_CSR_STATS_STA_CREDIT_BYTE_ADDRESS 0x2c08
/* Register: cap_dpr_csr.stats.sta_fifo                                    */
#define CAP_DPR_CSR_STATS_STA_FIFO_ADDRESS 0xb03
#define CAP_DPR_CSR_STATS_STA_FIFO_BYTE_ADDRESS 0x2c0c
/* Wide Register: cap_dpr_csr.stats.sta_flop_fifo                          */
#define CAP_DPR_CSR_STATS_STA_FLOP_FIFO_ADDRESS 0xb04
#define CAP_DPR_CSR_STATS_STA_FLOP_FIFO_BYTE_ADDRESS 0x2c10
/* Register: cap_dpr_csr.stats.sta_flop_fifo.sta_flop_fifo_0_2             */
#define CAP_DPR_CSR_STATS_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_ADDRESS 0xb04
#define CAP_DPR_CSR_STATS_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_BYTE_ADDRESS 0x2c10
/* Register: cap_dpr_csr.stats.sta_flop_fifo.sta_flop_fifo_1_2             */
#define CAP_DPR_CSR_STATS_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_ADDRESS 0xb05
#define CAP_DPR_CSR_STATS_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_BYTE_ADDRESS 0x2c14
/* Wide Register: cap_dpr_csr.stats.CNT_interface                          */
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_ADDRESS 0xb10
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_BYTE_ADDRESS 0x2c40
/* Register: cap_dpr_csr.stats.CNT_interface.CNT_interface_0_11            */
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_0_11_ADDRESS 0xb10
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_0_11_BYTE_ADDRESS 0x2c40
/* Register: cap_dpr_csr.stats.CNT_interface.CNT_interface_1_11            */
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_1_11_ADDRESS 0xb11
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_1_11_BYTE_ADDRESS 0x2c44
/* Register: cap_dpr_csr.stats.CNT_interface.CNT_interface_2_11            */
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_2_11_ADDRESS 0xb12
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_2_11_BYTE_ADDRESS 0x2c48
/* Register: cap_dpr_csr.stats.CNT_interface.CNT_interface_3_11            */
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_3_11_ADDRESS 0xb13
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_3_11_BYTE_ADDRESS 0x2c4c
/* Register: cap_dpr_csr.stats.CNT_interface.CNT_interface_4_11            */
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_4_11_ADDRESS 0xb14
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_4_11_BYTE_ADDRESS 0x2c50
/* Register: cap_dpr_csr.stats.CNT_interface.CNT_interface_5_11            */
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_5_11_ADDRESS 0xb15
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_5_11_BYTE_ADDRESS 0x2c54
/* Register: cap_dpr_csr.stats.CNT_interface.CNT_interface_6_11            */
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_6_11_ADDRESS 0xb16
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_6_11_BYTE_ADDRESS 0x2c58
/* Register: cap_dpr_csr.stats.CNT_interface.CNT_interface_7_11            */
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_7_11_ADDRESS 0xb17
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_7_11_BYTE_ADDRESS 0x2c5c
/* Register: cap_dpr_csr.stats.CNT_interface.CNT_interface_8_11            */
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_8_11_ADDRESS 0xb18
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_8_11_BYTE_ADDRESS 0x2c60
/* Register: cap_dpr_csr.stats.CNT_interface.CNT_interface_9_11            */
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_9_11_ADDRESS 0xb19
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_9_11_BYTE_ADDRESS 0x2c64
/* Register: cap_dpr_csr.stats.CNT_interface.CNT_interface_10_11           */
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_10_11_ADDRESS 0xb1a
#define CAP_DPR_CSR_STATS_CNT_INTERFACE_CNT_INTERFACE_10_11_BYTE_ADDRESS 0x2c68
/* Wide Register: cap_dpr_csr.stats.CNT_drop                               */
#define CAP_DPR_CSR_STATS_CNT_DROP_ADDRESS 0xb20
#define CAP_DPR_CSR_STATS_CNT_DROP_BYTE_ADDRESS 0x2c80
/* Register: cap_dpr_csr.stats.CNT_drop.CNT_drop_0_3                       */
#define CAP_DPR_CSR_STATS_CNT_DROP_CNT_DROP_0_3_ADDRESS 0xb20
#define CAP_DPR_CSR_STATS_CNT_DROP_CNT_DROP_0_3_BYTE_ADDRESS 0x2c80
/* Register: cap_dpr_csr.stats.CNT_drop.CNT_drop_1_3                       */
#define CAP_DPR_CSR_STATS_CNT_DROP_CNT_DROP_1_3_ADDRESS 0xb21
#define CAP_DPR_CSR_STATS_CNT_DROP_CNT_DROP_1_3_BYTE_ADDRESS 0x2c84
/* Register: cap_dpr_csr.stats.CNT_drop.CNT_drop_2_3                       */
#define CAP_DPR_CSR_STATS_CNT_DROP_CNT_DROP_2_3_ADDRESS 0xb22
#define CAP_DPR_CSR_STATS_CNT_DROP_CNT_DROP_2_3_BYTE_ADDRESS 0x2c88
/* Wide Register: cap_dpr_csr.stats.SAT_dpr_err                            */
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_ADDRESS 0xb30
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_BYTE_ADDRESS 0x2cc0
/* Register: cap_dpr_csr.stats.SAT_dpr_err.SAT_dpr_err_0_9                 */
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ADDRESS 0xb30
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_0_9_BYTE_ADDRESS 0x2cc0
/* Register: cap_dpr_csr.stats.SAT_dpr_err.SAT_dpr_err_1_9                 */
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ADDRESS 0xb31
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_1_9_BYTE_ADDRESS 0x2cc4
/* Register: cap_dpr_csr.stats.SAT_dpr_err.SAT_dpr_err_2_9                 */
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ADDRESS 0xb32
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_2_9_BYTE_ADDRESS 0x2cc8
/* Register: cap_dpr_csr.stats.SAT_dpr_err.SAT_dpr_err_3_9                 */
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ADDRESS 0xb33
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_3_9_BYTE_ADDRESS 0x2ccc
/* Register: cap_dpr_csr.stats.SAT_dpr_err.SAT_dpr_err_4_9                 */
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ADDRESS 0xb34
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_4_9_BYTE_ADDRESS 0x2cd0
/* Register: cap_dpr_csr.stats.SAT_dpr_err.SAT_dpr_err_5_9                 */
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ADDRESS 0xb35
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_5_9_BYTE_ADDRESS 0x2cd4
/* Register: cap_dpr_csr.stats.SAT_dpr_err.SAT_dpr_err_6_9                 */
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ADDRESS 0xb36
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_6_9_BYTE_ADDRESS 0x2cd8
/* Register: cap_dpr_csr.stats.SAT_dpr_err.SAT_dpr_err_7_9                 */
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ADDRESS 0xb37
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_7_9_BYTE_ADDRESS 0x2cdc
/* Register: cap_dpr_csr.stats.SAT_dpr_err.SAT_dpr_err_8_9                 */
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ADDRESS 0xb38
#define CAP_DPR_CSR_STATS_SAT_DPR_ERR_SAT_DPR_ERR_8_9_BYTE_ADDRESS 0x2ce0
/* Wide Register: cap_dpr_csr.stats.SAT_dpr_ff_err                         */
#define CAP_DPR_CSR_STATS_SAT_DPR_FF_ERR_ADDRESS 0xb40
#define CAP_DPR_CSR_STATS_SAT_DPR_FF_ERR_BYTE_ADDRESS 0x2d00
/* Register: cap_dpr_csr.stats.SAT_dpr_ff_err.SAT_dpr_ff_err_0_3           */
#define CAP_DPR_CSR_STATS_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_ADDRESS 0xb40
#define CAP_DPR_CSR_STATS_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_BYTE_ADDRESS 0x2d00
/* Register: cap_dpr_csr.stats.SAT_dpr_ff_err.SAT_dpr_ff_err_1_3           */
#define CAP_DPR_CSR_STATS_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_ADDRESS 0xb41
#define CAP_DPR_CSR_STATS_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_BYTE_ADDRESS 0x2d04
/* Register: cap_dpr_csr.stats.SAT_dpr_ff_err.SAT_dpr_ff_err_2_3           */
#define CAP_DPR_CSR_STATS_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_ADDRESS 0xb42
#define CAP_DPR_CSR_STATS_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_BYTE_ADDRESS 0x2d08
/* Wide Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_ovfl_err               */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_ADDRESS 0xb48
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_BYTE_ADDRESS 0x2d20
/* Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_ovfl_err.SAT_dpr_flop_ff_ovfl_err_0_6 */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_ADDRESS 0xb48
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_BYTE_ADDRESS 0x2d20
/* Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_ovfl_err.SAT_dpr_flop_ff_ovfl_err_1_6 */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_ADDRESS 0xb49
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_BYTE_ADDRESS 0x2d24
/* Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_ovfl_err.SAT_dpr_flop_ff_ovfl_err_2_6 */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_ADDRESS 0xb4a
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_BYTE_ADDRESS 0x2d28
/* Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_ovfl_err.SAT_dpr_flop_ff_ovfl_err_3_6 */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_ADDRESS 0xb4b
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_BYTE_ADDRESS 0x2d2c
/* Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_ovfl_err.SAT_dpr_flop_ff_ovfl_err_4_6 */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_ADDRESS 0xb4c
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_BYTE_ADDRESS 0x2d30
/* Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_ovfl_err.SAT_dpr_flop_ff_ovfl_err_5_6 */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_ADDRESS 0xb4d
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_BYTE_ADDRESS 0x2d34
/* Wide Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_undflow_err            */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_ADDRESS 0xb50
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_BYTE_ADDRESS 0x2d40
/* Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_undflow_err.SAT_dpr_flop_ff_undflow_err_0_6 */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_ADDRESS 0xb50
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_BYTE_ADDRESS 0x2d40
/* Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_undflow_err.SAT_dpr_flop_ff_undflow_err_1_6 */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_ADDRESS 0xb51
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_BYTE_ADDRESS 0x2d44
/* Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_undflow_err.SAT_dpr_flop_ff_undflow_err_2_6 */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_ADDRESS 0xb52
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_BYTE_ADDRESS 0x2d48
/* Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_undflow_err.SAT_dpr_flop_ff_undflow_err_3_6 */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_ADDRESS 0xb53
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_BYTE_ADDRESS 0x2d4c
/* Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_undflow_err.SAT_dpr_flop_ff_undflow_err_4_6 */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_ADDRESS 0xb54
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_BYTE_ADDRESS 0x2d50
/* Register: cap_dpr_csr.stats.SAT_dpr_flop_ff_undflow_err.SAT_dpr_flop_ff_undflow_err_5_6 */
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_ADDRESS 0xb55
#define CAP_DPR_CSR_STATS_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_BYTE_ADDRESS 0x2d54
/* Register: cap_dpr_csr.stats.SAT_dpr_credit_err                          */
#define CAP_DPR_CSR_STATS_SAT_DPR_CREDIT_ERR_ADDRESS 0xb58
#define CAP_DPR_CSR_STATS_SAT_DPR_CREDIT_ERR_BYTE_ADDRESS 0x2d60
/* Wide Register: cap_dpr_csr.stats.SAT_dpr_spare_err                      */
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_ADDRESS 0xb60
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_BYTE_ADDRESS 0x2d80
/* Register: cap_dpr_csr.stats.SAT_dpr_spare_err.SAT_dpr_spare_err_0_8     */
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_ADDRESS 0xb60
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_BYTE_ADDRESS 0x2d80
/* Register: cap_dpr_csr.stats.SAT_dpr_spare_err.SAT_dpr_spare_err_1_8     */
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_ADDRESS 0xb61
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_BYTE_ADDRESS 0x2d84
/* Register: cap_dpr_csr.stats.SAT_dpr_spare_err.SAT_dpr_spare_err_2_8     */
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_ADDRESS 0xb62
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_BYTE_ADDRESS 0x2d88
/* Register: cap_dpr_csr.stats.SAT_dpr_spare_err.SAT_dpr_spare_err_3_8     */
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_ADDRESS 0xb63
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_BYTE_ADDRESS 0x2d8c
/* Register: cap_dpr_csr.stats.SAT_dpr_spare_err.SAT_dpr_spare_err_4_8     */
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_ADDRESS 0xb64
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_BYTE_ADDRESS 0x2d90
/* Register: cap_dpr_csr.stats.SAT_dpr_spare_err.SAT_dpr_spare_err_5_8     */
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_ADDRESS 0xb65
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_BYTE_ADDRESS 0x2d94
/* Register: cap_dpr_csr.stats.SAT_dpr_spare_err.SAT_dpr_spare_err_6_8     */
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_ADDRESS 0xb66
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_BYTE_ADDRESS 0x2d98
/* Register: cap_dpr_csr.stats.SAT_dpr_spare_err.SAT_dpr_spare_err_7_8     */
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_ADDRESS 0xb67
#define CAP_DPR_CSR_STATS_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_BYTE_ADDRESS 0x2d9c
/* Wide Register: cap_dpr_csr.stats.CNT_ecc_err                            */
#define CAP_DPR_CSR_STATS_CNT_ECC_ERR_ADDRESS 0xb68
#define CAP_DPR_CSR_STATS_CNT_ECC_ERR_BYTE_ADDRESS 0x2da0
/* Register: cap_dpr_csr.stats.CNT_ecc_err.CNT_ecc_err_0_3                 */
#define CAP_DPR_CSR_STATS_CNT_ECC_ERR_CNT_ECC_ERR_0_3_ADDRESS 0xb68
#define CAP_DPR_CSR_STATS_CNT_ECC_ERR_CNT_ECC_ERR_0_3_BYTE_ADDRESS 0x2da0
/* Register: cap_dpr_csr.stats.CNT_ecc_err.CNT_ecc_err_1_3                 */
#define CAP_DPR_CSR_STATS_CNT_ECC_ERR_CNT_ECC_ERR_1_3_ADDRESS 0xb69
#define CAP_DPR_CSR_STATS_CNT_ECC_ERR_CNT_ECC_ERR_1_3_BYTE_ADDRESS 0x2da4
/* Register: cap_dpr_csr.stats.CNT_ecc_err.CNT_ecc_err_2_3                 */
#define CAP_DPR_CSR_STATS_CNT_ECC_ERR_CNT_ECC_ERR_2_3_ADDRESS 0xb6a
#define CAP_DPR_CSR_STATS_CNT_ECC_ERR_CNT_ECC_ERR_2_3_BYTE_ADDRESS 0x2da8
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_phv                            */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_ADDRESS 0xb6c
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_BYTE_ADDRESS 0x2db0
/* Register: cap_dpr_csr.stats.CNT_dpr_phv.CNT_dpr_phv_0_2                 */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_CNT_DPR_PHV_0_2_ADDRESS 0xb6c
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_CNT_DPR_PHV_0_2_BYTE_ADDRESS 0x2db0
/* Register: cap_dpr_csr.stats.CNT_dpr_phv.CNT_dpr_phv_1_2                 */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_CNT_DPR_PHV_1_2_ADDRESS 0xb6d
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_CNT_DPR_PHV_1_2_BYTE_ADDRESS 0x2db4
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_ohi                            */
#define CAP_DPR_CSR_STATS_CNT_DPR_OHI_ADDRESS 0xb6e
#define CAP_DPR_CSR_STATS_CNT_DPR_OHI_BYTE_ADDRESS 0x2db8
/* Register: cap_dpr_csr.stats.CNT_dpr_ohi.CNT_dpr_ohi_0_2                 */
#define CAP_DPR_CSR_STATS_CNT_DPR_OHI_CNT_DPR_OHI_0_2_ADDRESS 0xb6e
#define CAP_DPR_CSR_STATS_CNT_DPR_OHI_CNT_DPR_OHI_0_2_BYTE_ADDRESS 0x2db8
/* Register: cap_dpr_csr.stats.CNT_dpr_ohi.CNT_dpr_ohi_1_2                 */
#define CAP_DPR_CSR_STATS_CNT_DPR_OHI_CNT_DPR_OHI_1_2_ADDRESS 0xb6f
#define CAP_DPR_CSR_STATS_CNT_DPR_OHI_CNT_DPR_OHI_1_2_BYTE_ADDRESS 0x2dbc
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_pktin                          */
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTIN_ADDRESS 0xb70
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTIN_BYTE_ADDRESS 0x2dc0
/* Register: cap_dpr_csr.stats.CNT_dpr_pktin.CNT_dpr_pktin_0_2             */
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_ADDRESS 0xb70
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_BYTE_ADDRESS 0x2dc0
/* Register: cap_dpr_csr.stats.CNT_dpr_pktin.CNT_dpr_pktin_1_2             */
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_ADDRESS 0xb71
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_BYTE_ADDRESS 0x2dc4
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_pktout                         */
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTOUT_ADDRESS 0xb72
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTOUT_BYTE_ADDRESS 0x2dc8
/* Register: cap_dpr_csr.stats.CNT_dpr_pktout.CNT_dpr_pktout_0_2           */
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_ADDRESS 0xb72
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_BYTE_ADDRESS 0x2dc8
/* Register: cap_dpr_csr.stats.CNT_dpr_pktout.CNT_dpr_pktout_1_2           */
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_ADDRESS 0xb73
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_BYTE_ADDRESS 0x2dcc
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_phv_drop                       */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_ADDRESS 0xb74
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_BYTE_ADDRESS 0x2dd0
/* Register: cap_dpr_csr.stats.CNT_dpr_phv_drop.CNT_dpr_phv_drop_0_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_ADDRESS 0xb74
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_BYTE_ADDRESS 0x2dd0
/* Register: cap_dpr_csr.stats.CNT_dpr_phv_drop.CNT_dpr_phv_drop_1_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_ADDRESS 0xb75
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_BYTE_ADDRESS 0x2dd4
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_phv_no_data                    */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_NO_DATA_ADDRESS 0xb76
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_NO_DATA_BYTE_ADDRESS 0x2dd8
/* Register: cap_dpr_csr.stats.CNT_dpr_phv_no_data.CNT_dpr_phv_no_data_0_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_ADDRESS 0xb76
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_BYTE_ADDRESS 0x2dd8
/* Register: cap_dpr_csr.stats.CNT_dpr_phv_no_data.CNT_dpr_phv_no_data_1_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_ADDRESS 0xb77
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_BYTE_ADDRESS 0x2ddc
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_phv_drop_no_data               */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_NO_DATA_ADDRESS 0xb78
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_NO_DATA_BYTE_ADDRESS 0x2de0
/* Register: cap_dpr_csr.stats.CNT_dpr_phv_drop_no_data.CNT_dpr_phv_drop_no_data_0_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_ADDRESS 0xb78
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_BYTE_ADDRESS 0x2de0
/* Register: cap_dpr_csr.stats.CNT_dpr_phv_drop_no_data.CNT_dpr_phv_drop_no_data_1_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_ADDRESS 0xb79
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_BYTE_ADDRESS 0x2de4
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_phv_drop_no_data_drop          */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_NO_DATA_DROP_ADDRESS 0xb7a
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_NO_DATA_DROP_BYTE_ADDRESS 0x2de8
/* Register: cap_dpr_csr.stats.CNT_dpr_phv_drop_no_data_drop.CNT_dpr_phv_drop_no_data_drop_0_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_ADDRESS 0xb7a
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_BYTE_ADDRESS 0x2de8
/* Register: cap_dpr_csr.stats.CNT_dpr_phv_drop_no_data_drop.CNT_dpr_phv_drop_no_data_drop_1_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_ADDRESS 0xb7b
#define CAP_DPR_CSR_STATS_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_BYTE_ADDRESS 0x2dec
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_padded                         */
#define CAP_DPR_CSR_STATS_CNT_DPR_PADDED_ADDRESS 0xb7c
#define CAP_DPR_CSR_STATS_CNT_DPR_PADDED_BYTE_ADDRESS 0x2df0
/* Register: cap_dpr_csr.stats.CNT_dpr_padded.CNT_dpr_padded_0_2           */
#define CAP_DPR_CSR_STATS_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_ADDRESS 0xb7c
#define CAP_DPR_CSR_STATS_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_BYTE_ADDRESS 0x2df0
/* Register: cap_dpr_csr.stats.CNT_dpr_padded.CNT_dpr_padded_1_2           */
#define CAP_DPR_CSR_STATS_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_ADDRESS 0xb7d
#define CAP_DPR_CSR_STATS_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_BYTE_ADDRESS 0x2df4
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_pktout_phv_drop                */
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTOUT_PHV_DROP_ADDRESS 0xb7e
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTOUT_PHV_DROP_BYTE_ADDRESS 0x2df8
/* Register: cap_dpr_csr.stats.CNT_dpr_pktout_phv_drop.CNT_dpr_pktout_phv_drop_0_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_ADDRESS 0xb7e
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_BYTE_ADDRESS 0x2df8
/* Register: cap_dpr_csr.stats.CNT_dpr_pktout_phv_drop.CNT_dpr_pktout_phv_drop_1_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_ADDRESS 0xb7f
#define CAP_DPR_CSR_STATS_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_BYTE_ADDRESS 0x2dfc
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_crc_rw                         */
#define CAP_DPR_CSR_STATS_CNT_DPR_CRC_RW_ADDRESS 0xb80
#define CAP_DPR_CSR_STATS_CNT_DPR_CRC_RW_BYTE_ADDRESS 0x2e00
/* Register: cap_dpr_csr.stats.CNT_dpr_crc_rw.CNT_dpr_crc_rw_0_2           */
#define CAP_DPR_CSR_STATS_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_ADDRESS 0xb80
#define CAP_DPR_CSR_STATS_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_BYTE_ADDRESS 0x2e00
/* Register: cap_dpr_csr.stats.CNT_dpr_crc_rw.CNT_dpr_crc_rw_1_2           */
#define CAP_DPR_CSR_STATS_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_ADDRESS 0xb81
#define CAP_DPR_CSR_STATS_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_BYTE_ADDRESS 0x2e04
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_0                      */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_0_ADDRESS 0xb82
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_0_BYTE_ADDRESS 0x2e08
/* Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_0.CNT_dpr_csum_rw_0_0_2     */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_ADDRESS 0xb82
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_BYTE_ADDRESS 0x2e08
/* Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_0.CNT_dpr_csum_rw_0_1_2     */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_ADDRESS 0xb83
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_BYTE_ADDRESS 0x2e0c
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_1                      */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_1_ADDRESS 0xb84
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_1_BYTE_ADDRESS 0x2e10
/* Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_1.CNT_dpr_csum_rw_1_0_2     */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_ADDRESS 0xb84
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_BYTE_ADDRESS 0x2e10
/* Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_1.CNT_dpr_csum_rw_1_1_2     */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_ADDRESS 0xb85
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_BYTE_ADDRESS 0x2e14
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_2                      */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_2_ADDRESS 0xb86
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_2_BYTE_ADDRESS 0x2e18
/* Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_2.CNT_dpr_csum_rw_2_0_2     */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_ADDRESS 0xb86
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_BYTE_ADDRESS 0x2e18
/* Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_2.CNT_dpr_csum_rw_2_1_2     */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_ADDRESS 0xb87
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_BYTE_ADDRESS 0x2e1c
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_3                      */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_3_ADDRESS 0xb88
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_3_BYTE_ADDRESS 0x2e20
/* Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_3.CNT_dpr_csum_rw_3_0_2     */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_ADDRESS 0xb88
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_BYTE_ADDRESS 0x2e20
/* Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_3.CNT_dpr_csum_rw_3_1_2     */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_ADDRESS 0xb89
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_BYTE_ADDRESS 0x2e24
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_4                      */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_4_ADDRESS 0xb8a
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_4_BYTE_ADDRESS 0x2e28
/* Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_4.CNT_dpr_csum_rw_4_0_2     */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_ADDRESS 0xb8a
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_BYTE_ADDRESS 0x2e28
/* Register: cap_dpr_csr.stats.CNT_dpr_csum_rw_4.CNT_dpr_csum_rw_4_1_2     */
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_ADDRESS 0xb8b
#define CAP_DPR_CSR_STATS_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_BYTE_ADDRESS 0x2e2c
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_0                        */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_0_ADDRESS 0xb8c
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_0_BYTE_ADDRESS 0x2e30
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_0.CNT_dpr_spare_0_0_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_ADDRESS 0xb8c
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_BYTE_ADDRESS 0x2e30
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_0.CNT_dpr_spare_0_1_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_ADDRESS 0xb8d
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_BYTE_ADDRESS 0x2e34
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_1                        */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_1_ADDRESS 0xb8e
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_1_BYTE_ADDRESS 0x2e38
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_1.CNT_dpr_spare_1_0_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_ADDRESS 0xb8e
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_BYTE_ADDRESS 0x2e38
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_1.CNT_dpr_spare_1_1_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_ADDRESS 0xb8f
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_BYTE_ADDRESS 0x2e3c
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_2                        */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_2_ADDRESS 0xb90
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_2_BYTE_ADDRESS 0x2e40
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_2.CNT_dpr_spare_2_0_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_ADDRESS 0xb90
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_BYTE_ADDRESS 0x2e40
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_2.CNT_dpr_spare_2_1_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_ADDRESS 0xb91
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_BYTE_ADDRESS 0x2e44
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_3                        */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_3_ADDRESS 0xb92
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_3_BYTE_ADDRESS 0x2e48
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_3.CNT_dpr_spare_3_0_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_ADDRESS 0xb92
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_BYTE_ADDRESS 0x2e48
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_3.CNT_dpr_spare_3_1_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_ADDRESS 0xb93
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_BYTE_ADDRESS 0x2e4c
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_4                        */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_4_ADDRESS 0xb94
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_4_BYTE_ADDRESS 0x2e50
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_4.CNT_dpr_spare_4_0_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_ADDRESS 0xb94
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_BYTE_ADDRESS 0x2e50
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_4.CNT_dpr_spare_4_1_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_ADDRESS 0xb95
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_BYTE_ADDRESS 0x2e54
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_5                        */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_5_ADDRESS 0xb96
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_5_BYTE_ADDRESS 0x2e58
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_5.CNT_dpr_spare_5_0_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_ADDRESS 0xb96
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_BYTE_ADDRESS 0x2e58
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_5.CNT_dpr_spare_5_1_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_ADDRESS 0xb97
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_BYTE_ADDRESS 0x2e5c
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_6                        */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_6_ADDRESS 0xb98
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_6_BYTE_ADDRESS 0x2e60
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_6.CNT_dpr_spare_6_0_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_ADDRESS 0xb98
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_BYTE_ADDRESS 0x2e60
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_6.CNT_dpr_spare_6_1_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_ADDRESS 0xb99
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_BYTE_ADDRESS 0x2e64
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_7                        */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_7_ADDRESS 0xb9a
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_7_BYTE_ADDRESS 0x2e68
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_7.CNT_dpr_spare_7_0_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_ADDRESS 0xb9a
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_BYTE_ADDRESS 0x2e68
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_7.CNT_dpr_spare_7_1_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_ADDRESS 0xb9b
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_BYTE_ADDRESS 0x2e6c
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_8                        */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_8_ADDRESS 0xb9c
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_8_BYTE_ADDRESS 0x2e70
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_8.CNT_dpr_spare_8_0_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_ADDRESS 0xb9c
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_BYTE_ADDRESS 0x2e70
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_8.CNT_dpr_spare_8_1_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_ADDRESS 0xb9d
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_BYTE_ADDRESS 0x2e74
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_9                        */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_9_ADDRESS 0xb9e
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_9_BYTE_ADDRESS 0x2e78
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_9.CNT_dpr_spare_9_0_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_ADDRESS 0xb9e
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_BYTE_ADDRESS 0x2e78
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_9.CNT_dpr_spare_9_1_2         */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_ADDRESS 0xb9f
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_BYTE_ADDRESS 0x2e7c
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_10                       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_10_ADDRESS 0xba0
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_10_BYTE_ADDRESS 0x2e80
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_10.CNT_dpr_spare_10_0_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_ADDRESS 0xba0
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_BYTE_ADDRESS 0x2e80
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_10.CNT_dpr_spare_10_1_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_ADDRESS 0xba1
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_BYTE_ADDRESS 0x2e84
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_11                       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_11_ADDRESS 0xba2
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_11_BYTE_ADDRESS 0x2e88
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_11.CNT_dpr_spare_11_0_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_ADDRESS 0xba2
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_BYTE_ADDRESS 0x2e88
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_11.CNT_dpr_spare_11_1_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_ADDRESS 0xba3
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_BYTE_ADDRESS 0x2e8c
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_12                       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_12_ADDRESS 0xba4
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_12_BYTE_ADDRESS 0x2e90
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_12.CNT_dpr_spare_12_0_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_ADDRESS 0xba4
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_BYTE_ADDRESS 0x2e90
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_12.CNT_dpr_spare_12_1_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_ADDRESS 0xba5
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_BYTE_ADDRESS 0x2e94
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_13                       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_13_ADDRESS 0xba6
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_13_BYTE_ADDRESS 0x2e98
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_13.CNT_dpr_spare_13_0_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_ADDRESS 0xba6
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_BYTE_ADDRESS 0x2e98
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_13.CNT_dpr_spare_13_1_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_ADDRESS 0xba7
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_BYTE_ADDRESS 0x2e9c
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_14                       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_14_ADDRESS 0xba8
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_14_BYTE_ADDRESS 0x2ea0
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_14.CNT_dpr_spare_14_0_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_ADDRESS 0xba8
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_BYTE_ADDRESS 0x2ea0
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_14.CNT_dpr_spare_14_1_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_ADDRESS 0xba9
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_BYTE_ADDRESS 0x2ea4
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_15                       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_15_ADDRESS 0xbaa
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_15_BYTE_ADDRESS 0x2ea8
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_15.CNT_dpr_spare_15_0_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_ADDRESS 0xbaa
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_BYTE_ADDRESS 0x2ea8
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_15.CNT_dpr_spare_15_1_2       */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_ADDRESS 0xbab
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_BYTE_ADDRESS 0x2eac
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_byte_0                   */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_0_ADDRESS 0xbac
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_0_BYTE_ADDRESS 0x2eb0
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_byte_0.CNT_dpr_spare_byte_0_0_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_ADDRESS 0xbac
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_BYTE_ADDRESS 0x2eb0
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_byte_0.CNT_dpr_spare_byte_0_1_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_ADDRESS 0xbad
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_BYTE_ADDRESS 0x2eb4
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_byte_1                   */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_1_ADDRESS 0xbae
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_1_BYTE_ADDRESS 0x2eb8
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_byte_1.CNT_dpr_spare_byte_1_0_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_ADDRESS 0xbae
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_BYTE_ADDRESS 0x2eb8
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_byte_1.CNT_dpr_spare_byte_1_1_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_ADDRESS 0xbaf
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_BYTE_ADDRESS 0x2ebc
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_byte_2                   */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_2_ADDRESS 0xbb0
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_2_BYTE_ADDRESS 0x2ec0
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_byte_2.CNT_dpr_spare_byte_2_0_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_ADDRESS 0xbb0
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_BYTE_ADDRESS 0x2ec0
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_byte_2.CNT_dpr_spare_byte_2_1_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_ADDRESS 0xbb1
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_BYTE_ADDRESS 0x2ec4
/* Wide Register: cap_dpr_csr.stats.CNT_dpr_spare_byte_3                   */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_3_ADDRESS 0xbb2
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_3_BYTE_ADDRESS 0x2ec8
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_byte_3.CNT_dpr_spare_byte_3_0_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_ADDRESS 0xbb2
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_BYTE_ADDRESS 0x2ec8
/* Register: cap_dpr_csr.stats.CNT_dpr_spare_byte_3.CNT_dpr_spare_byte_3_1_2 */
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_ADDRESS 0xbb3
#define CAP_DPR_CSR_STATS_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_BYTE_ADDRESS 0x2ecc
/* Addressmap: cap_dpr_csr.mem                                             */
#define CAP_DPR_CSR_MEM_ADDRESS 0x20000
#define CAP_DPR_CSR_MEM_BYTE_ADDRESS 0x80000
/* Wide Memory: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram                    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ADDRESS 0x20000
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_BYTE_ADDRESS 0x80000
/* Wide Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry            */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ADDRESS 0x20000
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_BYTE_ADDRESS 0x80000
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ARRAY_COUNT 0x340
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ARRAY_INDEX_MAX 0x33f
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_0_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_ADDRESS 0x20000
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x80000
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_1_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_ADDRESS 0x20001
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x80004
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_2_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_ADDRESS 0x20002
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x80008
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_3_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_ADDRESS 0x20003
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x8000c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_4_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_ADDRESS 0x20004
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x80010
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_5_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_ADDRESS 0x20005
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x80014
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_6_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_ADDRESS 0x20006
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x80018
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_7_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_ADDRESS 0x20007
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x8001c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_8_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_ADDRESS 0x20008
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x80020
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_9_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_ADDRESS 0x20009
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x80024
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_10_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_ADDRESS 0x2000a
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x80028
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_11_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_ADDRESS 0x2000b
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x8002c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_12_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_ADDRESS 0x2000c
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x80030
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_13_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_ADDRESS 0x2000d
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x80034
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_14_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_ADDRESS 0x2000e
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x80038
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_15_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_ADDRESS 0x2000f
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x8003c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_16_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_ADDRESS 0x20010
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x80040
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_17_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_ADDRESS 0x20011
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x80044
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_18_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_18_32_ADDRESS 0x20012
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x80048
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_19_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_19_32_ADDRESS 0x20013
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x8004c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_20_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_20_32_ADDRESS 0x20014
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x80050
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_21_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_21_32_ADDRESS 0x20015
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x80054
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_22_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_22_32_ADDRESS 0x20016
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x80058
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_23_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_23_32_ADDRESS 0x20017
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x8005c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_24_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_24_32_ADDRESS 0x20018
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x80060
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_25_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_25_32_ADDRESS 0x20019
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x80064
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_26_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_26_32_ADDRESS 0x2001a
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x80068
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_27_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_27_32_ADDRESS 0x2001b
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x8006c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_28_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_28_32_ADDRESS 0x2001c
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x80070
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_29_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_29_32_ADDRESS 0x2001d
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x80074
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_30_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_30_32_ADDRESS 0x2001e
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x80078
/* Register: cap_dpr_csr.mem.dhs_dpr_pktin_fifo_sram.entry.entry_31_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_31_32_ADDRESS 0x2001f
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x8007c
/* Register: cap_dpr_csr.mem.cfg_dpr_pktin_fifo                            */
#define CAP_DPR_CSR_MEM_CFG_DPR_PKTIN_FIFO_ADDRESS 0x28000
#define CAP_DPR_CSR_MEM_CFG_DPR_PKTIN_FIFO_BYTE_ADDRESS 0xa0000
/* Wide Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_pktin_fifo             */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PKTIN_FIFO_ADDRESS 0x28002
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PKTIN_FIFO_BYTE_ADDRESS 0xa0008
/* Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_pktin_fifo.sta_srams_ecc_dpr_pktin_fifo_0_2 */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_ADDRESS 0x28002
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_BYTE_ADDRESS 0xa0008
/* Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_pktin_fifo.sta_srams_ecc_dpr_pktin_fifo_1_2 */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_ADDRESS 0x28003
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BYTE_ADDRESS 0xa000c
/* Register: cap_dpr_csr.mem.sta_ff_ptr_dpr_pktin_fifo                     */
#define CAP_DPR_CSR_MEM_STA_FF_PTR_DPR_PKTIN_FIFO_ADDRESS 0x28004
#define CAP_DPR_CSR_MEM_STA_FF_PTR_DPR_PKTIN_FIFO_BYTE_ADDRESS 0xa0010
/* Register: cap_dpr_csr.mem.cfw_ff_dpr_pktin_fifo                         */
#define CAP_DPR_CSR_MEM_CFW_FF_DPR_PKTIN_FIFO_ADDRESS 0x28005
#define CAP_DPR_CSR_MEM_CFW_FF_DPR_PKTIN_FIFO_BYTE_ADDRESS 0xa0014
/* Wide Memory: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram                     */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ADDRESS 0x2c000
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_BYTE_ADDRESS 0xb0000
/* Wide Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry             */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ADDRESS 0x2c000
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_BYTE_ADDRESS 0xb0000
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ARRAY_COUNT 0x200
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ARRAY_INDEX_MAX 0x1ff
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_0_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_ADDRESS 0x2c000
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0xb0000
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_1_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_ADDRESS 0x2c001
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0xb0004
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_2_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_ADDRESS 0x2c002
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0xb0008
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_3_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_ADDRESS 0x2c003
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0xb000c
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_4_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_ADDRESS 0x2c004
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0xb0010
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_5_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_ADDRESS 0x2c005
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0xb0014
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_6_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_ADDRESS 0x2c006
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0xb0018
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_7_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_ADDRESS 0x2c007
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0xb001c
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_8_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_ADDRESS 0x2c008
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0xb0020
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_9_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_ADDRESS 0x2c009
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0xb0024
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_10_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_ADDRESS 0x2c00a
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0xb0028
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_11_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_ADDRESS 0x2c00b
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0xb002c
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_12_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_ADDRESS 0x2c00c
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0xb0030
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_13_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_ADDRESS 0x2c00d
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0xb0034
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_14_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_ADDRESS 0x2c00e
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0xb0038
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_15_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_ADDRESS 0x2c00f
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0xb003c
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_16_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_ADDRESS 0x2c010
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0xb0040
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_17_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_ADDRESS 0x2c011
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0xb0044
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_18_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_18_32_ADDRESS 0x2c012
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0xb0048
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_19_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_19_32_ADDRESS 0x2c013
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0xb004c
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_20_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_20_32_ADDRESS 0x2c014
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0xb0050
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_21_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_21_32_ADDRESS 0x2c015
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0xb0054
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_22_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_22_32_ADDRESS 0x2c016
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0xb0058
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_23_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_23_32_ADDRESS 0x2c017
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0xb005c
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_24_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_24_32_ADDRESS 0x2c018
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0xb0060
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_25_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_25_32_ADDRESS 0x2c019
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0xb0064
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_26_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_26_32_ADDRESS 0x2c01a
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0xb0068
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_27_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_27_32_ADDRESS 0x2c01b
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0xb006c
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_28_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_28_32_ADDRESS 0x2c01c
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0xb0070
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_29_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_29_32_ADDRESS 0x2c01d
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0xb0074
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_30_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_30_32_ADDRESS 0x2c01e
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0xb0078
/* Register: cap_dpr_csr.mem.dhs_dpr_csum_fifo_sram.entry.entry_31_32      */
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_31_32_ADDRESS 0x2c01f
#define CAP_DPR_CSR_MEM_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0xb007c
/* Register: cap_dpr_csr.mem.cfg_dpr_csum_fifo                             */
#define CAP_DPR_CSR_MEM_CFG_DPR_CSUM_FIFO_ADDRESS 0x30000
#define CAP_DPR_CSR_MEM_CFG_DPR_CSUM_FIFO_BYTE_ADDRESS 0xc0000
/* Wide Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_csum_fifo              */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_CSUM_FIFO_ADDRESS 0x30002
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_CSUM_FIFO_BYTE_ADDRESS 0xc0008
/* Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_csum_fifo.sta_srams_ecc_dpr_csum_fifo_0_2 */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_ADDRESS 0x30002
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_BYTE_ADDRESS 0xc0008
/* Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_csum_fifo.sta_srams_ecc_dpr_csum_fifo_1_2 */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_ADDRESS 0x30003
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BYTE_ADDRESS 0xc000c
/* Register: cap_dpr_csr.mem.sta_ff_ptr_dpr_csum_fifo                      */
#define CAP_DPR_CSR_MEM_STA_FF_PTR_DPR_CSUM_FIFO_ADDRESS 0x30004
#define CAP_DPR_CSR_MEM_STA_FF_PTR_DPR_CSUM_FIFO_BYTE_ADDRESS 0xc0010
/* Register: cap_dpr_csr.mem.cfw_ff_dpr_csum_fifo                          */
#define CAP_DPR_CSR_MEM_CFW_FF_DPR_CSUM_FIFO_ADDRESS 0x30005
#define CAP_DPR_CSR_MEM_CFW_FF_DPR_CSUM_FIFO_BYTE_ADDRESS 0xc0014
/* Wide Memory: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram                      */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ADDRESS 0x30800
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_BYTE_ADDRESS 0xc2000
/* Wide Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry              */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ADDRESS 0x30800
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_BYTE_ADDRESS 0xc2000
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ARRAY_COUNT 0x40
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ARRAY_INDEX_MAX 0x3f
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_0_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_ADDRESS 0x30800
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0xc2000
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_1_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_ADDRESS 0x30801
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0xc2004
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_2_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_ADDRESS 0x30802
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0xc2008
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_3_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_ADDRESS 0x30803
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0xc200c
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_4_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_ADDRESS 0x30804
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0xc2010
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_5_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_ADDRESS 0x30805
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0xc2014
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_6_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_ADDRESS 0x30806
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0xc2018
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_7_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_ADDRESS 0x30807
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0xc201c
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_8_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_ADDRESS 0x30808
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0xc2020
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_9_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_ADDRESS 0x30809
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0xc2024
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_10_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_ADDRESS 0x3080a
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0xc2028
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_11_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_ADDRESS 0x3080b
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0xc202c
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_12_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_ADDRESS 0x3080c
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0xc2030
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_13_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_ADDRESS 0x3080d
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0xc2034
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_14_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_ADDRESS 0x3080e
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0xc2038
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_15_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_ADDRESS 0x3080f
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0xc203c
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_16_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ADDRESS 0x30810
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0xc2040
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_17_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_ADDRESS 0x30811
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0xc2044
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_18_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_ADDRESS 0x30812
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0xc2048
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_19_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_ADDRESS 0x30813
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0xc204c
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_20_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_ADDRESS 0x30814
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0xc2050
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_21_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_ADDRESS 0x30815
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0xc2054
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_22_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_ADDRESS 0x30816
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0xc2058
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_23_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_ADDRESS 0x30817
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0xc205c
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_24_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_ADDRESS 0x30818
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0xc2060
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_25_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_ADDRESS 0x30819
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0xc2064
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_26_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_ADDRESS 0x3081a
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0xc2068
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_27_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_ADDRESS 0x3081b
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0xc206c
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_28_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_ADDRESS 0x3081c
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0xc2070
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_29_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_ADDRESS 0x3081d
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0xc2074
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_30_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_ADDRESS 0x3081e
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0xc2078
/* Register: cap_dpr_csr.mem.dhs_dpr_phv_fifo_sram.entry.entry_31_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_ADDRESS 0x3081f
#define CAP_DPR_CSR_MEM_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0xc207c
/* Register: cap_dpr_csr.mem.cfg_dpr_phv_fifo                              */
#define CAP_DPR_CSR_MEM_CFG_DPR_PHV_FIFO_ADDRESS 0x31000
#define CAP_DPR_CSR_MEM_CFG_DPR_PHV_FIFO_BYTE_ADDRESS 0xc4000
/* Wide Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_phv_fifo               */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PHV_FIFO_ADDRESS 0x31002
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PHV_FIFO_BYTE_ADDRESS 0xc4008
/* Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_phv_fifo.sta_srams_ecc_dpr_phv_fifo_0_2 */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_ADDRESS 0x31002
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_BYTE_ADDRESS 0xc4008
/* Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_phv_fifo.sta_srams_ecc_dpr_phv_fifo_1_2 */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_ADDRESS 0x31003
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BYTE_ADDRESS 0xc400c
/* Register: cap_dpr_csr.mem.sta_ff_ptr_dpr_phv_fifo                       */
#define CAP_DPR_CSR_MEM_STA_FF_PTR_DPR_PHV_FIFO_ADDRESS 0x31004
#define CAP_DPR_CSR_MEM_STA_FF_PTR_DPR_PHV_FIFO_BYTE_ADDRESS 0xc4010
/* Register: cap_dpr_csr.mem.cfw_ff_dpr_phv_fifo                           */
#define CAP_DPR_CSR_MEM_CFW_FF_DPR_PHV_FIFO_ADDRESS 0x31005
#define CAP_DPR_CSR_MEM_CFW_FF_DPR_PHV_FIFO_BYTE_ADDRESS 0xc4014
/* Wide Memory: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram                      */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ADDRESS 0x31200
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_BYTE_ADDRESS 0xc4800
/* Wide Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry              */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ADDRESS 0x31200
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_BYTE_ADDRESS 0xc4800
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ARRAY_COUNT 0x10
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ARRAY_INDEX_MAX 0xf
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_0_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_ADDRESS 0x31200
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0xc4800
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_1_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_ADDRESS 0x31201
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0xc4804
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_2_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_ADDRESS 0x31202
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0xc4808
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_3_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_ADDRESS 0x31203
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0xc480c
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_4_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_ADDRESS 0x31204
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0xc4810
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_5_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_ADDRESS 0x31205
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0xc4814
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_6_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_ADDRESS 0x31206
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0xc4818
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_7_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_ADDRESS 0x31207
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0xc481c
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_8_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_ADDRESS 0x31208
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0xc4820
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_9_32        */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_ADDRESS 0x31209
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0xc4824
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_10_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_ADDRESS 0x3120a
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0xc4828
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_11_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_ADDRESS 0x3120b
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0xc482c
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_12_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_ADDRESS 0x3120c
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0xc4830
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_13_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_ADDRESS 0x3120d
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0xc4834
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_14_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_ADDRESS 0x3120e
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0xc4838
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_15_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_ADDRESS 0x3120f
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0xc483c
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_16_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ADDRESS 0x31210
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0xc4840
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_17_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_ADDRESS 0x31211
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0xc4844
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_18_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_ADDRESS 0x31212
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0xc4848
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_19_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_ADDRESS 0x31213
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0xc484c
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_20_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_ADDRESS 0x31214
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0xc4850
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_21_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_ADDRESS 0x31215
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0xc4854
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_22_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_ADDRESS 0x31216
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0xc4858
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_23_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_ADDRESS 0x31217
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0xc485c
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_24_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_ADDRESS 0x31218
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0xc4860
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_25_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_ADDRESS 0x31219
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0xc4864
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_26_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_ADDRESS 0x3121a
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0xc4868
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_27_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_ADDRESS 0x3121b
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0xc486c
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_28_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_ADDRESS 0x3121c
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0xc4870
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_29_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_ADDRESS 0x3121d
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0xc4874
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_30_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_ADDRESS 0x3121e
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0xc4878
/* Register: cap_dpr_csr.mem.dhs_dpr_ohi_fifo_sram.entry.entry_31_32       */
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_ADDRESS 0x3121f
#define CAP_DPR_CSR_MEM_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0xc487c
/* Register: cap_dpr_csr.mem.cfg_dpr_ohi_fifo                              */
#define CAP_DPR_CSR_MEM_CFG_DPR_OHI_FIFO_ADDRESS 0x31400
#define CAP_DPR_CSR_MEM_CFG_DPR_OHI_FIFO_BYTE_ADDRESS 0xc5000
/* Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_ohi_fifo                    */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_OHI_FIFO_ADDRESS 0x31401
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_OHI_FIFO_BYTE_ADDRESS 0xc5004
/* Register: cap_dpr_csr.mem.sta_ff_ptr_dpr_ohi_fifo                       */
#define CAP_DPR_CSR_MEM_STA_FF_PTR_DPR_OHI_FIFO_ADDRESS 0x31402
#define CAP_DPR_CSR_MEM_STA_FF_PTR_DPR_OHI_FIFO_BYTE_ADDRESS 0xc5008
/* Register: cap_dpr_csr.mem.cfw_ff_dpr_ohi_fifo                           */
#define CAP_DPR_CSR_MEM_CFW_FF_DPR_OHI_FIFO_ADDRESS 0x31403
#define CAP_DPR_CSR_MEM_CFW_FF_DPR_OHI_FIFO_BYTE_ADDRESS 0xc500c
/* Wide Memory: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram                      */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ADDRESS 0x31800
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_BYTE_ADDRESS 0xc6000
/* Wide Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry              */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ADDRESS 0x31800
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_BYTE_ADDRESS 0xc6000
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ARRAY_COUNT 0x20
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ARRAY_INDEX_MAX 0x1f
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_0_64        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_ADDRESS 0x31800
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_BYTE_ADDRESS 0xc6000
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_1_64        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_ADDRESS 0x31801
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_BYTE_ADDRESS 0xc6004
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_2_64        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_ADDRESS 0x31802
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_BYTE_ADDRESS 0xc6008
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_3_64        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_ADDRESS 0x31803
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_BYTE_ADDRESS 0xc600c
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_4_64        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_ADDRESS 0x31804
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_BYTE_ADDRESS 0xc6010
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_5_64        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_ADDRESS 0x31805
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_BYTE_ADDRESS 0xc6014
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_6_64        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_ADDRESS 0x31806
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_BYTE_ADDRESS 0xc6018
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_7_64        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_ADDRESS 0x31807
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_BYTE_ADDRESS 0xc601c
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_8_64        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_ADDRESS 0x31808
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_BYTE_ADDRESS 0xc6020
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_9_64        */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_ADDRESS 0x31809
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_BYTE_ADDRESS 0xc6024
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_10_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_ADDRESS 0x3180a
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_BYTE_ADDRESS 0xc6028
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_11_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_ADDRESS 0x3180b
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_BYTE_ADDRESS 0xc602c
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_12_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_ADDRESS 0x3180c
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_BYTE_ADDRESS 0xc6030
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_13_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_ADDRESS 0x3180d
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_BYTE_ADDRESS 0xc6034
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_14_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_ADDRESS 0x3180e
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_BYTE_ADDRESS 0xc6038
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_15_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_ADDRESS 0x3180f
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_BYTE_ADDRESS 0xc603c
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_16_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_ADDRESS 0x31810
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_BYTE_ADDRESS 0xc6040
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_17_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_ADDRESS 0x31811
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_BYTE_ADDRESS 0xc6044
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_18_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_ADDRESS 0x31812
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_BYTE_ADDRESS 0xc6048
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_19_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_ADDRESS 0x31813
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_BYTE_ADDRESS 0xc604c
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_20_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_ADDRESS 0x31814
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_BYTE_ADDRESS 0xc6050
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_21_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_ADDRESS 0x31815
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_BYTE_ADDRESS 0xc6054
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_22_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_ADDRESS 0x31816
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_BYTE_ADDRESS 0xc6058
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_23_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_ADDRESS 0x31817
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_BYTE_ADDRESS 0xc605c
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_24_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_ADDRESS 0x31818
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_BYTE_ADDRESS 0xc6060
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_25_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_ADDRESS 0x31819
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_BYTE_ADDRESS 0xc6064
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_26_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_ADDRESS 0x3181a
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_BYTE_ADDRESS 0xc6068
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_27_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_ADDRESS 0x3181b
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_BYTE_ADDRESS 0xc606c
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_28_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_ADDRESS 0x3181c
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_BYTE_ADDRESS 0xc6070
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_29_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_ADDRESS 0x3181d
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_BYTE_ADDRESS 0xc6074
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_30_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_ADDRESS 0x3181e
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_BYTE_ADDRESS 0xc6078
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_31_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_ADDRESS 0x3181f
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_BYTE_ADDRESS 0xc607c
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_32_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_ADDRESS 0x31820
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_BYTE_ADDRESS 0xc6080
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_33_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_ADDRESS 0x31821
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_BYTE_ADDRESS 0xc6084
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_34_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_ADDRESS 0x31822
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_BYTE_ADDRESS 0xc6088
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_35_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_ADDRESS 0x31823
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_BYTE_ADDRESS 0xc608c
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_36_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_ADDRESS 0x31824
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_BYTE_ADDRESS 0xc6090
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_37_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_ADDRESS 0x31825
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_BYTE_ADDRESS 0xc6094
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_38_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_ADDRESS 0x31826
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_BYTE_ADDRESS 0xc6098
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_39_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_ADDRESS 0x31827
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_BYTE_ADDRESS 0xc609c
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_40_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_ADDRESS 0x31828
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_BYTE_ADDRESS 0xc60a0
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_41_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_41_64_ADDRESS 0x31829
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_41_64_BYTE_ADDRESS 0xc60a4
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_42_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_42_64_ADDRESS 0x3182a
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_42_64_BYTE_ADDRESS 0xc60a8
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_43_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_43_64_ADDRESS 0x3182b
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_43_64_BYTE_ADDRESS 0xc60ac
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_44_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_44_64_ADDRESS 0x3182c
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_44_64_BYTE_ADDRESS 0xc60b0
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_45_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_45_64_ADDRESS 0x3182d
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_45_64_BYTE_ADDRESS 0xc60b4
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_46_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_46_64_ADDRESS 0x3182e
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_46_64_BYTE_ADDRESS 0xc60b8
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_47_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_47_64_ADDRESS 0x3182f
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_47_64_BYTE_ADDRESS 0xc60bc
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_48_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_48_64_ADDRESS 0x31830
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_48_64_BYTE_ADDRESS 0xc60c0
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_49_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_49_64_ADDRESS 0x31831
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_49_64_BYTE_ADDRESS 0xc60c4
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_50_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_50_64_ADDRESS 0x31832
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_50_64_BYTE_ADDRESS 0xc60c8
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_51_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_51_64_ADDRESS 0x31833
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_51_64_BYTE_ADDRESS 0xc60cc
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_52_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_52_64_ADDRESS 0x31834
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_52_64_BYTE_ADDRESS 0xc60d0
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_53_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_53_64_ADDRESS 0x31835
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_53_64_BYTE_ADDRESS 0xc60d4
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_54_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_54_64_ADDRESS 0x31836
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_54_64_BYTE_ADDRESS 0xc60d8
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_55_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_55_64_ADDRESS 0x31837
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_55_64_BYTE_ADDRESS 0xc60dc
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_56_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_56_64_ADDRESS 0x31838
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_56_64_BYTE_ADDRESS 0xc60e0
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_57_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_57_64_ADDRESS 0x31839
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_57_64_BYTE_ADDRESS 0xc60e4
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_58_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_58_64_ADDRESS 0x3183a
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_58_64_BYTE_ADDRESS 0xc60e8
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_59_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_59_64_ADDRESS 0x3183b
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_59_64_BYTE_ADDRESS 0xc60ec
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_60_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_60_64_ADDRESS 0x3183c
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_60_64_BYTE_ADDRESS 0xc60f0
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_61_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_61_64_ADDRESS 0x3183d
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_61_64_BYTE_ADDRESS 0xc60f4
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_62_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_62_64_ADDRESS 0x3183e
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_62_64_BYTE_ADDRESS 0xc60f8
/* Register: cap_dpr_csr.mem.dhs_dpr_ptr_fifo_sram.entry.entry_63_64       */
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_63_64_ADDRESS 0x3183f
#define CAP_DPR_CSR_MEM_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_63_64_BYTE_ADDRESS 0xc60fc
/* Register: cap_dpr_csr.mem.cfg_dpr_ptr_fifo                              */
#define CAP_DPR_CSR_MEM_CFG_DPR_PTR_FIFO_ADDRESS 0x32000
#define CAP_DPR_CSR_MEM_CFG_DPR_PTR_FIFO_BYTE_ADDRESS 0xc8000
/* Wide Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_ptr_fifo               */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PTR_FIFO_ADDRESS 0x32004
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PTR_FIFO_BYTE_ADDRESS 0xc8010
/* Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_ptr_fifo.sta_srams_ecc_dpr_ptr_fifo_0_3 */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_ADDRESS 0x32004
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_BYTE_ADDRESS 0xc8010
/* Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_ptr_fifo.sta_srams_ecc_dpr_ptr_fifo_1_3 */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_ADDRESS 0x32005
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_BYTE_ADDRESS 0xc8014
/* Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_ptr_fifo.sta_srams_ecc_dpr_ptr_fifo_2_3 */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_ADDRESS 0x32006
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BYTE_ADDRESS 0xc8018
/* Register: cap_dpr_csr.mem.sta_ff_ptr_dpr_ptr_fifo                       */
#define CAP_DPR_CSR_MEM_STA_FF_PTR_DPR_PTR_FIFO_ADDRESS 0x32008
#define CAP_DPR_CSR_MEM_STA_FF_PTR_DPR_PTR_FIFO_BYTE_ADDRESS 0xc8020
/* Register: cap_dpr_csr.mem.cfw_ff_dpr_ptr_fifo                           */
#define CAP_DPR_CSR_MEM_CFW_FF_DPR_PTR_FIFO_ADDRESS 0x32009
#define CAP_DPR_CSR_MEM_CFW_FF_DPR_PTR_FIFO_BYTE_ADDRESS 0xc8024
/* Wide Memory: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram                   */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ADDRESS 0x32200
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_BYTE_ADDRESS 0xc8800
/* Wide Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry           */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ADDRESS 0x32200
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_BYTE_ADDRESS 0xc8800
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ARRAY_COUNT 0x10
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ARRAY_INDEX_MAX 0xf
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_0_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_ADDRESS 0x32200
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0xc8800
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_1_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_ADDRESS 0x32201
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0xc8804
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_2_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_ADDRESS 0x32202
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0xc8808
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_3_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_ADDRESS 0x32203
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0xc880c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_4_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_ADDRESS 0x32204
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0xc8810
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_5_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_ADDRESS 0x32205
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0xc8814
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_6_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_ADDRESS 0x32206
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0xc8818
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_7_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_ADDRESS 0x32207
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0xc881c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_8_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_ADDRESS 0x32208
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0xc8820
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_9_32     */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_ADDRESS 0x32209
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0xc8824
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_10_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_ADDRESS 0x3220a
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0xc8828
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_11_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_ADDRESS 0x3220b
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0xc882c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_12_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_ADDRESS 0x3220c
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0xc8830
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_13_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_ADDRESS 0x3220d
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0xc8834
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_14_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_ADDRESS 0x3220e
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0xc8838
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_15_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_ADDRESS 0x3220f
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0xc883c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_16_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_ADDRESS 0x32210
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0xc8840
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_17_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_ADDRESS 0x32211
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0xc8844
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_18_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_18_32_ADDRESS 0x32212
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0xc8848
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_19_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_19_32_ADDRESS 0x32213
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0xc884c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_20_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_20_32_ADDRESS 0x32214
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0xc8850
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_21_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_21_32_ADDRESS 0x32215
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0xc8854
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_22_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_22_32_ADDRESS 0x32216
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0xc8858
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_23_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_23_32_ADDRESS 0x32217
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0xc885c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_24_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_24_32_ADDRESS 0x32218
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0xc8860
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_25_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_25_32_ADDRESS 0x32219
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0xc8864
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_26_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_26_32_ADDRESS 0x3221a
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0xc8868
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_27_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_27_32_ADDRESS 0x3221b
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0xc886c
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_28_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_28_32_ADDRESS 0x3221c
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0xc8870
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_29_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_29_32_ADDRESS 0x3221d
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0xc8874
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_30_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_30_32_ADDRESS 0x3221e
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0xc8878
/* Register: cap_dpr_csr.mem.dhs_dpr_pktout_fifo_sram.entry.entry_31_32    */
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_31_32_ADDRESS 0x3221f
#define CAP_DPR_CSR_MEM_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0xc887c
/* Register: cap_dpr_csr.mem.cfg_dpr_pktout_fifo                           */
#define CAP_DPR_CSR_MEM_CFG_DPR_PKTOUT_FIFO_ADDRESS 0x32400
#define CAP_DPR_CSR_MEM_CFG_DPR_PKTOUT_FIFO_BYTE_ADDRESS 0xc9000
/* Wide Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_pktout_fifo            */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_ADDRESS 0x32402
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_BYTE_ADDRESS 0xc9008
/* Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_pktout_fifo.sta_srams_ecc_dpr_pktout_fifo_0_2 */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_ADDRESS 0x32402
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_BYTE_ADDRESS 0xc9008
/* Register: cap_dpr_csr.mem.sta_srams_ecc_dpr_pktout_fifo.sta_srams_ecc_dpr_pktout_fifo_1_2 */
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_ADDRESS 0x32403
#define CAP_DPR_CSR_MEM_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BYTE_ADDRESS 0xc900c
/* Register: cap_dpr_csr.mem.sta_ff_ptr_dpr_pktout_fifo                    */
#define CAP_DPR_CSR_MEM_STA_FF_PTR_DPR_PKTOUT_FIFO_ADDRESS 0x32404
#define CAP_DPR_CSR_MEM_STA_FF_PTR_DPR_PKTOUT_FIFO_BYTE_ADDRESS 0xc9010
/* Register: cap_dpr_csr.mem.cfw_ff_dpr_pktout_fifo                        */
#define CAP_DPR_CSR_MEM_CFW_FF_DPR_PKTOUT_FIFO_ADDRESS 0x32405
#define CAP_DPR_CSR_MEM_CFW_FF_DPR_PKTOUT_FIFO_BYTE_ADDRESS 0xc9014


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_dpr_csr                                            */
/* Addressmap template: cap_dpr_csr                                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1177 */
#define CAP_DPR_CSR_SIZE 0x40000
#define CAP_DPR_CSR_BYTE_SIZE 0x100000
/* Register member: cap_dpr_csr.base                                       */
/* Register type referenced: cap_dpr_csr::base                             */
/* Register template referenced: cap_dpr_csr::base                         */
#define CAP_DPR_CSR_BASE_OFFSET 0x0
#define CAP_DPR_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_DPR_CSR_BASE_READ_ACCESS 1
#define CAP_DPR_CSR_BASE_WRITE_ACCESS 1
#define CAP_DPR_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_DPR_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_BASE_READ_MASK 0xffffffff
#define CAP_DPR_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr.cfg_global                                 */
/* Register type referenced: cap_dpr_csr::cfg_global                       */
/* Register template referenced: cap_dpr_csr::cfg_global                   */
#define CAP_DPR_CSR_CFG_GLOBAL_OFFSET 0x1
#define CAP_DPR_CSR_CFG_GLOBAL_BYTE_OFFSET 0x4
#define CAP_DPR_CSR_CFG_GLOBAL_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_GLOBAL_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_WRITE_MASK 0xffffffff
/* Wide Register member: cap_dpr_csr.cfg_global_hw                         */
/* Wide Register type referenced: cap_dpr_csr::cfg_global_hw               */
/* Wide Register template referenced: cap_dpr_csr::cfg_global_hw           */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_OFFSET 0x2
#define CAP_DPR_CSR_CFG_GLOBAL_HW_BYTE_OFFSET 0x8
#define CAP_DPR_CSR_CFG_GLOBAL_HW_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_WRITE_ACCESS 1
/* Register member: cap_dpr_csr::cfg_global_hw.cfg_global_hw_0_2           */
/* Register type referenced: cap_dpr_csr::cfg_global_hw::cfg_global_hw_0_2 */
/* Register template referenced: cap_dpr_csr::cfg_global_hw::cfg_global_hw_0_2 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_OFFSET 0x2
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_BYTE_OFFSET 0x8
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_RESET_VALUE 0x010c8437
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::cfg_global_hw.cfg_global_hw_1_2           */
/* Register type referenced: cap_dpr_csr::cfg_global_hw::cfg_global_hw_1_2 */
/* Register template referenced: cap_dpr_csr::cfg_global_hw::cfg_global_hw_1_2 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_OFFSET 0x3
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_BYTE_OFFSET 0xc
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_RESET_VALUE 0x07e9f811
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_WRITE_MASK 0x0fffffff
/* Wide Register member: cap_dpr_csr.cfg_global_1                          */
/* Wide Register type referenced: cap_dpr_csr::cfg_global_1                */
/* Wide Register template referenced: cap_dpr_csr::cfg_global_1            */
#define CAP_DPR_CSR_CFG_GLOBAL_1_OFFSET 0x4
#define CAP_DPR_CSR_CFG_GLOBAL_1_BYTE_OFFSET 0x10
#define CAP_DPR_CSR_CFG_GLOBAL_1_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_WRITE_ACCESS 1
/* Register member: cap_dpr_csr::cfg_global_1.cfg_global_1_0_2             */
/* Register type referenced: cap_dpr_csr::cfg_global_1::cfg_global_1_0_2   */
/* Register template referenced: cap_dpr_csr::cfg_global_1::cfg_global_1_0_2 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_OFFSET 0x4
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_BYTE_OFFSET 0x10
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_RESET_VALUE 0x38813881
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::cfg_global_1.cfg_global_1_1_2             */
/* Register type referenced: cap_dpr_csr::cfg_global_1::cfg_global_1_1_2   */
/* Register template referenced: cap_dpr_csr::cfg_global_1::cfg_global_1_1_2 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_OFFSET 0x5
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYTE_OFFSET 0x14
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_RESET_VALUE 0x00027101
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_WRITE_MASK 0x01ffffff
/* Register member: cap_dpr_csr.cfg_global_hw_1                            */
/* Register type referenced: cap_dpr_csr::cfg_global_hw_1                  */
/* Register template referenced: cap_dpr_csr::cfg_global_hw_1              */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_OFFSET 0x6
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_BYTE_OFFSET 0x18
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_RESET_VALUE 0x00000010
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_WRITE_MASK 0x000001ff
/* Wide Register member: cap_dpr_csr.cfg_global_2                          */
/* Wide Register type referenced: cap_dpr_csr::cfg_global_2                */
/* Wide Register template referenced: cap_dpr_csr::cfg_global_2            */
#define CAP_DPR_CSR_CFG_GLOBAL_2_OFFSET 0x8
#define CAP_DPR_CSR_CFG_GLOBAL_2_BYTE_OFFSET 0x20
#define CAP_DPR_CSR_CFG_GLOBAL_2_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_WRITE_ACCESS 1
/* Register member: cap_dpr_csr::cfg_global_2.cfg_global_2_0_3             */
/* Register type referenced: cap_dpr_csr::cfg_global_2::cfg_global_2_0_3   */
/* Register template referenced: cap_dpr_csr::cfg_global_2::cfg_global_2_0_3 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_OFFSET 0x8
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_BYTE_OFFSET 0x20
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RESET_VALUE 0x000002be
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::cfg_global_2.cfg_global_2_1_3             */
/* Register type referenced: cap_dpr_csr::cfg_global_2::cfg_global_2_1_3   */
/* Register template referenced: cap_dpr_csr::cfg_global_2::cfg_global_2_1_3 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_OFFSET 0x9
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_BYTE_OFFSET 0x24
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::cfg_global_2.cfg_global_2_2_3             */
/* Register type referenced: cap_dpr_csr::cfg_global_2::cfg_global_2_2_3   */
/* Register template referenced: cap_dpr_csr::cfg_global_2::cfg_global_2_2_3 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_OFFSET 0xa
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_BYTE_OFFSET 0x28
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_WRITE_MASK 0x0000003f
/* Wide Register member: cap_dpr_csr.cfg_global_err_code                   */
/* Wide Register type referenced: cap_dpr_csr::cfg_global_err_code         */
/* Wide Register template referenced: cap_dpr_csr::cfg_global_err_code     */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_OFFSET 0xc
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_BYTE_OFFSET 0x30
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_WRITE_ACCESS 1
/* Register member: cap_dpr_csr::cfg_global_err_code.cfg_global_err_code_0_3 */
/* Register type referenced: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_0_3 */
/* Register template referenced: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_0_3 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_OFFSET 0xc
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_BYTE_OFFSET 0x30
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_RESET_VALUE 0x000000d1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::cfg_global_err_code.cfg_global_err_code_1_3 */
/* Register type referenced: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_1_3 */
/* Register template referenced: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_1_3 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_OFFSET 0xd
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_BYTE_OFFSET 0x34
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::cfg_global_err_code.cfg_global_err_code_2_3 */
/* Register type referenced: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_2_3 */
/* Register template referenced: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_2_3 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_OFFSET 0xe
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_BYTE_OFFSET 0x38
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_WRITE_MASK 0x000003ff
/* Wide Register member: cap_dpr_csr.cfg_pkt_padding                       */
/* Wide Register type referenced: cap_dpr_csr::cfg_pkt_padding             */
/* Wide Register template referenced: cap_dpr_csr::cfg_pkt_padding         */
#define CAP_DPR_CSR_CFG_PKT_PADDING_OFFSET 0x10
#define CAP_DPR_CSR_CFG_PKT_PADDING_BYTE_OFFSET 0x40
#define CAP_DPR_CSR_CFG_PKT_PADDING_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_PADDING_WRITE_ACCESS 1
/* Register member: cap_dpr_csr::cfg_pkt_padding.cfg_pkt_padding_0_2       */
/* Register type referenced: cap_dpr_csr::cfg_pkt_padding::cfg_pkt_padding_0_2 */
/* Register template referenced: cap_dpr_csr::cfg_pkt_padding::cfg_pkt_padding_0_2 */
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_OFFSET 0x10
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_BYTE_OFFSET 0x40
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::cfg_pkt_padding.cfg_pkt_padding_1_2       */
/* Register type referenced: cap_dpr_csr::cfg_pkt_padding::cfg_pkt_padding_1_2 */
/* Register template referenced: cap_dpr_csr::cfg_pkt_padding::cfg_pkt_padding_1_2 */
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_OFFSET 0x11
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_BYTE_OFFSET 0x44
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_RESET_VALUE 0x80808080
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_dpr_csr.cfg_pkt_truncation                    */
/* Wide Register type referenced: cap_dpr_csr::cfg_pkt_truncation          */
/* Wide Register template referenced: cap_dpr_csr::cfg_pkt_truncation      */
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_OFFSET 0x14
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_BYTE_OFFSET 0x50
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_WRITE_ACCESS 1
/* Register member: cap_dpr_csr::cfg_pkt_truncation.cfg_pkt_truncation_0_3 */
/* Register type referenced: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_0_3 */
/* Register template referenced: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_0_3 */
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_OFFSET 0x14
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_BYTE_OFFSET 0x50
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::cfg_pkt_truncation.cfg_pkt_truncation_1_3 */
/* Register type referenced: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_1_3 */
/* Register template referenced: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_1_3 */
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_OFFSET 0x15
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_BYTE_OFFSET 0x54
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_RESET_VALUE 0x27102710
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::cfg_pkt_truncation.cfg_pkt_truncation_2_3 */
/* Register type referenced: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_2_3 */
/* Register template referenced: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_2_3 */
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_OFFSET 0x16
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_BYTE_OFFSET 0x58
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_RESET_VALUE 0x27102710
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_WRITE_MASK 0xffffffff
/* Wide Register member: cap_dpr_csr.cfg_error_mask                        */
/* Wide Register type referenced: cap_dpr_csr::cfg_error_mask              */
/* Wide Register template referenced: cap_dpr_csr::cfg_error_mask          */
#define CAP_DPR_CSR_CFG_ERROR_MASK_OFFSET 0x18
#define CAP_DPR_CSR_CFG_ERROR_MASK_BYTE_OFFSET 0x60
#define CAP_DPR_CSR_CFG_ERROR_MASK_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_WRITE_ACCESS 1
/* Register member: cap_dpr_csr::cfg_error_mask.cfg_error_mask_0_2         */
/* Register type referenced: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2 */
/* Register template referenced: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_OFFSET 0x18
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_BYTE_OFFSET 0x60
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::cfg_error_mask.cfg_error_mask_1_2         */
/* Register type referenced: cap_dpr_csr::cfg_error_mask::cfg_error_mask_1_2 */
/* Register template referenced: cap_dpr_csr::cfg_error_mask::cfg_error_mask_1_2 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_OFFSET 0x19
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_BYTE_OFFSET 0x64
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_WRITE_MASK 0x0007ffff
/* Wide Register member: cap_dpr_csr.cfg_interrupt_mask                    */
/* Wide Register type referenced: cap_dpr_csr::cfg_interrupt_mask          */
/* Wide Register template referenced: cap_dpr_csr::cfg_interrupt_mask      */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_OFFSET 0x1a
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_BYTE_OFFSET 0x68
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_WRITE_ACCESS 1
/* Register member: cap_dpr_csr::cfg_interrupt_mask.cfg_interrupt_mask_0_2 */
/* Register type referenced: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2 */
/* Register template referenced: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_OFFSET 0x1a
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_BYTE_OFFSET 0x68
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::cfg_interrupt_mask.cfg_interrupt_mask_1_2 */
/* Register type referenced: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_1_2 */
/* Register template referenced: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_1_2 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_OFFSET 0x1b
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_BYTE_OFFSET 0x6c
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_WRITE_MASK 0x0007ffff
/* Register member: cap_dpr_csr.cfg_interrupt_flop_fifo_mask               */
/* Register type referenced: cap_dpr_csr::cfg_interrupt_flop_fifo_mask     */
/* Register template referenced: cap_dpr_csr::cfg_interrupt_flop_fifo_mask */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_OFFSET 0x1c
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_BYTE_OFFSET 0x70
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_WRITE_MASK 0x001fffff
/* Register member: cap_dpr_csr.cfg_interrupt_fifo_mask                    */
/* Register type referenced: cap_dpr_csr::cfg_interrupt_fifo_mask          */
/* Register template referenced: cap_dpr_csr::cfg_interrupt_fifo_mask      */
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_OFFSET 0x1d
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_BYTE_OFFSET 0x74
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_WRITE_MASK 0x000003ff
/* Group member: cap_dpr_csr.int_srams_ecc                                 */
/* Group type referenced: cap_dpr_csr::int_srams_ecc                       */
/* Group template referenced: cap_dpr_csr::intgrp                          */
#define CAP_DPR_CSR_INT_SRAMS_ECC_OFFSET 0x20
#define CAP_DPR_CSR_INT_SRAMS_ECC_BYTE_OFFSET 0x80
#define CAP_DPR_CSR_INT_SRAMS_ECC_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_WRITE_ACCESS 1
/* Register member: cap_dpr_csr.csr_intr                                   */
/* Register type referenced: cap_dpr_csr::csr_intr                         */
/* Register template referenced: cap_dpr_csr::csr_intr                     */
#define CAP_DPR_CSR_CSR_INTR_OFFSET 0x24
#define CAP_DPR_CSR_CSR_INTR_BYTE_OFFSET 0x90
#define CAP_DPR_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_DPR_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_DPR_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_dpr_csr.int_groups                                    */
/* Group type referenced: cap_dpr_csr::int_groups                          */
/* Group template referenced: cap_dpr_csr::intgrp_status                   */
#define CAP_DPR_CSR_INT_GROUPS_OFFSET 0x28
#define CAP_DPR_CSR_INT_GROUPS_BYTE_OFFSET 0xa0
#define CAP_DPR_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_dpr_csr.int_reg1                                      */
/* Group type referenced: cap_dpr_csr::int_reg1                            */
/* Group template referenced: cap_dpr_csr::intgrp                          */
#define CAP_DPR_CSR_INT_REG1_OFFSET 0x2c
#define CAP_DPR_CSR_INT_REG1_BYTE_OFFSET 0xb0
#define CAP_DPR_CSR_INT_REG1_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_WRITE_ACCESS 1
/* Group member: cap_dpr_csr.int_reg2                                      */
/* Group type referenced: cap_dpr_csr::int_reg2                            */
/* Group template referenced: cap_dpr_csr::intgrp                          */
#define CAP_DPR_CSR_INT_REG2_OFFSET 0x30
#define CAP_DPR_CSR_INT_REG2_BYTE_OFFSET 0xc0
#define CAP_DPR_CSR_INT_REG2_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_WRITE_ACCESS 1
/* Group member: cap_dpr_csr.int_fifo                                      */
/* Group type referenced: cap_dpr_csr::int_fifo                            */
/* Group template referenced: cap_dpr_csr::intgrp                          */
#define CAP_DPR_CSR_INT_FIFO_OFFSET 0x34
#define CAP_DPR_CSR_INT_FIFO_BYTE_OFFSET 0xd0
#define CAP_DPR_CSR_INT_FIFO_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_WRITE_ACCESS 1
/* Group member: cap_dpr_csr.int_flop_fifo_0                               */
/* Group type referenced: cap_dpr_csr::int_flop_fifo_0                     */
/* Group template referenced: cap_dpr_csr::intgrp                          */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_OFFSET 0x38
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_BYTE_OFFSET 0xe0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_WRITE_ACCESS 1
/* Group member: cap_dpr_csr.int_flop_fifo_1                               */
/* Group type referenced: cap_dpr_csr::int_flop_fifo_1                     */
/* Group template referenced: cap_dpr_csr::intgrp                          */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_OFFSET 0x3c
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_BYTE_OFFSET 0xf0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_WRITE_ACCESS 1
/* Group member: cap_dpr_csr.int_credit                                    */
/* Group type referenced: cap_dpr_csr::int_credit                          */
/* Group template referenced: cap_dpr_csr::intgrp                          */
#define CAP_DPR_CSR_INT_CREDIT_OFFSET 0x40
#define CAP_DPR_CSR_INT_CREDIT_BYTE_OFFSET 0x100
#define CAP_DPR_CSR_INT_CREDIT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_WRITE_ACCESS 1
/* Group member: cap_dpr_csr.int_spare                                     */
/* Group type referenced: cap_dpr_csr::int_spare                           */
/* Group template referenced: cap_dpr_csr::intgrp                          */
#define CAP_DPR_CSR_INT_SPARE_OFFSET 0x44
#define CAP_DPR_CSR_INT_SPARE_BYTE_OFFSET 0x110
#define CAP_DPR_CSR_INT_SPARE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_WRITE_ACCESS 1
/* Register member: cap_dpr_csr.cfg_spare_csr                              */
/* Register type referenced: cap_dpr_csr::cfg_spare_csr                    */
/* Register template referenced: cap_dpr_csr::cfg_spare_csr                */
#define CAP_DPR_CSR_CFG_SPARE_CSR_OFFSET 0x50
#define CAP_DPR_CSR_CFG_SPARE_CSR_BYTE_OFFSET 0x140
#define CAP_DPR_CSR_CFG_SPARE_CSR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_SPARE_CSR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_SPARE_CSR_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFG_SPARE_CSR_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_SPARE_CSR_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_SPARE_CSR_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr.cfw_dpr_spare                              */
/* Register type referenced: cap_dpr_csr::cfw_dpr_spare                    */
/* Register template referenced: cap_dpr_csr::cfw_dpr_spare                */
#define CAP_DPR_CSR_CFW_DPR_SPARE_OFFSET 0x60
#define CAP_DPR_CSR_CFW_DPR_SPARE_BYTE_OFFSET 0x180
#define CAP_DPR_CSR_CFW_DPR_SPARE_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_CFW_DPR_SPARE_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_CFW_DPR_SPARE_READ_MASK 0xffffffff
#define CAP_DPR_CSR_CFW_DPR_SPARE_WRITE_MASK 0xffffffff
/* Addressmap member: cap_dpr_csr.hdrfld                                   */
/* Addressmap type referenced: cap_dprhdrfld_csr                           */
/* Addressmap template referenced: cap_dprhdrfld_csr                       */
#define CAP_DPR_CSR_HDRFLD_OFFSET 0x400
#define CAP_DPR_CSR_HDRFLD_BYTE_OFFSET 0x1000
#define CAP_DPR_CSR_HDRFLD_READ_ACCESS 1
#define CAP_DPR_CSR_HDRFLD_WRITE_ACCESS 1
/* Addressmap member: cap_dpr_csr.cfg                                      */
/* Addressmap type referenced: cap_dprcfg_csr                              */
/* Addressmap template referenced: cap_dprcfg_csr                          */
#define CAP_DPR_CSR_CFG_OFFSET 0x800
#define CAP_DPR_CSR_CFG_BYTE_OFFSET 0x2000
#define CAP_DPR_CSR_CFG_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_WRITE_ACCESS 1
/* Addressmap member: cap_dpr_csr.stats                                    */
/* Addressmap type referenced: cap_dprstats_csr                            */
/* Addressmap template referenced: cap_dprstats_csr                        */
#define CAP_DPR_CSR_STATS_OFFSET 0xa00
#define CAP_DPR_CSR_STATS_BYTE_OFFSET 0x2800
#define CAP_DPR_CSR_STATS_READ_ACCESS 1
#define CAP_DPR_CSR_STATS_WRITE_ACCESS 1
/* Addressmap member: cap_dpr_csr.mem                                      */
/* Addressmap type referenced: cap_dprmem_csr                              */
/* Addressmap template referenced: cap_dprmem_csr                          */
#define CAP_DPR_CSR_MEM_OFFSET 0x20000
#define CAP_DPR_CSR_MEM_BYTE_OFFSET 0x80000
#define CAP_DPR_CSR_MEM_READ_ACCESS 1
#define CAP_DPR_CSR_MEM_WRITE_ACCESS 1

/* Register type: cap_dpr_csr::base                                        */
/* Register template: cap_dpr_csr::base                                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_dpr_csr::base.scratch_reg                             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPR_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_DPR_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_DPR_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_DPR_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_DPR_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_DPR_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_DPR_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_DPR_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_DPR_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_DPR_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_dpr_csr::cfg_global                                  */
/* Register template: cap_dpr_csr::cfg_global                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1305 */
/* Field member: cap_dpr_csr::cfg_global.rsvd                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_RSVD_MSB 31
#define CAP_DPR_CSR_CFG_GLOBAL_RSVD_LSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_RSVD_WIDTH 32
#define CAP_DPR_CSR_CFG_GLOBAL_RSVD_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_RSVD_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_RSVD_RESET 0x00000000
#define CAP_DPR_CSR_CFG_GLOBAL_RSVD_FIELD_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_GLOBAL_RSVD_GET(x) ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_GLOBAL_RSVD_SET(x) ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_GLOBAL_RSVD_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Register type: cap_dpr_csr::cfg_global_hw                          */
/* Wide Register template: cap_dpr_csr::cfg_global_hw                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1313 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_SIZE 0x2
#define CAP_DPR_CSR_CFG_GLOBAL_HW_BYTE_SIZE 0x8

/* Register type: cap_dpr_csr::cfg_global_hw::cfg_global_hw_0_2            */
/* Register template: cap_dpr_csr::cfg_global_hw::cfg_global_hw_0_2        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1313 */
/* Field member: cap_dpr_csr::cfg_global_hw::cfg_global_hw_0_2.ohi_fifo_almost_full_threshold_2_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_2_0_MSB 31
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_2_0_LSB 29
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_2_0_WIDTH 3
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_2_0_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_2_0_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_2_0_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_2_0_FIELD_MASK 0xe0000000
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_dpr_csr::cfg_global_hw::cfg_global_hw_0_2.phv_fifo_almost_full_threshold */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FIFO_ALMOST_FULL_THRESHOLD_MSB 28
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FIFO_ALMOST_FULL_THRESHOLD_LSB 21
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FIFO_ALMOST_FULL_THRESHOLD_WIDTH 8
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FIFO_ALMOST_FULL_THRESHOLD_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FIFO_ALMOST_FULL_THRESHOLD_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FIFO_ALMOST_FULL_THRESHOLD_RESET 0x08
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FIFO_ALMOST_FULL_THRESHOLD_FIELD_MASK 0x1fe00000
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FIFO_ALMOST_FULL_THRESHOLD_GET(x) \
   (((x) & 0x1fe00000) >> 21)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FIFO_ALMOST_FULL_THRESHOLD_SET(x) \
   (((x) << 21) & 0x1fe00000)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PHV_FIFO_ALMOST_FULL_THRESHOLD_MODIFY(r, x) \
   ((((x) << 21) & 0x1fe00000) | ((r) & 0xe01fffff))
/* Field member: cap_dpr_csr::cfg_global_hw::cfg_global_hw_0_2.csum_ff_fc_threshold */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_CSUM_FF_FC_THRESHOLD_MSB 20
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_CSUM_FF_FC_THRESHOLD_LSB 11
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_CSUM_FF_FC_THRESHOLD_WIDTH 10
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_CSUM_FF_FC_THRESHOLD_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_CSUM_FF_FC_THRESHOLD_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_CSUM_FF_FC_THRESHOLD_RESET 0x190
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_CSUM_FF_FC_THRESHOLD_FIELD_MASK 0x001ff800
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_CSUM_FF_FC_THRESHOLD_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_CSUM_FF_FC_THRESHOLD_SET(x) \
   (((x) << 11) & 0x001ff800)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_CSUM_FF_FC_THRESHOLD_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: cap_dpr_csr::cfg_global_hw::cfg_global_hw_0_2.pktout_fc_threshold */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PKTOUT_FC_THRESHOLD_MSB 10
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PKTOUT_FC_THRESHOLD_LSB 8
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PKTOUT_FC_THRESHOLD_WIDTH 3
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PKTOUT_FC_THRESHOLD_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PKTOUT_FC_THRESHOLD_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PKTOUT_FC_THRESHOLD_RESET 0x4
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PKTOUT_FC_THRESHOLD_FIELD_MASK 0x00000700
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PKTOUT_FC_THRESHOLD_GET(x) \
   (((x) & 0x00000700) >> 8)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PKTOUT_FC_THRESHOLD_SET(x) \
   (((x) << 8) & 0x00000700)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_PKTOUT_FC_THRESHOLD_MODIFY(r, x) \
   ((((x) << 8) & 0x00000700) | ((r) & 0xfffff8ff))
/* Field member: cap_dpr_csr::cfg_global_hw::cfg_global_hw_0_2.input_pacer_release */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_MSB 7
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_LSB 4
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_WIDTH 4
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_RESET 0x3
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_FIELD_MASK 0x000000f0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_RELEASE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_dpr_csr::cfg_global_hw::cfg_global_hw_0_2.input_pacer_timer */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_MSB 3
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_LSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_WIDTH 4
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_RESET 0x7
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_FIELD_MASK 0x0000000f
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_GET(x) \
   ((x) & 0x0000000f)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_SET(x) \
   ((x) & 0x0000000f)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_0_2_INPUT_PACER_TIMER_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_dpr_csr::cfg_global_hw::cfg_global_hw_1_2            */
/* Register template: cap_dpr_csr::cfg_global_hw::cfg_global_hw_1_2        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1313 */
/* Field member: cap_dpr_csr::cfg_global_hw::cfg_global_hw_1_2.pktout_ff_credit */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_MSB 27
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_LSB 23
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_WIDTH 5
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_RESET 0x0f
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_FIELD_MASK 0x0f800000
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_GET(x) \
   (((x) & 0x0f800000) >> 23)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_SET(x) \
   (((x) << 23) & 0x0f800000)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_MODIFY(r, x) \
   ((((x) << 23) & 0x0f800000) | ((r) & 0xf07fffff))
/* Field member: cap_dpr_csr::cfg_global_hw::cfg_global_hw_1_2.pktout_ff_credit_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_EN_MSB 22
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_EN_LSB 22
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_EN_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_EN_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_EN_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_EN_RESET 0x1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_EN_FIELD_MASK 0x00400000
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_EN_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_EN_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTOUT_FF_CREDIT_EN_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpr_csr::cfg_global_hw::cfg_global_hw_1_2.csum_ff_credit */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_MSB 21
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_LSB 17
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_WIDTH 5
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_RESET 0x14
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_FIELD_MASK 0x003e0000
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_GET(x) \
   (((x) & 0x003e0000) >> 17)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_SET(x) \
   (((x) << 17) & 0x003e0000)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_MODIFY(r, x) \
   ((((x) << 17) & 0x003e0000) | ((r) & 0xffc1ffff))
/* Field member: cap_dpr_csr::cfg_global_hw::cfg_global_hw_1_2.csum_ff_credit_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_EN_MSB 16
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_EN_LSB 16
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_EN_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_EN_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_EN_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_EN_RESET 0x1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_EN_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_EN_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_EN_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_CSUM_FF_CREDIT_EN_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::cfg_global_hw::cfg_global_hw_1_2.ptr_fifo_fc_thr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PTR_FIFO_FC_THR_MSB 15
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PTR_FIFO_FC_THR_LSB 11
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PTR_FIFO_FC_THR_WIDTH 5
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PTR_FIFO_FC_THR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PTR_FIFO_FC_THR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PTR_FIFO_FC_THR_RESET 0x1f
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PTR_FIFO_FC_THR_FIELD_MASK 0x0000f800
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PTR_FIFO_FC_THR_GET(x) \
   (((x) & 0x0000f800) >> 11)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PTR_FIFO_FC_THR_SET(x) \
   (((x) << 11) & 0x0000f800)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PTR_FIFO_FC_THR_MODIFY(r, x) \
   ((((x) << 11) & 0x0000f800) | ((r) & 0xffff07ff))
/* Field member: cap_dpr_csr::cfg_global_hw::cfg_global_hw_1_2.pktin_fifo_almost_full_threshold */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTIN_FIFO_ALMOST_FULL_THRESHOLD_MSB 10
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTIN_FIFO_ALMOST_FULL_THRESHOLD_LSB 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTIN_FIFO_ALMOST_FULL_THRESHOLD_WIDTH 10
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTIN_FIFO_ALMOST_FULL_THRESHOLD_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTIN_FIFO_ALMOST_FULL_THRESHOLD_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTIN_FIFO_ALMOST_FULL_THRESHOLD_RESET 0x008
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTIN_FIFO_ALMOST_FULL_THRESHOLD_FIELD_MASK 0x000007fe
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTIN_FIFO_ALMOST_FULL_THRESHOLD_GET(x) \
   (((x) & 0x000007fe) >> 1)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTIN_FIFO_ALMOST_FULL_THRESHOLD_SET(x) \
   (((x) << 1) & 0x000007fe)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_PKTIN_FIFO_ALMOST_FULL_THRESHOLD_MODIFY(r, x) \
   ((((x) << 1) & 0x000007fe) | ((r) & 0xfffff801))
/* Field member: cap_dpr_csr::cfg_global_hw::cfg_global_hw_1_2.ohi_fifo_almost_full_threshold_3_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_3_3_MSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_3_3_LSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_3_3_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_3_3_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_3_3_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_3_3_RESET 0x1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_3_3_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_3_3_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_3_3_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_CFG_GLOBAL_HW_1_2_OHI_FIFO_ALMOST_FULL_THRESHOLD_3_3_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dpr_csr::cfg_global_1                           */
/* Wide Register template: cap_dpr_csr::cfg_global_1                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1333 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_SIZE 0x2
#define CAP_DPR_CSR_CFG_GLOBAL_1_BYTE_SIZE 0x8

/* Register type: cap_dpr_csr::cfg_global_1::cfg_global_1_0_2              */
/* Register template: cap_dpr_csr::cfg_global_1::cfg_global_1_0_2          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1333 */
/* Field member: cap_dpr_csr::cfg_global_1::cfg_global_1_0_2.max_pkt_size_12_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_12_0_MSB 31
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_12_0_LSB 19
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_12_0_WIDTH 13
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_12_0_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_12_0_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_12_0_RESET 0x0710
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_12_0_FIELD_MASK 0xfff80000
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_12_0_GET(x) \
   (((x) & 0xfff80000) >> 19)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_12_0_SET(x) \
   (((x) << 19) & 0xfff80000)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_MAX_PKT_SIZE_12_0_MODIFY(r, x) \
   ((((x) << 19) & 0xfff80000) | ((r) & 0x0007ffff))
/* Field member: cap_dpr_csr::cfg_global_1::cfg_global_1_0_2.pkt_min_size  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PKT_MIN_SIZE_MSB 18
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PKT_MIN_SIZE_LSB 3
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PKT_MIN_SIZE_WIDTH 16
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PKT_MIN_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PKT_MIN_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PKT_MIN_SIZE_RESET 0x2710
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PKT_MIN_SIZE_FIELD_MASK 0x0007fff8
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PKT_MIN_SIZE_GET(x) \
   (((x) & 0x0007fff8) >> 3)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PKT_MIN_SIZE_SET(x) \
   (((x) << 3) & 0x0007fff8)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PKT_MIN_SIZE_MODIFY(r, x) \
   ((((x) << 3) & 0x0007fff8) | ((r) & 0xfff80007))
/* Field member: cap_dpr_csr::cfg_global_1::cfg_global_1_0_2.padding_en    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PADDING_EN_MSB 2
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PADDING_EN_LSB 2
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PADDING_EN_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PADDING_EN_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PADDING_EN_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PADDING_EN_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PADDING_EN_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PADDING_EN_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PADDING_EN_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_PADDING_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::cfg_global_1::cfg_global_1_0_2.intrinsic_drop_rw_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_DROP_RW_EN_MSB 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_DROP_RW_EN_LSB 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_DROP_RW_EN_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_DROP_RW_EN_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_DROP_RW_EN_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_DROP_RW_EN_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_DROP_RW_EN_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_DROP_RW_EN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_DROP_RW_EN_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_DROP_RW_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::cfg_global_1::cfg_global_1_0_2.intrinsic_len_rw_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_LEN_RW_EN_MSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_LEN_RW_EN_LSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_LEN_RW_EN_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_LEN_RW_EN_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_LEN_RW_EN_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_LEN_RW_EN_RESET 0x1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_LEN_RW_EN_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_LEN_RW_EN_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_LEN_RW_EN_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_0_2_INTRINSIC_LEN_RW_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::cfg_global_1::cfg_global_1_1_2              */
/* Register template: cap_dpr_csr::cfg_global_1::cfg_global_1_1_2          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1333 */
/* Field member: cap_dpr_csr::cfg_global_1::cfg_global_1_1_2.no_sf         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_SF_MSB 24
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_SF_LSB 24
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_SF_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_SF_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_SF_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_SF_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_SF_FIELD_MASK 0x01000000
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_SF_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_SF_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_SF_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpr_csr::cfg_global_1::cfg_global_1_1_2.no_crc_update_on_crc_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CRC_UPDATE_ON_CRC_ERR_MSB 23
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CRC_UPDATE_ON_CRC_ERR_LSB 23
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CRC_UPDATE_ON_CRC_ERR_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CRC_UPDATE_ON_CRC_ERR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CRC_UPDATE_ON_CRC_ERR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CRC_UPDATE_ON_CRC_ERR_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CRC_UPDATE_ON_CRC_ERR_FIELD_MASK 0x00800000
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CRC_UPDATE_ON_CRC_ERR_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CRC_UPDATE_ON_CRC_ERR_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CRC_UPDATE_ON_CRC_ERR_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpr_csr::cfg_global_1::cfg_global_1_1_2.no_csum_update_on_csum_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CSUM_UPDATE_ON_CSUM_ERR_MSB 22
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CSUM_UPDATE_ON_CSUM_ERR_LSB 22
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CSUM_UPDATE_ON_CSUM_ERR_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CSUM_UPDATE_ON_CSUM_ERR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CSUM_UPDATE_ON_CSUM_ERR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CSUM_UPDATE_ON_CSUM_ERR_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CSUM_UPDATE_ON_CSUM_ERR_FIELD_MASK 0x00400000
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CSUM_UPDATE_ON_CSUM_ERR_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CSUM_UPDATE_ON_CSUM_ERR_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_NO_CSUM_UPDATE_ON_CSUM_ERR_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpr_csr::cfg_global_1::cfg_global_1_1_2.phv_drop_bypass_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_MSB 21
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_LSB 21
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_FIELD_MASK 0x00200000
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PHV_DROP_BYPASS_EN_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpr_csr::cfg_global_1::cfg_global_1_1_2.bypass_mode   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_MSB 20
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_LSB 20
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_FIELD_MASK 0x00100000
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_BYPASS_MODE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpr_csr::cfg_global_1::cfg_global_1_1_2.ignore_hdrfld_size_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_MSB 19
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_LSB 4
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_WIDTH 16
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_RESET 0x2710
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_FIELD_MASK 0x000ffff0
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_GET(x) \
   (((x) & 0x000ffff0) >> 4)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_SET(x) \
   (((x) << 4) & 0x000ffff0)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_IGNORE_HDRFLD_SIZE_0_MODIFY(r, x) \
   ((((x) << 4) & 0x000ffff0) | ((r) & 0xfff0000f))
/* Field member: cap_dpr_csr::cfg_global_1::cfg_global_1_1_2.pkt_truncation_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_MSB 3
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_LSB 3
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_PKT_TRUNCATION_EN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::cfg_global_1::cfg_global_1_1_2.max_pkt_size_15_13 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_PKT_SIZE_15_13_MSB 2
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_PKT_SIZE_15_13_LSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_PKT_SIZE_15_13_WIDTH 3
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_PKT_SIZE_15_13_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_PKT_SIZE_15_13_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_PKT_SIZE_15_13_RESET 0x1
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_PKT_SIZE_15_13_FIELD_MASK 0x00000007
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_PKT_SIZE_15_13_GET(x) \
   ((x) & 0x00000007)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_PKT_SIZE_15_13_SET(x) \
   ((x) & 0x00000007)
#define CAP_DPR_CSR_CFG_GLOBAL_1_CFG_GLOBAL_1_1_2_MAX_PKT_SIZE_15_13_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_dpr_csr::cfg_global_hw_1                             */
/* Register template: cap_dpr_csr::cfg_global_hw_1                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1355 */
/* Field member: cap_dpr_csr::cfg_global_hw_1.swap_crc_byte                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_SWAP_CRC_BYTE_MSB 8
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_SWAP_CRC_BYTE_LSB 8
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_SWAP_CRC_BYTE_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_SWAP_CRC_BYTE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_SWAP_CRC_BYTE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_SWAP_CRC_BYTE_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_SWAP_CRC_BYTE_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_SWAP_CRC_BYTE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_SWAP_CRC_BYTE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_SWAP_CRC_BYTE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::cfg_global_hw_1.eop_err_set_disable          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_SET_DISABLE_MSB 7
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_SET_DISABLE_LSB 7
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_SET_DISABLE_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_SET_DISABLE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_SET_DISABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_SET_DISABLE_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_SET_DISABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_SET_DISABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_SET_DISABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_SET_DISABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::cfg_global_hw_1.eop_err_det_disable          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_DET_DISABLE_MSB 6
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_DET_DISABLE_LSB 6
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_DET_DISABLE_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_DET_DISABLE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_DET_DISABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_DET_DISABLE_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_DET_DISABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_DET_DISABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_DET_DISABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_EOP_ERR_DET_DISABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::cfg_global_hw_1.debug_port_enable            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_MSB 5
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_LSB 5
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::cfg_global_hw_1.disable_ptr_lookahead        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DISABLE_PTR_LOOKAHEAD_MSB 4
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DISABLE_PTR_LOOKAHEAD_LSB 4
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DISABLE_PTR_LOOKAHEAD_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DISABLE_PTR_LOOKAHEAD_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DISABLE_PTR_LOOKAHEAD_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DISABLE_PTR_LOOKAHEAD_RESET 0x1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DISABLE_PTR_LOOKAHEAD_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DISABLE_PTR_LOOKAHEAD_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DISABLE_PTR_LOOKAHEAD_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_DISABLE_PTR_LOOKAHEAD_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::cfg_global_hw_1.freeze_on_capture_release    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_RELEASE_MSB 3
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_RELEASE_LSB 3
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_RELEASE_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_RELEASE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_RELEASE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_RELEASE_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_RELEASE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_RELEASE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_RELEASE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_RELEASE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::cfg_global_hw_1.freeze_on_capture            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_MSB 2
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_LSB 2
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_CAPTURE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::cfg_global_hw_1.freeze_on_err_release        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_RELEASE_MSB 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_RELEASE_LSB 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_RELEASE_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_RELEASE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_RELEASE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_RELEASE_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_RELEASE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_RELEASE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_RELEASE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_RELEASE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::cfg_global_hw_1.freeze_on_err                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_MSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_LSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_GET(x) ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_SET(x) ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_GLOBAL_HW_1_FREEZE_ON_ERR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dpr_csr::cfg_global_2                           */
/* Wide Register template: cap_dpr_csr::cfg_global_2                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1376 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_SIZE 0x4
#define CAP_DPR_CSR_CFG_GLOBAL_2_BYTE_SIZE 0x10

/* Register type: cap_dpr_csr::cfg_global_2::cfg_global_2_0_3              */
/* Register template: cap_dpr_csr::cfg_global_2::cfg_global_2_0_3          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1376 */
/* Field member: cap_dpr_csr::cfg_global_2::cfg_global_2_0_3.frame_size_rw_bm_4_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_FRAME_SIZE_RW_BM_4_0_MSB 31
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_FRAME_SIZE_RW_BM_4_0_LSB 27
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_FRAME_SIZE_RW_BM_4_0_WIDTH 5
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_FRAME_SIZE_RW_BM_4_0_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_FRAME_SIZE_RW_BM_4_0_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_FRAME_SIZE_RW_BM_4_0_RESET 0x00
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_FRAME_SIZE_RW_BM_4_0_FIELD_MASK 0xf8000000
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_FRAME_SIZE_RW_BM_4_0_GET(x) \
   (((x) & 0xf8000000) >> 27)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_FRAME_SIZE_RW_BM_4_0_SET(x) \
   (((x) << 27) & 0xf8000000)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_FRAME_SIZE_RW_BM_4_0_MODIFY(r, x) \
   ((((x) << 27) & 0xf8000000) | ((r) & 0x07ffffff))
/* Field member: cap_dpr_csr::cfg_global_2::cfg_global_2_0_3.recirc_rw_bm  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_RW_BM_MSB 26
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_RW_BM_LSB 11
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_RW_BM_WIDTH 16
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_RW_BM_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_RW_BM_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_RW_BM_RESET 0x0000
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_RW_BM_FIELD_MASK 0x07fff800
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_RW_BM_GET(x) \
   (((x) & 0x07fff800) >> 11)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_RW_BM_SET(x) \
   (((x) << 11) & 0x07fff800)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_RW_BM_MODIFY(r, x) \
   ((((x) << 11) & 0x07fff800) | ((r) & 0xf80007ff))
/* Field member: cap_dpr_csr::cfg_global_2::cfg_global_2_0_3.clear_recirc_bit_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_CLEAR_RECIRC_BIT_EN_MSB 10
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_CLEAR_RECIRC_BIT_EN_LSB 10
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_CLEAR_RECIRC_BIT_EN_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_CLEAR_RECIRC_BIT_EN_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_CLEAR_RECIRC_BIT_EN_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_CLEAR_RECIRC_BIT_EN_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_CLEAR_RECIRC_BIT_EN_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_CLEAR_RECIRC_BIT_EN_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_CLEAR_RECIRC_BIT_EN_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_CLEAR_RECIRC_BIT_EN_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::cfg_global_2::cfg_global_2_0_3.recirc_oport  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_OPORT_MSB 9
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_OPORT_LSB 6
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_OPORT_WIDTH 4
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_OPORT_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_OPORT_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_OPORT_RESET 0xa
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_OPORT_FIELD_MASK 0x000003c0
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_OPORT_GET(x) \
   (((x) & 0x000003c0) >> 6)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_OPORT_SET(x) \
   (((x) << 6) & 0x000003c0)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_RECIRC_OPORT_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0) | ((r) & 0xfffffc3f))
/* Field member: cap_dpr_csr::cfg_global_2::cfg_global_2_0_3.drop_max_recirc_cnt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DROP_MAX_RECIRC_CNT_MSB 5
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DROP_MAX_RECIRC_CNT_LSB 5
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DROP_MAX_RECIRC_CNT_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DROP_MAX_RECIRC_CNT_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DROP_MAX_RECIRC_CNT_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DROP_MAX_RECIRC_CNT_RESET 0x1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DROP_MAX_RECIRC_CNT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DROP_MAX_RECIRC_CNT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DROP_MAX_RECIRC_CNT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DROP_MAX_RECIRC_CNT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::cfg_global_2::cfg_global_2_0_3.max_recirc_cnt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_MAX_RECIRC_CNT_MSB 4
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_MAX_RECIRC_CNT_LSB 2
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_MAX_RECIRC_CNT_WIDTH 3
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_MAX_RECIRC_CNT_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_MAX_RECIRC_CNT_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_MAX_RECIRC_CNT_RESET 0x7
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_MAX_RECIRC_CNT_FIELD_MASK 0x0000001c
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_MAX_RECIRC_CNT_GET(x) \
   (((x) & 0x0000001c) >> 2)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_MAX_RECIRC_CNT_SET(x) \
   (((x) << 2) & 0x0000001c)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_MAX_RECIRC_CNT_MODIFY(r, x) \
   ((((x) << 2) & 0x0000001c) | ((r) & 0xffffffe3))
/* Field member: cap_dpr_csr::cfg_global_2::cfg_global_2_0_3.increment_recirc_cnt_en */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_INCREMENT_RECIRC_CNT_EN_MSB 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_INCREMENT_RECIRC_CNT_EN_LSB 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_INCREMENT_RECIRC_CNT_EN_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_INCREMENT_RECIRC_CNT_EN_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_INCREMENT_RECIRC_CNT_EN_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_INCREMENT_RECIRC_CNT_EN_RESET 0x1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_INCREMENT_RECIRC_CNT_EN_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_INCREMENT_RECIRC_CNT_EN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_INCREMENT_RECIRC_CNT_EN_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_INCREMENT_RECIRC_CNT_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::cfg_global_2::cfg_global_2_0_3.dump_drop_no_data_phv */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DUMP_DROP_NO_DATA_PHV_MSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DUMP_DROP_NO_DATA_PHV_LSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DUMP_DROP_NO_DATA_PHV_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DUMP_DROP_NO_DATA_PHV_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DUMP_DROP_NO_DATA_PHV_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DUMP_DROP_NO_DATA_PHV_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DUMP_DROP_NO_DATA_PHV_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DUMP_DROP_NO_DATA_PHV_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DUMP_DROP_NO_DATA_PHV_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_0_3_DUMP_DROP_NO_DATA_PHV_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::cfg_global_2::cfg_global_2_1_3              */
/* Register template: cap_dpr_csr::cfg_global_2::cfg_global_2_1_3          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1376 */
/* Field member: cap_dpr_csr::cfg_global_2::cfg_global_2_1_3.rsvd_20_0     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_RSVD_20_0_MSB 31
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_RSVD_20_0_LSB 11
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_RSVD_20_0_WIDTH 21
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_RSVD_20_0_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_RSVD_20_0_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_RSVD_20_0_RESET 0x000000
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_RSVD_20_0_FIELD_MASK 0xfffff800
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_RSVD_20_0_GET(x) \
   (((x) & 0xfffff800) >> 11)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_RSVD_20_0_SET(x) \
   (((x) << 11) & 0xfffff800)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_RSVD_20_0_MODIFY(r, x) \
   ((((x) << 11) & 0xfffff800) | ((r) & 0x000007ff))
/* Field member: cap_dpr_csr::cfg_global_2::cfg_global_2_1_3.frame_size_rw_bm_15_5 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_FRAME_SIZE_RW_BM_15_5_MSB 10
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_FRAME_SIZE_RW_BM_15_5_LSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_FRAME_SIZE_RW_BM_15_5_WIDTH 11
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_FRAME_SIZE_RW_BM_15_5_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_FRAME_SIZE_RW_BM_15_5_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_FRAME_SIZE_RW_BM_15_5_RESET 0x000
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_FRAME_SIZE_RW_BM_15_5_FIELD_MASK 0x000007ff
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_FRAME_SIZE_RW_BM_15_5_GET(x) \
   ((x) & 0x000007ff)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_FRAME_SIZE_RW_BM_15_5_SET(x) \
   ((x) & 0x000007ff)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_1_3_FRAME_SIZE_RW_BM_15_5_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: cap_dpr_csr::cfg_global_2::cfg_global_2_2_3              */
/* Register template: cap_dpr_csr::cfg_global_2::cfg_global_2_2_3          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1376 */
/* Field member: cap_dpr_csr::cfg_global_2::cfg_global_2_2_3.rsvd_26_21    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_RSVD_26_21_MSB 5
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_RSVD_26_21_LSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_RSVD_26_21_WIDTH 6
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_RSVD_26_21_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_RSVD_26_21_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_RSVD_26_21_RESET 0x00
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_RSVD_26_21_FIELD_MASK 0x0000003f
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_RSVD_26_21_GET(x) \
   ((x) & 0x0000003f)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_RSVD_26_21_SET(x) \
   ((x) & 0x0000003f)
#define CAP_DPR_CSR_CFG_GLOBAL_2_CFG_GLOBAL_2_2_3_RSVD_26_21_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Wide Register type: cap_dpr_csr::cfg_global_err_code                    */
/* Wide Register template: cap_dpr_csr::cfg_global_err_code                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1397 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_SIZE 0x4
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_BYTE_SIZE 0x10

/* Register type: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_0_3 */
/* Register template: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_0_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1397 */
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_0_3.err_code_2_5_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_2_5_0_MSB 31
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_2_5_0_LSB 26
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_2_5_0_WIDTH 6
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_2_5_0_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_2_5_0_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_2_5_0_RESET 0x00
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_2_5_0_FIELD_MASK 0xfc000000
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_2_5_0_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_2_5_0_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_2_5_0_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_0_3.err_code_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_1_MSB 25
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_1_LSB 18
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_1_WIDTH 8
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_1_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_1_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_1_RESET 0x00
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_1_FIELD_MASK 0x03fc0000
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_1_GET(x) \
   (((x) & 0x03fc0000) >> 18)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_1_SET(x) \
   (((x) << 18) & 0x03fc0000)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_1_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000) | ((r) & 0xfc03ffff))
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_0_3.err_code_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_0_MSB 17
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_0_LSB 10
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_0_WIDTH 8
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_0_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_0_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_0_RESET 0x00
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_0_FIELD_MASK 0x0003fc00
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_0_GET(x) \
   (((x) & 0x0003fc00) >> 10)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_0_SET(x) \
   (((x) << 10) & 0x0003fc00)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_ERR_CODE_0_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00) | ((r) & 0xfffc03ff))
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_0_3.rw_error */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_RW_ERROR_MSB 9
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_RW_ERROR_LSB 9
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_RW_ERROR_WIDTH 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_RW_ERROR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_RW_ERROR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_RW_ERROR_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_RW_ERROR_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_RW_ERROR_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_RW_ERROR_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_RW_ERROR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_0_3.mtu_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_MTU_ERR_MSB 8
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_MTU_ERR_LSB 6
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_MTU_ERR_WIDTH 3
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_MTU_ERR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_MTU_ERR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_MTU_ERR_RESET 0x3
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_MTU_ERR_FIELD_MASK 0x000001c0
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_MTU_ERR_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_MTU_ERR_SET(x) \
   (((x) << 6) & 0x000001c0)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_MTU_ERR_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_0_3.cfg_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_CFG_ERR_MSB 5
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_CFG_ERR_LSB 3
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_CFG_ERR_WIDTH 3
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_CFG_ERR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_CFG_ERR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_CFG_ERR_RESET 0x2
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_CFG_ERR_FIELD_MASK 0x00000038
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_CFG_ERR_GET(x) \
   (((x) & 0x00000038) >> 3)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_CFG_ERR_SET(x) \
   (((x) << 3) & 0x00000038)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_CFG_ERR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_0_3.hw_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_HW_ERR_MSB 2
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_HW_ERR_LSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_HW_ERR_WIDTH 3
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_HW_ERR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_HW_ERR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_HW_ERR_RESET 0x1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_HW_ERR_FIELD_MASK 0x00000007
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_HW_ERR_GET(x) \
   ((x) & 0x00000007)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_HW_ERR_SET(x) \
   ((x) & 0x00000007)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_0_3_HW_ERR_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_1_3 */
/* Register template: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_1_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1397 */
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_1_3.err_code_6_5_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_6_5_0_MSB 31
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_6_5_0_LSB 26
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_6_5_0_WIDTH 6
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_6_5_0_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_6_5_0_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_6_5_0_RESET 0x00
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_6_5_0_FIELD_MASK 0xfc000000
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_6_5_0_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_6_5_0_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_6_5_0_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_1_3.err_code_5 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_5_MSB 25
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_5_LSB 18
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_5_WIDTH 8
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_5_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_5_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_5_RESET 0x00
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_5_FIELD_MASK 0x03fc0000
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_5_GET(x) \
   (((x) & 0x03fc0000) >> 18)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_5_SET(x) \
   (((x) << 18) & 0x03fc0000)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_5_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000) | ((r) & 0xfc03ffff))
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_1_3.err_code_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_4_MSB 17
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_4_LSB 10
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_4_WIDTH 8
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_4_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_4_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_4_RESET 0x00
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_4_FIELD_MASK 0x0003fc00
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_4_GET(x) \
   (((x) & 0x0003fc00) >> 10)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_4_SET(x) \
   (((x) << 10) & 0x0003fc00)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_4_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00) | ((r) & 0xfffc03ff))
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_1_3.err_code_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_3_MSB 9
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_3_LSB 2
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_3_WIDTH 8
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_3_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_3_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_3_RESET 0x00
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_3_FIELD_MASK 0x000003fc
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_3_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_3_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_3_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_1_3.err_code_2_7_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_2_7_6_MSB 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_2_7_6_LSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_2_7_6_WIDTH 2
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_2_7_6_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_2_7_6_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_2_7_6_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_2_7_6_FIELD_MASK 0x00000003
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_2_7_6_GET(x) \
   ((x) & 0x00000003)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_2_7_6_SET(x) \
   ((x) & 0x00000003)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_1_3_ERR_CODE_2_7_6_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_2_3 */
/* Register template: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_2_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1397 */
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_2_3.err_code_7 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_7_MSB 9
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_7_LSB 2
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_7_WIDTH 8
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_7_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_7_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_7_RESET 0x00
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_7_FIELD_MASK 0x000003fc
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_7_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_7_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_7_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_dpr_csr::cfg_global_err_code::cfg_global_err_code_2_3.err_code_6_7_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_6_7_6_MSB 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_6_7_6_LSB 0
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_6_7_6_WIDTH 2
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_6_7_6_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_6_7_6_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_6_7_6_RESET 0x0
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_6_7_6_FIELD_MASK 0x00000003
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_6_7_6_GET(x) \
   ((x) & 0x00000003)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_6_7_6_SET(x) \
   ((x) & 0x00000003)
#define CAP_DPR_CSR_CFG_GLOBAL_ERR_CODE_CFG_GLOBAL_ERR_CODE_2_3_ERR_CODE_6_7_6_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: cap_dpr_csr::cfg_pkt_padding                        */
/* Wide Register template: cap_dpr_csr::cfg_pkt_padding                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1425 */
#define CAP_DPR_CSR_CFG_PKT_PADDING_SIZE 0x2
#define CAP_DPR_CSR_CFG_PKT_PADDING_BYTE_SIZE 0x8

/* Register type: cap_dpr_csr::cfg_pkt_padding::cfg_pkt_padding_0_2        */
/* Register template: cap_dpr_csr::cfg_pkt_padding::cfg_pkt_padding_0_2    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1425 */
/* Field member: cap_dpr_csr::cfg_pkt_padding::cfg_pkt_padding_0_2.padding_profile_sel */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_PADDING_PROFILE_SEL_MSB 31
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_PADDING_PROFILE_SEL_LSB 0
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_PADDING_PROFILE_SEL_WIDTH 32
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_PADDING_PROFILE_SEL_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_PADDING_PROFILE_SEL_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_PADDING_PROFILE_SEL_RESET 0x00000000
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_PADDING_PROFILE_SEL_FIELD_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_PADDING_PROFILE_SEL_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_PADDING_PROFILE_SEL_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_0_2_PADDING_PROFILE_SEL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dpr_csr::cfg_pkt_padding::cfg_pkt_padding_1_2        */
/* Register template: cap_dpr_csr::cfg_pkt_padding::cfg_pkt_padding_1_2    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1425 */
/* Field member: cap_dpr_csr::cfg_pkt_padding::cfg_pkt_padding_1_2.min_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_MIN_SIZE_MSB 31
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_MIN_SIZE_LSB 0
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_MIN_SIZE_WIDTH 32
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_MIN_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_MIN_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_MIN_SIZE_RESET 0x80808080
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_MIN_SIZE_FIELD_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_MIN_SIZE_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_MIN_SIZE_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_PKT_PADDING_CFG_PKT_PADDING_1_2_MIN_SIZE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dpr_csr::cfg_pkt_truncation                     */
/* Wide Register template: cap_dpr_csr::cfg_pkt_truncation                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1437 */
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_SIZE 0x4
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_BYTE_SIZE 0x10

/* Register type: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_0_3  */
/* Register template: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_0_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1437 */
/* Field member: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_0_3.truncation_profile_sel */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_TRUNCATION_PROFILE_SEL_MSB 31
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_TRUNCATION_PROFILE_SEL_LSB 0
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_TRUNCATION_PROFILE_SEL_WIDTH 32
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_TRUNCATION_PROFILE_SEL_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_TRUNCATION_PROFILE_SEL_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_TRUNCATION_PROFILE_SEL_RESET 0x00000000
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_TRUNCATION_PROFILE_SEL_FIELD_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_TRUNCATION_PROFILE_SEL_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_TRUNCATION_PROFILE_SEL_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_0_3_TRUNCATION_PROFILE_SEL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_1_3  */
/* Register template: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_1_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1437 */
/* Field member: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_1_3.max_size_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_MAX_SIZE_31_0_MSB 31
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_MAX_SIZE_31_0_LSB 0
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_MAX_SIZE_31_0_WIDTH 32
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_MAX_SIZE_31_0_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_MAX_SIZE_31_0_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_MAX_SIZE_31_0_RESET 0x27102710
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_MAX_SIZE_31_0_FIELD_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_MAX_SIZE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_MAX_SIZE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_1_3_MAX_SIZE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_2_3  */
/* Register template: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_2_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1437 */
/* Field member: cap_dpr_csr::cfg_pkt_truncation::cfg_pkt_truncation_2_3.max_size_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_MAX_SIZE_63_32_MSB 31
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_MAX_SIZE_63_32_LSB 0
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_MAX_SIZE_63_32_WIDTH 32
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_MAX_SIZE_63_32_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_MAX_SIZE_63_32_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_MAX_SIZE_63_32_RESET 0x27102710
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_MAX_SIZE_63_32_FIELD_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_MAX_SIZE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_MAX_SIZE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_PKT_TRUNCATION_CFG_PKT_TRUNCATION_2_3_MAX_SIZE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dpr_csr::cfg_error_mask                         */
/* Wide Register template: cap_dpr_csr::cfg_error_mask                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1449 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_SIZE 0x2
#define CAP_DPR_CSR_CFG_ERROR_MASK_BYTE_SIZE 0x8

/* Register type: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2          */
/* Register template: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1449 */
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.rsvd_12_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_12_0_MSB 31
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_12_0_LSB 19
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_12_0_WIDTH 13
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_12_0_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_12_0_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_12_0_RESET 0x0000
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_12_0_FIELD_MASK 0xfff80000
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_12_0_GET(x) \
   (((x) & 0xfff80000) >> 19)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_12_0_SET(x) \
   (((x) << 19) & 0xfff80000)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_RSVD_12_0_MODIFY(r, x) \
   ((((x) << 19) & 0xfff80000) | ((r) & 0x0007ffff))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_ptr_from_cfg_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_MSB 18
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_LSB 18
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_pktout_ff_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_MSB 17
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_LSB 17
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_csum_ff_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_FF_OVERFLOW_MSB 16
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_FF_OVERFLOW_LSB 16
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_FF_OVERFLOW_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_FF_OVERFLOW_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_FF_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_FF_OVERFLOW_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_FF_OVERFLOW_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_FF_OVERFLOW_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_FF_OVERFLOW_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_FF_OVERFLOW_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_ptr_ff_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FF_OVERFLOW_MSB 15
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FF_OVERFLOW_LSB 15
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FF_OVERFLOW_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FF_OVERFLOW_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FF_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FF_OVERFLOW_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FF_OVERFLOW_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FF_OVERFLOW_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FF_OVERFLOW_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PTR_FF_OVERFLOW_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_pkt_eop_early */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKT_EOP_EARLY_MSB 14
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKT_EOP_EARLY_LSB 14
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKT_EOP_EARLY_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKT_EOP_EARLY_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKT_EOP_EARLY_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKT_EOP_EARLY_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKT_EOP_EARLY_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKT_EOP_EARLY_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKT_EOP_EARLY_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKT_EOP_EARLY_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_crc_start_gt_end */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_START_GT_END_MSB 13
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_START_GT_END_LSB 13
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_START_GT_END_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_START_GT_END_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_START_GT_END_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_START_GT_END_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_START_GT_END_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_START_GT_END_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_START_GT_END_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_START_GT_END_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_crc_mask_offset_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_MSB 12
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_LSB 12
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_crc_loc_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_MSB 11
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_LSB 11
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_crc_offset_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_MSB 10
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_LSB 10
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_csum_start_gt_end */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_START_GT_END_MSB 9
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_START_GT_END_LSB 9
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_START_GT_END_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_START_GT_END_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_START_GT_END_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_START_GT_END_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_START_GT_END_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_START_GT_END_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_START_GT_END_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_START_GT_END_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_csum_loc_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_MSB 8
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_LSB 8
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_csum_phdr_offset_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_MSB 7
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_LSB 7
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_csum_offset_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_MSB 6
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_LSB 6
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_pktin_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_MSB 5
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_LSB 5
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_pktin_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_MSB 4
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_LSB 4
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_ohi_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_MSB 3
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_LSB 3
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_ohi_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_MSB 2
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_LSB 2
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_OHI_SOP_NO_EOP_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_phv_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_MSB 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_LSB 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_0_2.err_phv_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_MSB 0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_LSB 0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_WIDTH 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_RESET 0x0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_0_2_ERR_PHV_SOP_NO_EOP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::cfg_error_mask::cfg_error_mask_1_2          */
/* Register template: cap_dpr_csr::cfg_error_mask::cfg_error_mask_1_2      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1449 */
/* Field member: cap_dpr_csr::cfg_error_mask::cfg_error_mask_1_2.rsvd_31_13 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_13_MSB 18
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_13_LSB 0
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_13_WIDTH 19
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_13_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_13_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_13_RESET 0x00000
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_13_FIELD_MASK 0x0007ffff
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_13_GET(x) \
   ((x) & 0x0007ffff)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_13_SET(x) \
   ((x) & 0x0007ffff)
#define CAP_DPR_CSR_CFG_ERROR_MASK_CFG_ERROR_MASK_1_2_RSVD_31_13_MODIFY(r, x) \
   (((x) & 0x0007ffff) | ((r) & 0xfff80000))

/* Wide Register type: cap_dpr_csr::cfg_interrupt_mask                     */
/* Wide Register template: cap_dpr_csr::cfg_interrupt_mask                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1478 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_SIZE 0x2
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_BYTE_SIZE 0x8

/* Register type: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2  */
/* Register template: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1478 */
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.rsvd_12_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_12_0_MSB 31
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_12_0_LSB 19
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_12_0_WIDTH 13
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_12_0_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_12_0_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_12_0_RESET 0x0000
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_12_0_FIELD_MASK 0xfff80000
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_12_0_GET(x) \
   (((x) & 0xfff80000) >> 19)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_12_0_SET(x) \
   (((x) << 19) & 0xfff80000)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_RSVD_12_0_MODIFY(r, x) \
   ((((x) << 19) & 0xfff80000) | ((r) & 0x0007ffff))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_ptr_from_cfg_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_MSB 18
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_LSB 18
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FROM_CFG_OVERFLOW_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_pktout_ff_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_MSB 17
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_LSB 17
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTOUT_FF_OVERFLOW_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_csum_ff_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_FF_OVERFLOW_MSB 16
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_FF_OVERFLOW_LSB 16
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_FF_OVERFLOW_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_FF_OVERFLOW_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_FF_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_FF_OVERFLOW_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_FF_OVERFLOW_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_FF_OVERFLOW_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_FF_OVERFLOW_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_FF_OVERFLOW_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_ptr_ff_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FF_OVERFLOW_MSB 15
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FF_OVERFLOW_LSB 15
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FF_OVERFLOW_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FF_OVERFLOW_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FF_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FF_OVERFLOW_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FF_OVERFLOW_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FF_OVERFLOW_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FF_OVERFLOW_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PTR_FF_OVERFLOW_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_pkt_eop_early */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKT_EOP_EARLY_MSB 14
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKT_EOP_EARLY_LSB 14
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKT_EOP_EARLY_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKT_EOP_EARLY_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKT_EOP_EARLY_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKT_EOP_EARLY_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKT_EOP_EARLY_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKT_EOP_EARLY_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKT_EOP_EARLY_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKT_EOP_EARLY_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_crc_start_gt_end */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_START_GT_END_MSB 13
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_START_GT_END_LSB 13
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_START_GT_END_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_START_GT_END_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_START_GT_END_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_START_GT_END_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_START_GT_END_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_START_GT_END_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_START_GT_END_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_START_GT_END_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_crc_mask_offset_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_MSB 12
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_LSB 12
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_crc_loc_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_MSB 11
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_LSB 11
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_LOC_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_crc_offset_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_MSB 10
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_LSB 10
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CRC_OFFSET_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_csum_start_gt_end */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_START_GT_END_MSB 9
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_START_GT_END_LSB 9
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_START_GT_END_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_START_GT_END_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_START_GT_END_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_START_GT_END_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_START_GT_END_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_START_GT_END_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_START_GT_END_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_START_GT_END_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_csum_loc_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_MSB 8
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_LSB 8
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_LOC_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_csum_phdr_offset_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_MSB 7
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_LSB 7
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_csum_offset_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_MSB 6
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_LSB 6
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_CSUM_OFFSET_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_pktin_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_MSB 5
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_LSB 5
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_pktin_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_MSB 4
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_LSB 4
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PKTIN_SOP_NO_EOP_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_ohi_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_MSB 3
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_LSB 3
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_ohi_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_MSB 2
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_LSB 2
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_OHI_SOP_NO_EOP_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_phv_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_MSB 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_LSB 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_0_2.err_phv_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_MSB 0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_LSB 0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_0_2_ERR_PHV_SOP_NO_EOP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_1_2  */
/* Register template: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1478 */
/* Field member: cap_dpr_csr::cfg_interrupt_mask::cfg_interrupt_mask_1_2.rsvd_31_13 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_13_MSB 18
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_13_LSB 0
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_13_WIDTH 19
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_13_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_13_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_13_RESET 0x00000
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_13_FIELD_MASK 0x0007ffff
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_13_GET(x) \
   ((x) & 0x0007ffff)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_13_SET(x) \
   ((x) & 0x0007ffff)
#define CAP_DPR_CSR_CFG_INTERRUPT_MASK_CFG_INTERRUPT_MASK_1_2_RSVD_31_13_MODIFY(r, x) \
   (((x) & 0x0007ffff) | ((r) & 0xfff80000))

/* Register type: cap_dpr_csr::cfg_interrupt_flop_fifo_mask                */
/* Register template: cap_dpr_csr::cfg_interrupt_flop_fifo_mask            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1507 */
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.csum_cal_vld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_CAL_VLD_MSB 20
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_CAL_VLD_LSB 20
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_CAL_VLD_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_CAL_VLD_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_CAL_VLD_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_CAL_VLD_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_CAL_VLD_FIELD_MASK 0x00100000
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_CAL_VLD_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_CAL_VLD_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_CAL_VLD_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.eop_vld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_EOP_VLD_MSB 19
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_EOP_VLD_LSB 19
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_EOP_VLD_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_EOP_VLD_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_EOP_VLD_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_EOP_VLD_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_EOP_VLD_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_EOP_VLD_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_EOP_VLD_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_EOP_VLD_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.ptr_lookahaed   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_LOOKAHAED_MSB 18
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_LOOKAHAED_LSB 18
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_LOOKAHAED_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_LOOKAHAED_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_LOOKAHAED_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_LOOKAHAED_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_LOOKAHAED_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_LOOKAHAED_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_LOOKAHAED_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_LOOKAHAED_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.phv_no_data     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_NO_DATA_MSB 17
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_NO_DATA_LSB 17
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_NO_DATA_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_NO_DATA_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_NO_DATA_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_NO_DATA_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_NO_DATA_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_NO_DATA_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_NO_DATA_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_NO_DATA_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.pktin_err       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_ERR_MSB 16
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_ERR_LSB 16
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_ERR_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_ERR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_ERR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_ERR_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_ERR_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_ERR_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_ERR_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.pktin_size      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_SIZE_MSB 15
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_SIZE_LSB 15
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_SIZE_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_SIZE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_SIZE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_SIZE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.padding_size    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PADDING_SIZE_MSB 14
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PADDING_SIZE_LSB 14
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PADDING_SIZE_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PADDING_SIZE_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PADDING_SIZE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PADDING_SIZE_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PADDING_SIZE_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PADDING_SIZE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PADDING_SIZE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PADDING_SIZE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.pktout_len_cell */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTOUT_LEN_CELL_MSB 13
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTOUT_LEN_CELL_LSB 13
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTOUT_LEN_CELL_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTOUT_LEN_CELL_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTOUT_LEN_CELL_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTOUT_LEN_CELL_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTOUT_LEN_CELL_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTOUT_LEN_CELL_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTOUT_LEN_CELL_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTOUT_LEN_CELL_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.phv_pkt_data    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_PKT_DATA_MSB 12
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_PKT_DATA_LSB 12
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_PKT_DATA_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_PKT_DATA_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_PKT_DATA_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_PKT_DATA_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_PKT_DATA_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_PKT_DATA_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_PKT_DATA_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PHV_PKT_DATA_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.data_mux_drop   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_DROP_MSB 11
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_DROP_LSB 11
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_DROP_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_DROP_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_DROP_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_DROP_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_DROP_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_DROP_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_DROP_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_DROP_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.crc_err         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CRC_ERR_MSB 10
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CRC_ERR_LSB 10
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CRC_ERR_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CRC_ERR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CRC_ERR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CRC_ERR_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CRC_ERR_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CRC_ERR_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CRC_ERR_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CRC_ERR_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.csum_err        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_ERR_MSB 9
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_ERR_LSB 9
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_ERR_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_ERR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_ERR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_ERR_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_ERR_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_ERR_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_ERR_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_CSUM_ERR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.pktin_eop_err   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_EOP_ERR_MSB 8
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_EOP_ERR_LSB 8
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_EOP_ERR_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_EOP_ERR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_EOP_ERR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_EOP_ERR_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_EOP_ERR_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_EOP_ERR_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_EOP_ERR_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PKTIN_EOP_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.data_mux_eop_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_EOP_ERR_MSB 7
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_EOP_ERR_LSB 7
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_EOP_ERR_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_EOP_ERR_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_EOP_ERR_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_EOP_ERR_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_EOP_ERR_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_EOP_ERR_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_EOP_ERR_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_EOP_ERR_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.ptr_early_pkt_eop_info */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_EARLY_PKT_EOP_INFO_MSB 6
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_EARLY_PKT_EOP_INFO_LSB 6
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_EARLY_PKT_EOP_INFO_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_EARLY_PKT_EOP_INFO_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_EARLY_PKT_EOP_INFO_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_EARLY_PKT_EOP_INFO_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_EARLY_PKT_EOP_INFO_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_EARLY_PKT_EOP_INFO_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_EARLY_PKT_EOP_INFO_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_PTR_EARLY_PKT_EOP_INFO_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.dpr_csum_update_info */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_UPDATE_INFO_MSB 5
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_UPDATE_INFO_LSB 5
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_UPDATE_INFO_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_UPDATE_INFO_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_UPDATE_INFO_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_UPDATE_INFO_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_UPDATE_INFO_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_UPDATE_INFO_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_UPDATE_INFO_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_UPDATE_INFO_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.data_mux_force_bypass_csum */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CSUM_MSB 4
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CSUM_LSB 4
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CSUM_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CSUM_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CSUM_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CSUM_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CSUM_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CSUM_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CSUM_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CSUM_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.dpr_csum_info   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_INFO_MSB 3
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_INFO_LSB 3
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_INFO_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_INFO_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_INFO_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_INFO_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_INFO_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_INFO_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_INFO_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CSUM_INFO_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.dpr_crc_update_info */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_UPDATE_INFO_MSB 2
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_UPDATE_INFO_LSB 2
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_UPDATE_INFO_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_UPDATE_INFO_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_UPDATE_INFO_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_UPDATE_INFO_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_UPDATE_INFO_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_UPDATE_INFO_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_UPDATE_INFO_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_UPDATE_INFO_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.dpr_crc_info    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_INFO_MSB 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_INFO_LSB 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_INFO_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_INFO_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_INFO_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_INFO_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_INFO_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_INFO_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_INFO_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DPR_CRC_INFO_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::cfg_interrupt_flop_fifo_mask.data_mux_force_bypass_crc */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CRC_MSB 0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CRC_LSB 0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CRC_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CRC_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CRC_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CRC_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CRC_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CRC_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CRC_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_INTERRUPT_FLOP_FIFO_MASK_DATA_MUX_FORCE_BYPASS_CRC_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::cfg_interrupt_fifo_mask                     */
/* Register template: cap_dpr_csr::cfg_interrupt_fifo_mask                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1535 */
/* Field member: cap_dpr_csr::cfg_interrupt_fifo_mask.pktout_credit_undflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_UNDFLOW_MSB 9
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_UNDFLOW_LSB 9
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_UNDFLOW_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_UNDFLOW_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_UNDFLOW_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_UNDFLOW_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_UNDFLOW_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_UNDFLOW_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_UNDFLOW_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_UNDFLOW_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::cfg_interrupt_fifo_mask.pktout_credit_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_OVFLOW_MSB 8
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_OVFLOW_LSB 8
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_OVFLOW_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_OVFLOW_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_OVFLOW_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_OVFLOW_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_OVFLOW_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_OVFLOW_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_OVFLOW_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_CREDIT_OVFLOW_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::cfg_interrupt_fifo_mask.egress_credit_undflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_UNDFLOW_MSB 7
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_UNDFLOW_LSB 7
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_UNDFLOW_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_UNDFLOW_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_UNDFLOW_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_UNDFLOW_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_UNDFLOW_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_UNDFLOW_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_UNDFLOW_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_UNDFLOW_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::cfg_interrupt_fifo_mask.egress_credit_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_OVFLOW_MSB 6
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_OVFLOW_LSB 6
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_OVFLOW_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_OVFLOW_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_OVFLOW_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_OVFLOW_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_OVFLOW_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_OVFLOW_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_OVFLOW_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_EGRESS_CREDIT_OVFLOW_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::cfg_interrupt_fifo_mask.ptr_ff               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PTR_FF_MSB 5
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PTR_FF_LSB 5
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PTR_FF_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PTR_FF_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PTR_FF_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PTR_FF_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PTR_FF_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PTR_FF_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PTR_FF_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PTR_FF_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::cfg_interrupt_fifo_mask.csum_ff              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_CSUM_FF_MSB 4
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_CSUM_FF_LSB 4
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_CSUM_FF_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_CSUM_FF_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_CSUM_FF_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_CSUM_FF_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_CSUM_FF_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_CSUM_FF_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_CSUM_FF_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_CSUM_FF_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::cfg_interrupt_fifo_mask.pktout_ff            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_FF_MSB 3
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_FF_LSB 3
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_FF_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_FF_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_FF_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_FF_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_FF_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_FF_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_FF_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTOUT_FF_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::cfg_interrupt_fifo_mask.pktin_ff             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTIN_FF_MSB 2
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTIN_FF_LSB 2
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTIN_FF_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTIN_FF_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTIN_FF_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTIN_FF_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTIN_FF_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTIN_FF_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTIN_FF_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PKTIN_FF_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::cfg_interrupt_fifo_mask.ohi_ff               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_OHI_FF_MSB 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_OHI_FF_LSB 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_OHI_FF_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_OHI_FF_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_OHI_FF_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_OHI_FF_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_OHI_FF_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_OHI_FF_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_OHI_FF_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_OHI_FF_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::cfg_interrupt_fifo_mask.phv_ff               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PHV_FF_MSB 0
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PHV_FF_LSB 0
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PHV_FF_WIDTH 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PHV_FF_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PHV_FF_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PHV_FF_RESET 0x0
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PHV_FF_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PHV_FF_GET(x) ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PHV_FF_SET(x) ((x) & 0x00000001)
#define CAP_DPR_CSR_CFG_INTERRUPT_FIFO_MASK_PHV_FF_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpr_csr::int_srams_ecc                                  */
/* Group template: cap_dpr_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1250 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_SIZE 0x4
#define CAP_DPR_CSR_INT_SRAMS_ECC_BYTE_SIZE 0x10
/* Register member: cap_dpr_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpr_csr::int_srams_ecc::intreg            */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_OFFSET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_BYTE_OFFSET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_WRITE_MASK 0x00000fff
/* Register member: cap_dpr_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpr_csr::int_srams_ecc::int_test_set      */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_OFFSET 0x1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_WRITE_MASK 0x00000fff
/* Register member: cap_dpr_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpr_csr::int_srams_ecc::int_enable_set    */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_WRITE_MASK 0x00000fff
/* Register member: cap_dpr_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpr_csr::int_srams_ecc::int_enable_clear  */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x00000fff

/* Register type: cap_dpr_csr::int_srams_ecc::intreg                       */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.dpr_pktout_fifo_correctable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_MSB 11
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_LSB 11
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg.dpr_pktout_fifo_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_MSB 10
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_LSB 10
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg.dpr_ptr_fifo_correctable_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_MSB 9
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_LSB 9
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg.dpr_ptr_fifo_uncorrectable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_MSB 8
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_LSB 8
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg.dpr_ohi_fifo_correctable_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg.dpr_ohi_fifo_uncorrectable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg.dpr_phv_fifo_correctable_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.dpr_phv_fifo_uncorrectable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.dpr_csum_fifo_correctable_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.dpr_csum_fifo_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.dpr_pktin_fifo_correctable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.dpr_pktin_fifo_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INTREG_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_srams_ecc::int_test_set                 */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.dpr_pktout_fifo_correctable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_MSB 11
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_LSB 11
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg.dpr_pktout_fifo_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_MSB 10
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_LSB 10
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg.dpr_ptr_fifo_correctable_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_MSB 9
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_LSB 9
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg.dpr_ptr_fifo_uncorrectable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_MSB 8
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_LSB 8
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PTR_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg.dpr_ohi_fifo_correctable_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg.dpr_ohi_fifo_uncorrectable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_OHI_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg.dpr_phv_fifo_correctable_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.dpr_phv_fifo_uncorrectable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PHV_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.dpr_csum_fifo_correctable_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.dpr_csum_fifo_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_CSUM_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.dpr_pktin_fifo_correctable_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.dpr_pktin_fifo_uncorrectable_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_TEST_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_srams_ecc::int_enable_set               */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.dpr_pktout_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_MSB 11
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_LSB 11
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg_enable.dpr_pktout_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_MSB 10
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_LSB 10
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg_enable.dpr_ptr_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_CORRECTABLE_ENABLE_MSB 9
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_CORRECTABLE_ENABLE_LSB 9
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg_enable.dpr_ptr_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_MSB 8
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_LSB 8
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg_enable.dpr_ohi_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_CORRECTABLE_ENABLE_MSB 7
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_CORRECTABLE_ENABLE_LSB 7
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_enable.dpr_ohi_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_MSB 6
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_LSB 6
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_enable.dpr_phv_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_CORRECTABLE_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_CORRECTABLE_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.dpr_phv_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.dpr_csum_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.dpr_csum_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.dpr_pktin_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.dpr_pktin_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_srams_ecc::int_enable_clear             */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.dpr_pktout_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_MSB 11
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_LSB 11
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg_enable.dpr_pktout_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_MSB 10
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_LSB 10
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTOUT_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg_enable.dpr_ptr_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_CORRECTABLE_ENABLE_MSB 9
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_CORRECTABLE_ENABLE_LSB 9
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg_enable.dpr_ptr_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_MSB 8
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_LSB 8
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PTR_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg_enable.dpr_ohi_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_CORRECTABLE_ENABLE_MSB 7
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_CORRECTABLE_ENABLE_LSB 7
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_enable.dpr_ohi_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_MSB 6
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_LSB 6
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_OHI_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_enable.dpr_phv_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_CORRECTABLE_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_CORRECTABLE_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.dpr_phv_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PHV_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.dpr_csum_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.dpr_csum_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_CSUM_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.dpr_pktin_fifo_correctable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.dpr_pktin_fifo_uncorrectable_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_DPR_PKTIN_FIFO_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::csr_intr                                    */
/* Register template: cap_dpr_csr::csr_intr                                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1287 */
/* Field member: cap_dpr_csr::csr_intr.dowstream_enable                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::csr_intr.dowstream                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_DPR_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpr_csr::int_groups                                     */
/* Group template: cap_dpr_csr::intgrp_status                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1271 */
#define CAP_DPR_CSR_INT_GROUPS_SIZE 0x4
#define CAP_DPR_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_dpr_csr::intgrp_status.intreg                      */
/* Register type referenced: cap_dpr_csr::int_groups::intreg               */
/* Register template referenced: cap_dpr_csr::intreg_status                */
#define CAP_DPR_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_DPR_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_DPR_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_GROUPS_INTREG_RESET_MASK 0xffffff00
#define CAP_DPR_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_dpr_csr::intgrp_status.int_enable_rw_reg           */
/* Register type referenced: cap_dpr_csr::int_groups::int_enable_rw_reg    */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x000000ff
/* Register member: cap_dpr_csr::intgrp_status.int_rw_reg                  */
/* Register type referenced: cap_dpr_csr::int_groups::int_rw_reg           */
/* Register template referenced: cap_dpr_csr::intreg_status                */
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xffffff00
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_dpr_csr::int_groups::intreg                          */
/* Register template: cap_dpr_csr::intreg_status                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1221 */
/* Field member: cap_dpr_csr::intreg_status.int_credit_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_CREDIT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_status.int_spare_interrupt            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SPARE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_status.int_flop_fifo_1_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_1_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_1_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_1_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_1_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_1_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_1_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_status.int_flop_fifo_0_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_0_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_0_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_0_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_0_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_0_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_0_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_0_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FLOP_FIFO_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_status.int_fifo_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_status.int_srams_ecc_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_status.int_reg2_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_status.int_reg1_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_groups::int_enable_rw_reg               */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.int_credit_enable              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_MSB 7
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_LSB 7
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CREDIT_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_enable.int_spare_enable               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_MSB 6
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_LSB 6
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SPARE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_enable.int_flop_fifo_1_enable         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_1_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_1_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_1_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_1_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_1_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_1_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_1_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_1_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_1_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_1_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.int_flop_fifo_0_enable         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_0_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_0_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_0_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_0_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_0_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_0_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_0_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_0_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_0_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FLOP_FIFO_0_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.int_fifo_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.int_srams_ecc_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.int_reg2_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG2_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.int_reg1_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_groups::int_rw_reg                      */
/* Register template: cap_dpr_csr::intreg_status                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1221 */
/* Field member: cap_dpr_csr::intreg_status.int_credit_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_CREDIT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_status.int_spare_interrupt            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SPARE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_status.int_flop_fifo_1_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_1_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_1_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_1_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_1_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_1_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_1_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_status.int_flop_fifo_0_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_0_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_0_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_0_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_0_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_0_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_0_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_0_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FLOP_FIFO_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_status.int_fifo_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_status.int_srams_ecc_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_status.int_reg2_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_status.int_reg1_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_WRITE_ACCESS 0
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpr_csr::int_reg1                                       */
/* Group template: cap_dpr_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1250 */
#define CAP_DPR_CSR_INT_REG1_SIZE 0x4
#define CAP_DPR_CSR_INT_REG1_BYTE_SIZE 0x10
/* Register member: cap_dpr_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpr_csr::int_reg1::intreg                 */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_REG1_INTREG_OFFSET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_BYTE_OFFSET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_REG1_INTREG_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG1_INTREG_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG1_INTREG_WRITE_MASK 0x1fffffff
/* Register member: cap_dpr_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpr_csr::int_reg1::int_test_set           */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_OFFSET 0x1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_WRITE_MASK 0x1fffffff
/* Register member: cap_dpr_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpr_csr::int_reg1::int_enable_set         */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_WRITE_MASK 0x1fffffff
/* Register member: cap_dpr_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpr_csr::int_reg1::int_enable_clear       */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_WRITE_MASK 0x1fffffff

/* Register type: cap_dpr_csr::int_reg1::intreg                            */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.err_ptr_from_cfg_overflow_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_MSB 28
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_LSB 28
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_FIELD_MASK 0x10000000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpr_csr::intreg.err_pktout_ff_overflow_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_MSB 27
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_LSB 27
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpr_csr::intreg.err_csum_ff_overflow_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_FF_OVERFLOW_INTERRUPT_MSB 26
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_FF_OVERFLOW_INTERRUPT_LSB 26
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_FF_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_FF_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_FF_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_FF_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_FF_OVERFLOW_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_FF_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_FF_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_FF_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpr_csr::intreg.err_ptr_ff_overflow_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FF_OVERFLOW_INTERRUPT_MSB 25
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FF_OVERFLOW_INTERRUPT_LSB 25
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FF_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FF_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FF_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FF_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FF_OVERFLOW_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FF_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FF_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PTR_FF_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpr_csr::intreg.err_pkt_eop_early_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKT_EOP_EARLY_INTERRUPT_MSB 24
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKT_EOP_EARLY_INTERRUPT_LSB 24
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKT_EOP_EARLY_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKT_EOP_EARLY_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKT_EOP_EARLY_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKT_EOP_EARLY_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKT_EOP_EARLY_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKT_EOP_EARLY_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKT_EOP_EARLY_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKT_EOP_EARLY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpr_csr::intreg.err_crc_mask_offset_gt_pkt_size_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_MSB 23
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_LSB 23
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpr_csr::intreg.err_crc_loc_gt_pkt_size_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_MSB 22
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_LSB 22
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpr_csr::intreg.err_crc_offset_gt_pkt_size_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_MSB 21
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_LSB 21
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpr_csr::intreg.err_csum_loc_gt_pkt_size_0_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_MSB 20
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_LSB 20
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpr_csr::intreg.err_csum_loc_gt_pkt_size_1_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_MSB 19
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_LSB 19
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg.err_csum_loc_gt_pkt_size_2_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_MSB 18
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_LSB 18
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg.err_csum_loc_gt_pkt_size_3_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_MSB 17
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_LSB 17
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg.err_csum_loc_gt_pkt_size_4_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_MSB 16
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_LSB 16
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg.err_csum_phdr_offset_gt_pkt_size_0_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_MSB 15
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_LSB 15
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg.err_csum_phdr_offset_gt_pkt_size_1_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_MSB 14
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_LSB 14
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg.err_csum_phdr_offset_gt_pkt_size_2_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_MSB 13
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_LSB 13
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg.err_csum_phdr_offset_gt_pkt_size_3_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_MSB 12
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_LSB 12
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg.err_csum_phdr_offset_gt_pkt_size_4_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_MSB 11
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_LSB 11
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg.err_csum_offset_gt_pkt_size_0_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_MSB 10
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_LSB 10
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg.err_csum_offset_gt_pkt_size_1_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_MSB 9
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_LSB 9
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg.err_csum_offset_gt_pkt_size_2_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_MSB 8
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_LSB 8
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg.err_csum_offset_gt_pkt_size_3_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg.err_csum_offset_gt_pkt_size_4_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg.err_pktin_eop_no_sop_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.err_pktin_sop_no_eop_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.err_ohi_eop_no_sop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_EOP_NO_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.err_ohi_sop_no_eop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_OHI_SOP_NO_EOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.err_phv_eop_no_sop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_EOP_NO_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.err_phv_sop_no_eop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG1_INTREG_ERR_PHV_SOP_NO_EOP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_reg1::int_test_set                      */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.err_ptr_from_cfg_overflow_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_MSB 28
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_LSB 28
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_FIELD_MASK 0x10000000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FROM_CFG_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpr_csr::intreg.err_pktout_ff_overflow_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_MSB 27
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_LSB 27
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTOUT_FF_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpr_csr::intreg.err_csum_ff_overflow_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_FF_OVERFLOW_INTERRUPT_MSB 26
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_FF_OVERFLOW_INTERRUPT_LSB 26
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_FF_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_FF_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_FF_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_FF_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_FF_OVERFLOW_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_FF_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_FF_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_FF_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpr_csr::intreg.err_ptr_ff_overflow_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FF_OVERFLOW_INTERRUPT_MSB 25
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FF_OVERFLOW_INTERRUPT_LSB 25
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FF_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FF_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FF_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FF_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FF_OVERFLOW_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FF_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FF_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PTR_FF_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpr_csr::intreg.err_pkt_eop_early_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKT_EOP_EARLY_INTERRUPT_MSB 24
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKT_EOP_EARLY_INTERRUPT_LSB 24
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKT_EOP_EARLY_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKT_EOP_EARLY_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKT_EOP_EARLY_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKT_EOP_EARLY_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKT_EOP_EARLY_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKT_EOP_EARLY_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKT_EOP_EARLY_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKT_EOP_EARLY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpr_csr::intreg.err_crc_mask_offset_gt_pkt_size_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_MSB 23
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_LSB 23
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpr_csr::intreg.err_crc_loc_gt_pkt_size_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_MSB 22
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_LSB 22
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_LOC_GT_PKT_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpr_csr::intreg.err_crc_offset_gt_pkt_size_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_MSB 21
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_LSB 21
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpr_csr::intreg.err_csum_loc_gt_pkt_size_0_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_MSB 20
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_LSB 20
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpr_csr::intreg.err_csum_loc_gt_pkt_size_1_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_MSB 19
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_LSB 19
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg.err_csum_loc_gt_pkt_size_2_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_MSB 18
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_LSB 18
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg.err_csum_loc_gt_pkt_size_3_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_MSB 17
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_LSB 17
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg.err_csum_loc_gt_pkt_size_4_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_MSB 16
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_LSB 16
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg.err_csum_phdr_offset_gt_pkt_size_0_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_MSB 15
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_LSB 15
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg.err_csum_phdr_offset_gt_pkt_size_1_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_MSB 14
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_LSB 14
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg.err_csum_phdr_offset_gt_pkt_size_2_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_MSB 13
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_LSB 13
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg.err_csum_phdr_offset_gt_pkt_size_3_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_MSB 12
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_LSB 12
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg.err_csum_phdr_offset_gt_pkt_size_4_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_MSB 11
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_LSB 11
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg.err_csum_offset_gt_pkt_size_0_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_MSB 10
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_LSB 10
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg.err_csum_offset_gt_pkt_size_1_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_MSB 9
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_LSB 9
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg.err_csum_offset_gt_pkt_size_2_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_MSB 8
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_LSB 8
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg.err_csum_offset_gt_pkt_size_3_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg.err_csum_offset_gt_pkt_size_4_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg.err_pktin_eop_no_sop_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_EOP_NO_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.err_pktin_sop_no_eop_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PKTIN_SOP_NO_EOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.err_ohi_eop_no_sop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_EOP_NO_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.err_ohi_sop_no_eop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_OHI_SOP_NO_EOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.err_phv_eop_no_sop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_EOP_NO_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.err_phv_sop_no_eop_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG1_INT_TEST_SET_ERR_PHV_SOP_NO_EOP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_reg1::int_enable_set                    */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.err_ptr_from_cfg_overflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_MSB 28
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_LSB 28
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_FIELD_MASK 0x10000000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpr_csr::intreg_enable.err_pktout_ff_overflow_enable  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTOUT_FF_OVERFLOW_ENABLE_MSB 27
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTOUT_FF_OVERFLOW_ENABLE_LSB 27
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTOUT_FF_OVERFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTOUT_FF_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTOUT_FF_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTOUT_FF_OVERFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTOUT_FF_OVERFLOW_ENABLE_FIELD_MASK 0x08000000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTOUT_FF_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTOUT_FF_OVERFLOW_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTOUT_FF_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_ff_overflow_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_FF_OVERFLOW_ENABLE_MSB 26
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_FF_OVERFLOW_ENABLE_LSB 26
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_FF_OVERFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_FF_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_FF_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_FF_OVERFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_FF_OVERFLOW_ENABLE_FIELD_MASK 0x04000000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_FF_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_FF_OVERFLOW_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_FF_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpr_csr::intreg_enable.err_ptr_ff_overflow_enable     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FF_OVERFLOW_ENABLE_MSB 25
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FF_OVERFLOW_ENABLE_LSB 25
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FF_OVERFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FF_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FF_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FF_OVERFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FF_OVERFLOW_ENABLE_FIELD_MASK 0x02000000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FF_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FF_OVERFLOW_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PTR_FF_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpr_csr::intreg_enable.err_pkt_eop_early_enable       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKT_EOP_EARLY_ENABLE_MSB 24
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKT_EOP_EARLY_ENABLE_LSB 24
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKT_EOP_EARLY_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKT_EOP_EARLY_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKT_EOP_EARLY_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKT_EOP_EARLY_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKT_EOP_EARLY_ENABLE_FIELD_MASK 0x01000000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKT_EOP_EARLY_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKT_EOP_EARLY_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKT_EOP_EARLY_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpr_csr::intreg_enable.err_crc_mask_offset_gt_pkt_size_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_MSB 23
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_LSB 23
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_FIELD_MASK 0x00800000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpr_csr::intreg_enable.err_crc_loc_gt_pkt_size_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_MSB 22
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_LSB 22
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_FIELD_MASK 0x00400000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpr_csr::intreg_enable.err_crc_offset_gt_pkt_size_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_MSB 21
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_LSB 21
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_FIELD_MASK 0x00200000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_loc_gt_pkt_size_0_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_MSB 20
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_LSB 20
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_FIELD_MASK 0x00100000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_loc_gt_pkt_size_1_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_MSB 19
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_LSB 19
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_loc_gt_pkt_size_2_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_MSB 18
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_LSB 18
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_loc_gt_pkt_size_3_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_MSB 17
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_LSB 17
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_loc_gt_pkt_size_4_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_MSB 16
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_LSB 16
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_phdr_offset_gt_pkt_size_0_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_MSB 15
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_LSB 15
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_phdr_offset_gt_pkt_size_1_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_MSB 14
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_LSB 14
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_phdr_offset_gt_pkt_size_2_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_MSB 13
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_LSB 13
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_phdr_offset_gt_pkt_size_3_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_MSB 12
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_LSB 12
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_phdr_offset_gt_pkt_size_4_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_MSB 11
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_LSB 11
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_offset_gt_pkt_size_0_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_MSB 10
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_LSB 10
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_offset_gt_pkt_size_1_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_MSB 9
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_LSB 9
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_offset_gt_pkt_size_2_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_MSB 8
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_LSB 8
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_offset_gt_pkt_size_3_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_MSB 7
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_LSB 7
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_offset_gt_pkt_size_4_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_MSB 6
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_LSB 6
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_enable.err_pktin_eop_no_sop_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_EOP_NO_SOP_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_EOP_NO_SOP_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_EOP_NO_SOP_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_EOP_NO_SOP_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_EOP_NO_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_EOP_NO_SOP_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_EOP_NO_SOP_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_EOP_NO_SOP_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_EOP_NO_SOP_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_EOP_NO_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.err_pktin_sop_no_eop_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_SOP_NO_EOP_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_SOP_NO_EOP_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_SOP_NO_EOP_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_SOP_NO_EOP_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_SOP_NO_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_SOP_NO_EOP_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_SOP_NO_EOP_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_SOP_NO_EOP_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_SOP_NO_EOP_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PKTIN_SOP_NO_EOP_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.err_ohi_eop_no_sop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_EOP_NO_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.err_ohi_sop_no_eop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_OHI_SOP_NO_EOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.err_phv_eop_no_sop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_EOP_NO_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.err_phv_sop_no_eop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_SET_ERR_PHV_SOP_NO_EOP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_reg1::int_enable_clear                  */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.err_ptr_from_cfg_overflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_MSB 28
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_LSB 28
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_FIELD_MASK 0x10000000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FROM_CFG_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpr_csr::intreg_enable.err_pktout_ff_overflow_enable  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTOUT_FF_OVERFLOW_ENABLE_MSB 27
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTOUT_FF_OVERFLOW_ENABLE_LSB 27
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTOUT_FF_OVERFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTOUT_FF_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTOUT_FF_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTOUT_FF_OVERFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTOUT_FF_OVERFLOW_ENABLE_FIELD_MASK 0x08000000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTOUT_FF_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTOUT_FF_OVERFLOW_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTOUT_FF_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_ff_overflow_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_FF_OVERFLOW_ENABLE_MSB 26
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_FF_OVERFLOW_ENABLE_LSB 26
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_FF_OVERFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_FF_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_FF_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_FF_OVERFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_FF_OVERFLOW_ENABLE_FIELD_MASK 0x04000000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_FF_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_FF_OVERFLOW_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_FF_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpr_csr::intreg_enable.err_ptr_ff_overflow_enable     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FF_OVERFLOW_ENABLE_MSB 25
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FF_OVERFLOW_ENABLE_LSB 25
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FF_OVERFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FF_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FF_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FF_OVERFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FF_OVERFLOW_ENABLE_FIELD_MASK 0x02000000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FF_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FF_OVERFLOW_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PTR_FF_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpr_csr::intreg_enable.err_pkt_eop_early_enable       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKT_EOP_EARLY_ENABLE_MSB 24
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKT_EOP_EARLY_ENABLE_LSB 24
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKT_EOP_EARLY_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKT_EOP_EARLY_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKT_EOP_EARLY_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKT_EOP_EARLY_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKT_EOP_EARLY_ENABLE_FIELD_MASK 0x01000000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKT_EOP_EARLY_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKT_EOP_EARLY_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKT_EOP_EARLY_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpr_csr::intreg_enable.err_crc_mask_offset_gt_pkt_size_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_MSB 23
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_LSB 23
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_FIELD_MASK 0x00800000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpr_csr::intreg_enable.err_crc_loc_gt_pkt_size_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_MSB 22
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_LSB 22
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_FIELD_MASK 0x00400000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_LOC_GT_PKT_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpr_csr::intreg_enable.err_crc_offset_gt_pkt_size_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_MSB 21
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_LSB 21
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_FIELD_MASK 0x00200000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CRC_OFFSET_GT_PKT_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_loc_gt_pkt_size_0_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_MSB 20
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_LSB 20
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_FIELD_MASK 0x00100000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_0_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_loc_gt_pkt_size_1_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_MSB 19
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_LSB 19
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_1_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_loc_gt_pkt_size_2_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_MSB 18
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_LSB 18
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_2_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_loc_gt_pkt_size_3_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_MSB 17
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_LSB 17
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_3_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_loc_gt_pkt_size_4_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_MSB 16
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_LSB 16
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_LOC_GT_PKT_SIZE_4_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_phdr_offset_gt_pkt_size_0_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_MSB 15
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_LSB 15
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_phdr_offset_gt_pkt_size_1_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_MSB 14
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_LSB 14
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_phdr_offset_gt_pkt_size_2_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_MSB 13
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_LSB 13
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_phdr_offset_gt_pkt_size_3_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_MSB 12
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_LSB 12
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_phdr_offset_gt_pkt_size_4_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_MSB 11
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_LSB 11
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_offset_gt_pkt_size_0_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_MSB 10
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_LSB 10
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_offset_gt_pkt_size_1_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_MSB 9
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_LSB 9
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_offset_gt_pkt_size_2_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_MSB 8
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_LSB 8
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_offset_gt_pkt_size_3_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_MSB 7
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_LSB 7
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_offset_gt_pkt_size_4_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_MSB 6
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_LSB 6
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_enable.err_pktin_eop_no_sop_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_EOP_NO_SOP_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_EOP_NO_SOP_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_EOP_NO_SOP_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_EOP_NO_SOP_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_EOP_NO_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_EOP_NO_SOP_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_EOP_NO_SOP_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_EOP_NO_SOP_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_EOP_NO_SOP_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_EOP_NO_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.err_pktin_sop_no_eop_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_SOP_NO_EOP_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_SOP_NO_EOP_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_SOP_NO_EOP_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_SOP_NO_EOP_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_SOP_NO_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_SOP_NO_EOP_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_SOP_NO_EOP_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_SOP_NO_EOP_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_SOP_NO_EOP_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PKTIN_SOP_NO_EOP_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.err_ohi_eop_no_sop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_EOP_NO_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.err_ohi_sop_no_eop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_OHI_SOP_NO_EOP_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.err_phv_eop_no_sop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_EOP_NO_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.err_phv_sop_no_eop_enable      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG1_INT_ENABLE_CLEAR_ERR_PHV_SOP_NO_EOP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpr_csr::int_reg2                                       */
/* Group template: cap_dpr_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1250 */
#define CAP_DPR_CSR_INT_REG2_SIZE 0x4
#define CAP_DPR_CSR_INT_REG2_BYTE_SIZE 0x10
/* Register member: cap_dpr_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpr_csr::int_reg2::intreg                 */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_REG2_INTREG_OFFSET 0x0
#define CAP_DPR_CSR_INT_REG2_INTREG_BYTE_OFFSET 0x0
#define CAP_DPR_CSR_INT_REG2_INTREG_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_REG2_INTREG_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG2_INTREG_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG2_INTREG_WRITE_MASK 0x000000ff
/* Register member: cap_dpr_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpr_csr::int_reg2::int_test_set           */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_OFFSET 0x1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_WRITE_MASK 0x000000ff
/* Register member: cap_dpr_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpr_csr::int_reg2::int_enable_set         */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_WRITE_MASK 0x000000ff
/* Register member: cap_dpr_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpr_csr::int_reg2::int_enable_clear       */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_WRITE_MASK 0x000000ff

/* Register type: cap_dpr_csr::int_reg2::intreg                            */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.err_crc_start_gt_end_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CRC_START_GT_END_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CRC_START_GT_END_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CRC_START_GT_END_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CRC_START_GT_END_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CRC_START_GT_END_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CRC_START_GT_END_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CRC_START_GT_END_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CRC_START_GT_END_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CRC_START_GT_END_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CRC_START_GT_END_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg.err_csum_start_gt_end_0_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_0_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_0_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_0_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_0_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_0_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_0_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_0_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg.err_csum_start_gt_end_1_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_1_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_1_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_1_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_1_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_1_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_1_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.err_csum_start_gt_end_2_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_2_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_2_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_2_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_2_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_2_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_2_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_2_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_2_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.err_csum_start_gt_end_3_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_3_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_3_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_3_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_3_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_3_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.err_csum_start_gt_end_4_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_4_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_4_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_4_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_4_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_4_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_4_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_4_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_4_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_4_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_REG2_INTREG_ERR_CSUM_START_GT_END_4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.fieldD_interrupt                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.fieldC_interrupt                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG2_INTREG_FIELDC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_reg2::int_test_set                      */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.err_crc_start_gt_end_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CRC_START_GT_END_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CRC_START_GT_END_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CRC_START_GT_END_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CRC_START_GT_END_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CRC_START_GT_END_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CRC_START_GT_END_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CRC_START_GT_END_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CRC_START_GT_END_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CRC_START_GT_END_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CRC_START_GT_END_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg.err_csum_start_gt_end_0_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_0_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_0_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_0_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_0_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_0_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_0_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_0_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg.err_csum_start_gt_end_1_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_1_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_1_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_1_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_1_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_1_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_1_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.err_csum_start_gt_end_2_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_2_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_2_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_2_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_2_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_2_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_2_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_2_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_2_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.err_csum_start_gt_end_3_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_3_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_3_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_3_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_3_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_3_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.err_csum_start_gt_end_4_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_4_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_4_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_4_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_4_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_4_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_4_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_4_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_4_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_4_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_ERR_CSUM_START_GT_END_4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.fieldD_interrupt                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.fieldC_interrupt                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG2_INT_TEST_SET_FIELDC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_reg2::int_enable_set                    */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.err_crc_start_gt_end_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CRC_START_GT_END_ENABLE_MSB 7
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CRC_START_GT_END_ENABLE_LSB 7
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CRC_START_GT_END_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CRC_START_GT_END_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CRC_START_GT_END_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CRC_START_GT_END_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CRC_START_GT_END_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CRC_START_GT_END_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CRC_START_GT_END_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CRC_START_GT_END_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_start_gt_end_0_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_0_ENABLE_MSB 6
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_0_ENABLE_LSB 6
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_0_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_0_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_0_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_0_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_0_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_0_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_0_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_0_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_start_gt_end_1_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_1_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_1_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_1_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_1_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_1_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_1_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_1_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_1_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_1_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_1_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_start_gt_end_2_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_2_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_2_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_2_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_2_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_2_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_2_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_2_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_2_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_2_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_2_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_start_gt_end_3_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_3_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_3_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_3_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_3_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_3_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_3_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_3_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_start_gt_end_4_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_4_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_4_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_4_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_4_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_4_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_4_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_4_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_4_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_4_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_ERR_CSUM_START_GT_END_4_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.fieldD_enable                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDD_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.fieldC_enable                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_SET_FIELDC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_reg2::int_enable_clear                  */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.err_crc_start_gt_end_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CRC_START_GT_END_ENABLE_MSB 7
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CRC_START_GT_END_ENABLE_LSB 7
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CRC_START_GT_END_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CRC_START_GT_END_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CRC_START_GT_END_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CRC_START_GT_END_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CRC_START_GT_END_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CRC_START_GT_END_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CRC_START_GT_END_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CRC_START_GT_END_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_start_gt_end_0_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_0_ENABLE_MSB 6
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_0_ENABLE_LSB 6
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_0_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_0_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_0_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_0_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_0_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_0_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_0_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_0_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_start_gt_end_1_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_1_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_1_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_1_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_1_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_1_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_1_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_1_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_1_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_1_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_1_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_start_gt_end_2_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_2_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_2_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_2_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_2_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_2_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_2_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_2_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_2_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_2_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_2_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_start_gt_end_3_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_3_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_3_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_3_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_3_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_3_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_3_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_3_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.err_csum_start_gt_end_4_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_4_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_4_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_4_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_4_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_4_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_4_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_4_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_4_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_4_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_ERR_CSUM_START_GT_END_4_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.fieldD_enable                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDD_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.fieldC_enable                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_REG2_INT_ENABLE_CLEAR_FIELDC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpr_csr::int_fifo                                       */
/* Group template: cap_dpr_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1250 */
#define CAP_DPR_CSR_INT_FIFO_SIZE 0x4
#define CAP_DPR_CSR_INT_FIFO_BYTE_SIZE 0x10
/* Register member: cap_dpr_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpr_csr::int_fifo::intreg                 */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_FIFO_INTREG_OFFSET 0x0
#define CAP_DPR_CSR_INT_FIFO_INTREG_BYTE_OFFSET 0x0
#define CAP_DPR_CSR_INT_FIFO_INTREG_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_FIFO_INTREG_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FIFO_INTREG_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FIFO_INTREG_WRITE_MASK 0x0000003f
/* Register member: cap_dpr_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpr_csr::int_fifo::int_test_set           */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_OFFSET 0x1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_WRITE_MASK 0x0000003f
/* Register member: cap_dpr_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpr_csr::int_fifo::int_enable_set         */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_WRITE_MASK 0x0000003f
/* Register member: cap_dpr_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpr_csr::int_fifo::int_enable_clear       */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_WRITE_MASK 0x0000003f

/* Register type: cap_dpr_csr::int_fifo::intreg                            */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.ptr_ff_ovflow_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FIFO_INTREG_PTR_FF_OVFLOW_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_FIFO_INTREG_PTR_FF_OVFLOW_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_FIFO_INTREG_PTR_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_PTR_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_PTR_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_PTR_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INTREG_PTR_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_FIFO_INTREG_PTR_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_FIFO_INTREG_PTR_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_FIFO_INTREG_PTR_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.csum_ff_ovflow_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FIFO_INTREG_CSUM_FF_OVFLOW_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_FIFO_INTREG_CSUM_FF_OVFLOW_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_FIFO_INTREG_CSUM_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_CSUM_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_CSUM_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_CSUM_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INTREG_CSUM_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_FIFO_INTREG_CSUM_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_FIFO_INTREG_CSUM_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_FIFO_INTREG_CSUM_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.pktout_ff_undflow_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTOUT_FF_UNDFLOW_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTOUT_FF_UNDFLOW_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTOUT_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTOUT_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTOUT_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTOUT_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTOUT_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTOUT_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTOUT_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTOUT_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.pktin_ff_ovflow_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTIN_FF_OVFLOW_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTIN_FF_OVFLOW_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTIN_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTIN_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTIN_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTIN_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTIN_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTIN_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTIN_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_FIFO_INTREG_PKTIN_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.ohi_ff_ovflow_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FIFO_INTREG_OHI_FF_OVFLOW_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_OHI_FF_OVFLOW_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INTREG_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_FIFO_INTREG_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_FIFO_INTREG_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_FIFO_INTREG_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.phv_ff_ovflow_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FIFO_INTREG_PHV_FF_OVFLOW_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_FIFO_INTREG_PHV_FF_OVFLOW_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_FIFO_INTREG_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INTREG_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INTREG_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_FIFO_INTREG_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FIFO_INTREG_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FIFO_INTREG_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_fifo::int_test_set                      */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.ptr_ff_ovflow_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PTR_FF_OVFLOW_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PTR_FF_OVFLOW_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PTR_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PTR_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PTR_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PTR_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PTR_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PTR_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PTR_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PTR_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.csum_ff_ovflow_interrupt              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_CSUM_FF_OVFLOW_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_CSUM_FF_OVFLOW_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_CSUM_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_CSUM_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_CSUM_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_CSUM_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_CSUM_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_CSUM_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_CSUM_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_CSUM_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.pktout_ff_undflow_interrupt           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTOUT_FF_UNDFLOW_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTOUT_FF_UNDFLOW_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTOUT_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTOUT_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTOUT_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTOUT_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTOUT_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTOUT_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTOUT_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTOUT_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.pktin_ff_ovflow_interrupt             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTIN_FF_OVFLOW_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTIN_FF_OVFLOW_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTIN_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTIN_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTIN_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTIN_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTIN_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTIN_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTIN_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PKTIN_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.ohi_ff_ovflow_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVFLOW_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVFLOW_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_OHI_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.phv_ff_ovflow_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVFLOW_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVFLOW_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FIFO_INT_TEST_SET_PHV_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_fifo::int_enable_set                    */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.ptr_ff_ovflow_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PTR_FF_OVFLOW_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PTR_FF_OVFLOW_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PTR_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PTR_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PTR_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PTR_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PTR_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PTR_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PTR_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PTR_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.csum_ff_ovflow_enable          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_FF_OVFLOW_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_FF_OVFLOW_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_CSUM_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.pktout_ff_undflow_enable       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTOUT_FF_UNDFLOW_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTOUT_FF_UNDFLOW_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTOUT_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTOUT_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTOUT_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTOUT_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTOUT_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTOUT_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTOUT_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTOUT_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.pktin_ff_ovflow_enable         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTIN_FF_OVFLOW_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTIN_FF_OVFLOW_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTIN_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTIN_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTIN_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTIN_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTIN_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTIN_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTIN_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PKTIN_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.ohi_ff_ovflow_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVFLOW_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVFLOW_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.phv_ff_ovflow_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVFLOW_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVFLOW_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_SET_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_fifo::int_enable_clear                  */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.ptr_ff_ovflow_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PTR_FF_OVFLOW_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PTR_FF_OVFLOW_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PTR_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PTR_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PTR_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PTR_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PTR_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PTR_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PTR_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PTR_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.csum_ff_ovflow_enable          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_FF_OVFLOW_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_FF_OVFLOW_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_CSUM_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.pktout_ff_undflow_enable       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTOUT_FF_UNDFLOW_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTOUT_FF_UNDFLOW_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTOUT_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTOUT_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTOUT_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTOUT_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTOUT_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTOUT_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTOUT_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTOUT_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.pktin_ff_ovflow_enable         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTIN_FF_OVFLOW_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTIN_FF_OVFLOW_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTIN_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTIN_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTIN_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTIN_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTIN_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTIN_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTIN_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKTIN_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.ohi_ff_ovflow_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVFLOW_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVFLOW_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_OHI_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.phv_ff_ovflow_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVFLOW_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVFLOW_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FIFO_INT_ENABLE_CLEAR_PHV_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpr_csr::int_flop_fifo_0                                */
/* Group template: cap_dpr_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1250 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_SIZE 0x4
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_BYTE_SIZE 0x10
/* Register member: cap_dpr_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpr_csr::int_flop_fifo_0::intreg          */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_OFFSET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_BYTE_OFFSET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_WRITE_MASK 0x000fffff
/* Register member: cap_dpr_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpr_csr::int_flop_fifo_0::int_test_set    */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_OFFSET 0x1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_WRITE_MASK 0x000fffff
/* Register member: cap_dpr_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpr_csr::int_flop_fifo_0::int_enable_set  */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_WRITE_MASK 0x000fffff
/* Register member: cap_dpr_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpr_csr::int_flop_fifo_0::int_enable_clear */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_WRITE_MASK 0x000fffff

/* Register type: cap_dpr_csr::int_flop_fifo_0::intreg                     */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.csum_cal_vld_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_MSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_LSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg.eop_vld_flop_ff_ovflow_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_MSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_LSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg.ptr_lookahaed_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_MSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_LSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg.phv_no_data_flop_ff_ovflow_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_MSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_LSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg.pktin_err_flop_ff_ovflow_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_MSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_LSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg.padding_size_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_MSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_LSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg.pktout_len_cell_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_MSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_LSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg.phv_pkt_data_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_MSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_LSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg.data_mux_drop_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_MSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_LSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg.crc_err_flop_ff_ovflow_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_MSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_LSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg.csum_err_flop_ff_ovflow_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_MSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_LSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg.pktin_eop_err_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_MSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_LSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg.data_mux_eop_err_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg.ptr_early_pkt_eop_info_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg.dpr_csum_update_info_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.data_mux_force_bypass_csum_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.dpr_csum_info_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.dpr_crc_update_info_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.dpr_crc_info_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.data_mux_force_bypass_crc_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_flop_fifo_0::int_test_set               */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.csum_cal_vld_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_MSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_LSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg.eop_vld_flop_ff_ovflow_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_MSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_LSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_EOP_VLD_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg.ptr_lookahaed_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_MSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_LSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg.phv_no_data_flop_ff_ovflow_interrupt  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_MSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_LSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg.pktin_err_flop_ff_ovflow_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_MSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_LSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_ERR_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg.padding_size_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_MSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_LSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PADDING_SIZE_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg.pktout_len_cell_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_MSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_LSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg.phv_pkt_data_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_MSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_LSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg.data_mux_drop_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_MSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_LSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg.crc_err_flop_ff_ovflow_interrupt      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_MSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_LSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CRC_ERR_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg.csum_err_flop_ff_ovflow_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_MSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_LSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_CSUM_ERR_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg.pktin_eop_err_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_MSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_LSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg.data_mux_eop_err_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg.ptr_early_pkt_eop_info_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg.dpr_csum_update_info_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.data_mux_force_bypass_csum_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.dpr_csum_info_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.dpr_crc_update_info_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.dpr_crc_info_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.data_mux_force_bypass_crc_flop_ff_ovflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_flop_fifo_0::int_enable_set             */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.csum_cal_vld_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_MSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_LSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg_enable.eop_vld_flop_ff_ovflow_enable  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_MSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_LSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg_enable.ptr_lookahaed_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_MSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_LSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg_enable.phv_no_data_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_MSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_LSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg_enable.pktin_err_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_MSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_LSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg_enable.padding_size_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_MSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_LSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg_enable.pktout_len_cell_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_MSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_LSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg_enable.phv_pkt_data_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_MSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_LSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_drop_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_MSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_LSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg_enable.crc_err_flop_ff_ovflow_enable  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_MSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_LSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg_enable.csum_err_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_MSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_LSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg_enable.pktin_eop_err_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_MSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_LSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_eop_err_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_MSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_LSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_enable.ptr_early_pkt_eop_info_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_MSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_LSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_enable.dpr_csum_update_info_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_force_bypass_csum_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.dpr_csum_info_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.dpr_crc_update_info_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.dpr_crc_info_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_force_bypass_crc_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_flop_fifo_0::int_enable_clear           */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.csum_cal_vld_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_MSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_LSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg_enable.eop_vld_flop_ff_ovflow_enable  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_MSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_LSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg_enable.ptr_lookahaed_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_MSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_LSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg_enable.phv_no_data_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_MSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_LSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg_enable.pktin_err_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_MSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_LSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg_enable.padding_size_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_MSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_LSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg_enable.pktout_len_cell_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_MSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_LSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg_enable.phv_pkt_data_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_MSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_LSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_drop_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_MSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_LSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg_enable.crc_err_flop_ff_ovflow_enable  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_MSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_LSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg_enable.csum_err_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_MSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_LSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg_enable.pktin_eop_err_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_MSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_LSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_eop_err_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_MSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_LSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_enable.ptr_early_pkt_eop_info_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_MSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_LSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_enable.dpr_csum_update_info_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_force_bypass_csum_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.dpr_csum_info_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.dpr_crc_update_info_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.dpr_crc_info_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_force_bypass_crc_flop_ff_ovflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_0_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpr_csr::int_flop_fifo_1                                */
/* Group template: cap_dpr_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1250 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_SIZE 0x4
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_BYTE_SIZE 0x10
/* Register member: cap_dpr_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpr_csr::int_flop_fifo_1::intreg          */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_OFFSET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_BYTE_OFFSET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_WRITE_MASK 0x000fffff
/* Register member: cap_dpr_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpr_csr::int_flop_fifo_1::int_test_set    */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_OFFSET 0x1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_WRITE_MASK 0x000fffff
/* Register member: cap_dpr_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpr_csr::int_flop_fifo_1::int_enable_set  */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_WRITE_MASK 0x000fffff
/* Register member: cap_dpr_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpr_csr::int_flop_fifo_1::int_enable_clear */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_WRITE_MASK 0x000fffff

/* Register type: cap_dpr_csr::int_flop_fifo_1::intreg                     */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.csum_cal_vld_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_MSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_LSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg.eop_vld_flop_ff_undflow_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_MSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_LSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg.ptr_lookahaed_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_MSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_LSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg.phv_no_data_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_MSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_LSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg.pktin_err_flop_ff_undflow_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_LSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg.padding_size_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_MSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_LSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg.pktout_len_cell_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_MSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_LSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg.phv_pkt_data_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_MSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_LSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg.data_mux_drop_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_MSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_LSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg.crc_err_flop_ff_undflow_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_LSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg.csum_err_flop_ff_undflow_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_LSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg.pktin_eop_err_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_LSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg.data_mux_eop_err_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg.ptr_early_pkt_eop_info_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg.dpr_csum_update_info_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.data_mux_force_bypass_csum_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.dpr_csum_info_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.dpr_crc_update_info_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.dpr_crc_info_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.data_mux_force_bypass_crc_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INTREG_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_flop_fifo_1::int_test_set               */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.csum_cal_vld_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_MSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_LSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg.eop_vld_flop_ff_undflow_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_MSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_LSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_EOP_VLD_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg.ptr_lookahaed_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_MSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_LSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg.phv_no_data_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_MSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_LSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg.pktin_err_flop_ff_undflow_interrupt   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_LSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg.padding_size_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_MSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_LSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg.pktout_len_cell_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_MSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_LSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg.phv_pkt_data_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_MSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_LSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg.data_mux_drop_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_MSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_LSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg.crc_err_flop_ff_undflow_interrupt     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_LSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CRC_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg.csum_err_flop_ff_undflow_interrupt    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_LSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_CSUM_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg.pktin_eop_err_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_LSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg.data_mux_eop_err_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg.ptr_early_pkt_eop_info_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg.dpr_csum_update_info_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.data_mux_force_bypass_csum_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.dpr_csum_info_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.dpr_crc_update_info_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.dpr_crc_info_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.data_mux_force_bypass_crc_flop_ff_undflow_interrupt */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_TEST_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_flop_fifo_1::int_enable_set             */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.csum_cal_vld_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_MSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_LSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg_enable.eop_vld_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_MSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_LSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg_enable.ptr_lookahaed_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_MSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_LSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg_enable.phv_no_data_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_MSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_LSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg_enable.pktin_err_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_MSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_LSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg_enable.padding_size_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_MSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_LSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg_enable.pktout_len_cell_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_MSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_LSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg_enable.phv_pkt_data_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_MSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_LSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_drop_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_MSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_LSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg_enable.crc_err_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_MSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_LSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg_enable.csum_err_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_MSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_LSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg_enable.pktin_eop_err_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_MSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_LSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_eop_err_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_MSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_LSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_enable.ptr_early_pkt_eop_info_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_MSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_LSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_enable.dpr_csum_update_info_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_force_bypass_csum_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.dpr_csum_info_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.dpr_crc_update_info_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.dpr_crc_info_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_force_bypass_crc_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_SET_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_flop_fifo_1::int_enable_clear           */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.csum_cal_vld_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_MSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_LSB 19
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_CAL_VLD_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg_enable.eop_vld_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_MSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_LSB 18
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_EOP_VLD_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg_enable.ptr_lookahaed_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_MSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_LSB 17
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_LOOKAHAED_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg_enable.phv_no_data_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_MSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_LSB 16
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_NO_DATA_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg_enable.pktin_err_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_MSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_LSB 15
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_ERR_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg_enable.padding_size_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_MSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_LSB 14
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PADDING_SIZE_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg_enable.pktout_len_cell_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_MSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_LSB 13
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTOUT_LEN_CELL_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg_enable.phv_pkt_data_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_MSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_LSB 12
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PHV_PKT_DATA_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_drop_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_MSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_LSB 11
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_DROP_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg_enable.crc_err_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_MSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_LSB 10
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CRC_ERR_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg_enable.csum_err_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_MSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_LSB 9
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_CSUM_ERR_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg_enable.pktin_eop_err_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_MSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_LSB 8
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PKTIN_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_eop_err_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_MSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_LSB 7
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_EOP_ERR_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_enable.ptr_early_pkt_eop_info_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_MSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_LSB 6
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_PTR_EARLY_PKT_EOP_INFO_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_enable.dpr_csum_update_info_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_force_bypass_csum_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CSUM_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.dpr_csum_info_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CSUM_INFO_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.dpr_crc_update_info_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_UPDATE_INFO_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.dpr_crc_info_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DPR_CRC_INFO_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.data_mux_force_bypass_crc_flop_ff_undflow_enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_FLOP_FIFO_1_INT_ENABLE_CLEAR_DATA_MUX_FORCE_BYPASS_CRC_FLOP_FF_UNDFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpr_csr::int_credit                                     */
/* Group template: cap_dpr_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1250 */
#define CAP_DPR_CSR_INT_CREDIT_SIZE 0x4
#define CAP_DPR_CSR_INT_CREDIT_BYTE_SIZE 0x10
/* Register member: cap_dpr_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpr_csr::int_credit::intreg               */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_CREDIT_INTREG_OFFSET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INTREG_BYTE_OFFSET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INTREG_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_CREDIT_INTREG_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_CREDIT_INTREG_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_CREDIT_INTREG_WRITE_MASK 0x0000000f
/* Register member: cap_dpr_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpr_csr::int_credit::int_test_set         */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_OFFSET 0x1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_WRITE_MASK 0x0000000f
/* Register member: cap_dpr_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpr_csr::int_credit::int_enable_set       */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_WRITE_MASK 0x0000000f
/* Register member: cap_dpr_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpr_csr::int_credit::int_enable_clear     */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_WRITE_MASK 0x0000000f

/* Register type: cap_dpr_csr::int_credit::intreg                          */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.pktout_credit_undflow_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.pktout_credit_ovflow_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_OVFLOW_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_OVFLOW_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_CREDIT_INTREG_PKTOUT_CREDIT_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.egress_credit_undflow_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_UNDFLOW_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_UNDFLOW_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.egress_credit_ovflow_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_OVFLOW_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_OVFLOW_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_CREDIT_INTREG_EGRESS_CREDIT_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_credit::int_test_set                    */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.pktout_credit_undflow_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.pktout_credit_ovflow_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_OVFLOW_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_OVFLOW_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_PKTOUT_CREDIT_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.egress_credit_undflow_interrupt       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_UNDFLOW_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_UNDFLOW_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_UNDFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_UNDFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_UNDFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_UNDFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_UNDFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_UNDFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_UNDFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_UNDFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.egress_credit_ovflow_interrupt        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_OVFLOW_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_OVFLOW_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_CREDIT_INT_TEST_SET_EGRESS_CREDIT_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_credit::int_enable_set                  */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.pktout_credit_undflow_enable   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_UNDFLOW_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_UNDFLOW_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_UNDFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_UNDFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.pktout_credit_ovflow_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_OVFLOW_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_OVFLOW_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_PKTOUT_CREDIT_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.egress_credit_undflow_enable   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_UNDFLOW_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_UNDFLOW_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_UNDFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_UNDFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.egress_credit_ovflow_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_OVFLOW_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_OVFLOW_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_SET_EGRESS_CREDIT_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_credit::int_enable_clear                */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.pktout_credit_undflow_enable   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_UNDFLOW_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_UNDFLOW_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_UNDFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_UNDFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.pktout_credit_ovflow_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_OVFLOW_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_OVFLOW_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_PKTOUT_CREDIT_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.egress_credit_undflow_enable   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_UNDFLOW_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_UNDFLOW_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_UNDFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_UNDFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_UNDFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_UNDFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_UNDFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_UNDFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_UNDFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_UNDFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.egress_credit_ovflow_enable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_OVFLOW_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_OVFLOW_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_OVFLOW_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_OVFLOW_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_CREDIT_INT_ENABLE_CLEAR_EGRESS_CREDIT_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_dpr_csr::int_spare                                      */
/* Group template: cap_dpr_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1250 */
#define CAP_DPR_CSR_INT_SPARE_SIZE 0x4
#define CAP_DPR_CSR_INT_SPARE_BYTE_SIZE 0x10
/* Register member: cap_dpr_csr::intgrp.intreg                             */
/* Register type referenced: cap_dpr_csr::int_spare::intreg                */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_SPARE_INTREG_OFFSET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_BYTE_OFFSET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_SPARE_INTREG_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SPARE_INTREG_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SPARE_INTREG_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_dpr_csr::int_spare::int_test_set          */
/* Register template referenced: cap_dpr_csr::intreg                       */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_OFFSET 0x1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_dpr_csr::int_spare::int_enable_set        */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_OFFSET 0x2
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_WRITE_MASK 0xffffffff
/* Register member: cap_dpr_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_dpr_csr::int_spare::int_enable_clear      */
/* Register template referenced: cap_dpr_csr::intreg_enable                */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_WRITE_MASK 0xffffffff

/* Register type: cap_dpr_csr::int_spare::intreg                           */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.spare_31_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_MSB 31
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_LSB 31
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_FIELD_MASK 0x80000000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_31_INTERRUPT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dpr_csr::intreg.spare_30_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_MSB 30
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_LSB 30
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_FIELD_MASK 0x40000000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_30_INTERRUPT_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dpr_csr::intreg.spare_29_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_MSB 29
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_LSB 29
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_FIELD_MASK 0x20000000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_29_INTERRUPT_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dpr_csr::intreg.spare_28_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_MSB 28
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_LSB 28
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_FIELD_MASK 0x10000000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_28_INTERRUPT_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpr_csr::intreg.spare_27_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_MSB 27
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_LSB 27
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_27_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpr_csr::intreg.spare_26_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_MSB 26
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_LSB 26
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_26_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpr_csr::intreg.spare_25_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_MSB 25
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_LSB 25
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_25_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpr_csr::intreg.spare_24_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_MSB 24
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_LSB 24
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_24_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpr_csr::intreg.spare_23_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_MSB 23
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_LSB 23
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_23_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpr_csr::intreg.spare_22_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_MSB 22
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_LSB 22
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_22_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpr_csr::intreg.spare_21_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_MSB 21
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_LSB 21
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_21_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpr_csr::intreg.spare_20_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_MSB 20
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_LSB 20
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_20_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpr_csr::intreg.spare_19_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_MSB 19
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_LSB 19
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_19_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg.spare_18_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_MSB 18
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_LSB 18
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_18_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg.spare_17_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_MSB 17
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_LSB 17
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_17_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg.spare_16_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_MSB 16
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_LSB 16
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_16_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg.spare_15_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_MSB 15
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_LSB 15
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_15_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg.spare_14_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_MSB 14
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_LSB 14
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_14_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg.spare_13_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_MSB 13
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_LSB 13
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_13_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg.spare_12_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_MSB 12
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_LSB 12
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_12_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg.spare_11_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_MSB 11
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_LSB 11
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_11_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg.spare_10_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_MSB 10
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_LSB 10
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_10_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg.spare_9_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_MSB 9
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_LSB 9
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_9_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg.spare_8_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_MSB 8
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_LSB 8
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_8_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg.spare_7_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg.spare_6_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg.spare_5_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.spare_4_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.spare_3_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.spare_2_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.spare_1_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.spare_0_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SPARE_INTREG_SPARE_0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_spare::int_test_set                     */
/* Register template: cap_dpr_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1186 */
/* Field member: cap_dpr_csr::intreg.spare_31_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_MSB 31
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_LSB 31
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_FIELD_MASK 0x80000000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_31_INTERRUPT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dpr_csr::intreg.spare_30_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_MSB 30
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_LSB 30
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_FIELD_MASK 0x40000000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_30_INTERRUPT_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dpr_csr::intreg.spare_29_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_MSB 29
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_LSB 29
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_FIELD_MASK 0x20000000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_29_INTERRUPT_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dpr_csr::intreg.spare_28_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_MSB 28
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_LSB 28
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_FIELD_MASK 0x10000000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_28_INTERRUPT_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpr_csr::intreg.spare_27_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_MSB 27
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_LSB 27
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_27_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpr_csr::intreg.spare_26_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_MSB 26
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_LSB 26
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_26_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpr_csr::intreg.spare_25_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_MSB 25
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_LSB 25
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_25_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpr_csr::intreg.spare_24_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_MSB 24
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_LSB 24
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_24_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpr_csr::intreg.spare_23_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_MSB 23
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_LSB 23
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_23_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpr_csr::intreg.spare_22_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_MSB 22
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_LSB 22
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_22_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpr_csr::intreg.spare_21_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_MSB 21
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_LSB 21
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_21_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpr_csr::intreg.spare_20_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_MSB 20
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_LSB 20
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_20_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpr_csr::intreg.spare_19_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_MSB 19
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_LSB 19
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_19_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg.spare_18_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_MSB 18
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_LSB 18
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_18_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg.spare_17_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_MSB 17
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_LSB 17
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_17_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg.spare_16_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_MSB 16
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_LSB 16
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_16_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg.spare_15_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_MSB 15
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_LSB 15
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_15_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg.spare_14_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_MSB 14
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_LSB 14
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_14_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg.spare_13_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_MSB 13
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_LSB 13
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_13_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg.spare_12_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_MSB 12
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_LSB 12
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_12_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg.spare_11_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_MSB 11
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_LSB 11
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_11_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg.spare_10_interrupt                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_MSB 10
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_LSB 10
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_10_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg.spare_9_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_MSB 9
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_LSB 9
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_9_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg.spare_8_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_MSB 8
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_LSB 8
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_8_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg.spare_7_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_MSB 7
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_LSB 7
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg.spare_6_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_MSB 6
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_LSB 6
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg.spare_5_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_MSB 5
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_LSB 5
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg.spare_4_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_MSB 4
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_LSB 4
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg.spare_3_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_MSB 3
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_LSB 3
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg.spare_2_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_MSB 2
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_LSB 2
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg.spare_1_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_MSB 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_LSB 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg.spare_0_interrupt                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_MSB 0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_LSB 0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SPARE_INT_TEST_SET_SPARE_0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_spare::int_enable_set                   */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.spare_31_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_MSB 31
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_LSB 31
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_FIELD_MASK 0x80000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_31_ENABLE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_30_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_MSB 30
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_LSB 30
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_FIELD_MASK 0x40000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_30_ENABLE_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_29_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_MSB 29
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_LSB 29
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_FIELD_MASK 0x20000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_29_ENABLE_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_28_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_MSB 28
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_LSB 28
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_FIELD_MASK 0x10000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_28_ENABLE_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_27_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_MSB 27
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_LSB 27
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_FIELD_MASK 0x08000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_27_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_26_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_MSB 26
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_LSB 26
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_FIELD_MASK 0x04000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_26_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_25_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_MSB 25
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_LSB 25
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_FIELD_MASK 0x02000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_25_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_24_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_MSB 24
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_LSB 24
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_FIELD_MASK 0x01000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_24_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_23_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_MSB 23
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_LSB 23
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_FIELD_MASK 0x00800000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_23_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_22_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_MSB 22
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_LSB 22
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_FIELD_MASK 0x00400000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_22_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_21_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_MSB 21
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_LSB 21
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_FIELD_MASK 0x00200000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_21_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_20_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_MSB 20
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_LSB 20
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_FIELD_MASK 0x00100000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_20_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_19_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_MSB 19
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_LSB 19
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_19_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_18_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_MSB 18
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_LSB 18
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_18_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_17_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_MSB 17
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_LSB 17
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_17_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_16_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_MSB 16
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_LSB 16
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_16_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_15_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_MSB 15
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_LSB 15
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_15_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg_enable.spare_14_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_MSB 14
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_LSB 14
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_14_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg_enable.spare_13_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_MSB 13
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_LSB 13
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_13_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg_enable.spare_12_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_MSB 12
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_LSB 12
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_12_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg_enable.spare_11_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_MSB 11
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_LSB 11
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_11_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg_enable.spare_10_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_MSB 10
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_LSB 10
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_10_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg_enable.spare_9_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_MSB 9
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_LSB 9
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_9_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg_enable.spare_8_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_MSB 8
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_LSB 8
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_8_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg_enable.spare_7_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_MSB 7
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_LSB 7
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_7_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_enable.spare_6_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_MSB 6
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_LSB 6
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_6_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_enable.spare_5_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_5_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.spare_4_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_4_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.spare_3_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.spare_2_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.spare_1_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.spare_0_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_SET_SPARE_0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::int_spare::int_enable_clear                 */
/* Register template: cap_dpr_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1209 */
/* Field member: cap_dpr_csr::intreg_enable.spare_31_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_MSB 31
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_LSB 31
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_FIELD_MASK 0x80000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_31_ENABLE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_30_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_MSB 30
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_LSB 30
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_FIELD_MASK 0x40000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_30_ENABLE_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_29_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_MSB 29
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_LSB 29
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_FIELD_MASK 0x20000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_29_ENABLE_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_28_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_MSB 28
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_LSB 28
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_FIELD_MASK 0x10000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_28_ENABLE_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_27_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_MSB 27
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_LSB 27
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_FIELD_MASK 0x08000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_27_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_26_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_MSB 26
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_LSB 26
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_FIELD_MASK 0x04000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_26_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_25_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_MSB 25
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_LSB 25
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_FIELD_MASK 0x02000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_25_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_24_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_MSB 24
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_LSB 24
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_FIELD_MASK 0x01000000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_24_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_23_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_MSB 23
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_LSB 23
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_FIELD_MASK 0x00800000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_23_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_22_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_MSB 22
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_LSB 22
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_FIELD_MASK 0x00400000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_22_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_21_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_MSB 21
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_LSB 21
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_FIELD_MASK 0x00200000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_21_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_20_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_MSB 20
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_LSB 20
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_FIELD_MASK 0x00100000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_20_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_19_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_MSB 19
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_LSB 19
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_19_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_18_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_MSB 18
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_LSB 18
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_18_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_17_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_MSB 17
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_LSB 17
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_17_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_16_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_MSB 16
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_LSB 16
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_16_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::intreg_enable.spare_15_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_MSB 15
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_LSB 15
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_15_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::intreg_enable.spare_14_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_MSB 14
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_LSB 14
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_14_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::intreg_enable.spare_13_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_MSB 13
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_LSB 13
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_13_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::intreg_enable.spare_12_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_MSB 12
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_LSB 12
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_12_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::intreg_enable.spare_11_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_MSB 11
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_LSB 11
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_11_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::intreg_enable.spare_10_enable                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_MSB 10
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_LSB 10
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_10_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::intreg_enable.spare_9_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_MSB 9
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_LSB 9
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_9_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::intreg_enable.spare_8_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_MSB 8
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_LSB 8
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_8_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::intreg_enable.spare_7_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_MSB 7
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_LSB 7
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_7_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::intreg_enable.spare_6_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_MSB 6
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_LSB 6
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_6_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::intreg_enable.spare_5_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_MSB 5
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_LSB 5
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_5_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::intreg_enable.spare_4_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_MSB 4
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_LSB 4
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_4_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::intreg_enable.spare_3_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_MSB 3
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_LSB 3
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::intreg_enable.spare_2_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_MSB 2
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_LSB 2
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::intreg_enable.spare_1_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_MSB 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_LSB 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::intreg_enable.spare_0_enable                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_MSB 0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_LSB 0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_WIDTH 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_READ_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_WRITE_ACCESS 1
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_RESET 0x0
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPR_CSR_INT_SPARE_INT_ENABLE_CLEAR_SPARE_0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dpr_csr::cfg_spare_csr                               */
/* Register template: cap_dpr_csr::cfg_spare_csr                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1590 */
/* Field member: cap_dpr_csr::cfg_spare_csr.data                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPR_CSR_CFG_SPARE_CSR_DATA_MSB 31
#define CAP_DPR_CSR_CFG_SPARE_CSR_DATA_LSB 0
#define CAP_DPR_CSR_CFG_SPARE_CSR_DATA_WIDTH 32
#define CAP_DPR_CSR_CFG_SPARE_CSR_DATA_READ_ACCESS 1
#define CAP_DPR_CSR_CFG_SPARE_CSR_DATA_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFG_SPARE_CSR_DATA_RESET 0x00000000
#define CAP_DPR_CSR_CFG_SPARE_CSR_DATA_FIELD_MASK 0xffffffff
#define CAP_DPR_CSR_CFG_SPARE_CSR_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_SPARE_CSR_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_DPR_CSR_CFG_SPARE_CSR_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_dpr_csr::cfw_dpr_spare                               */
/* Register template: cap_dpr_csr::cfw_dpr_spare                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1597 */
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_31                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1848 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_31_MSB 31
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_31_LSB 31
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_31_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_31_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_31_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_31_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_31_FIELD_MASK 0x80000000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_31_GET(x) (((x) & 0x80000000) >> 31)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_31_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_30                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1840 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_30_MSB 30
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_30_LSB 30
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_30_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_30_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_30_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_30_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_30_FIELD_MASK 0x40000000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_30_GET(x) (((x) & 0x40000000) >> 30)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_30_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_29                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1832 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_29_MSB 29
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_29_LSB 29
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_29_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_29_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_29_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_29_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_29_FIELD_MASK 0x20000000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_29_GET(x) (((x) & 0x20000000) >> 29)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_29_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_28                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1824 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_28_MSB 28
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_28_LSB 28
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_28_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_28_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_28_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_28_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_28_FIELD_MASK 0x10000000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_28_GET(x) (((x) & 0x10000000) >> 28)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_28_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_27                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1816 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_27_MSB 27
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_27_LSB 27
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_27_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_27_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_27_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_27_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_27_FIELD_MASK 0x08000000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_27_GET(x) (((x) & 0x08000000) >> 27)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_27_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_26                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1808 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_26_MSB 26
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_26_LSB 26
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_26_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_26_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_26_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_26_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_26_FIELD_MASK 0x04000000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_26_GET(x) (((x) & 0x04000000) >> 26)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_26_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_25                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1800 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_25_MSB 25
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_25_LSB 25
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_25_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_25_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_25_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_25_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_25_FIELD_MASK 0x02000000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_25_GET(x) (((x) & 0x02000000) >> 25)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_25_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_24                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1792 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_24_MSB 24
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_24_LSB 24
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_24_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_24_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_24_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_24_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_24_FIELD_MASK 0x01000000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_24_GET(x) (((x) & 0x01000000) >> 24)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_24_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_23                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1784 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_23_MSB 23
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_23_LSB 23
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_23_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_23_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_23_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_23_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_23_FIELD_MASK 0x00800000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_23_GET(x) (((x) & 0x00800000) >> 23)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_23_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_22                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1776 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_22_MSB 22
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_22_LSB 22
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_22_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_22_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_22_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_22_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_22_FIELD_MASK 0x00400000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_22_GET(x) (((x) & 0x00400000) >> 22)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_22_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_21                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1768 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_21_MSB 21
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_21_LSB 21
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_21_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_21_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_21_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_21_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_21_FIELD_MASK 0x00200000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_21_GET(x) (((x) & 0x00200000) >> 21)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_21_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_20                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1760 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_20_MSB 20
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_20_LSB 20
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_20_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_20_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_20_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_20_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_20_FIELD_MASK 0x00100000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_20_GET(x) (((x) & 0x00100000) >> 20)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_20_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_19                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1752 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_19_MSB 19
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_19_LSB 19
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_19_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_19_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_19_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_19_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_19_FIELD_MASK 0x00080000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_19_GET(x) (((x) & 0x00080000) >> 19)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_19_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_18                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1744 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_18_MSB 18
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_18_LSB 18
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_18_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_18_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_18_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_18_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_18_FIELD_MASK 0x00040000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_18_GET(x) (((x) & 0x00040000) >> 18)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_18_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_17                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1736 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_17_MSB 17
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_17_LSB 17
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_17_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_17_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_17_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_17_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_17_FIELD_MASK 0x00020000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_17_GET(x) (((x) & 0x00020000) >> 17)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_17_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_16                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1728 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_16_MSB 16
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_16_LSB 16
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_16_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_16_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_16_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_16_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_16_FIELD_MASK 0x00010000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_16_GET(x) (((x) & 0x00010000) >> 16)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_16_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_15                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1720 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_15_MSB 15
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_15_LSB 15
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_15_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_15_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_15_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_15_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_15_FIELD_MASK 0x00008000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_15_GET(x) (((x) & 0x00008000) >> 15)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_15_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_14                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1712 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_14_MSB 14
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_14_LSB 14
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_14_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_14_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_14_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_14_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_14_FIELD_MASK 0x00004000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_14_GET(x) (((x) & 0x00004000) >> 14)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_14_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_13                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1704 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_13_MSB 13
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_13_LSB 13
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_13_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_13_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_13_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_13_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_13_FIELD_MASK 0x00002000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_13_GET(x) (((x) & 0x00002000) >> 13)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_13_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_12                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1696 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_12_MSB 12
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_12_LSB 12
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_12_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_12_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_12_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_12_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_12_FIELD_MASK 0x00001000
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_12_GET(x) (((x) & 0x00001000) >> 12)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_12_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_11                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1688 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_11_MSB 11
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_11_LSB 11
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_11_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_11_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_11_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_11_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_11_FIELD_MASK 0x00000800
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_11_GET(x) (((x) & 0x00000800) >> 11)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_11_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_10                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1680 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_10_MSB 10
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_10_LSB 10
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_10_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_10_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_10_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_10_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_10_FIELD_MASK 0x00000400
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_10_GET(x) (((x) & 0x00000400) >> 10)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_10_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_9                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1672 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_9_MSB 9
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_9_LSB 9
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_9_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_9_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_9_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_9_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_9_FIELD_MASK 0x00000200
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_9_GET(x) (((x) & 0x00000200) >> 9)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_9_SET(x) (((x) << 9) & 0x00000200)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_8                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1664 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_8_MSB 8
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_8_LSB 8
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_8_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_8_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_8_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_8_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_8_FIELD_MASK 0x00000100
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_8_GET(x) (((x) & 0x00000100) >> 8)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_8_SET(x) (((x) << 8) & 0x00000100)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_7                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1656 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_7_MSB 7
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_7_LSB 7
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_7_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_7_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_7_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_7_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_7_FIELD_MASK 0x00000080
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_7_GET(x) (((x) & 0x00000080) >> 7)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_7_SET(x) (((x) << 7) & 0x00000080)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_6                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1648 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_6_MSB 6
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_6_LSB 6
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_6_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_6_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_6_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_6_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_6_FIELD_MASK 0x00000040
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_6_GET(x) (((x) & 0x00000040) >> 6)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_6_SET(x) (((x) << 6) & 0x00000040)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_5                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1640 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_5_MSB 5
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_5_LSB 5
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_5_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_5_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_5_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_5_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_5_FIELD_MASK 0x00000020
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_5_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_5_SET(x) (((x) << 5) & 0x00000020)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_4                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1632 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_4_MSB 4
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_4_LSB 4
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_4_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_4_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_4_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_4_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_4_FIELD_MASK 0x00000010
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_4_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_4_SET(x) (((x) << 4) & 0x00000010)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_3                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1624 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_3_MSB 3
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_3_LSB 3
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_3_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_3_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_3_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_3_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_3_FIELD_MASK 0x00000008
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_3_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_3_SET(x) (((x) << 3) & 0x00000008)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_2                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1616 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_2_MSB 2
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_2_LSB 2
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_2_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_2_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_2_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_2_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_2_FIELD_MASK 0x00000004
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_2_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_2_SET(x) (((x) << 2) & 0x00000004)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_1                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1608 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_1_MSB 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_1_LSB 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_1_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_1_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_1_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_1_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_1_FIELD_MASK 0x00000002
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_1_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_1_SET(x) (((x) << 1) & 0x00000002)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dpr_csr::cfw_dpr_spare.pulse_0                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1600 */
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_0_MSB 0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_0_LSB 0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_0_WIDTH 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_0_READ_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_0_WRITE_ACCESS 1
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_0_RESET 0x0
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_0_FIELD_MASK 0x00000001
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_0_GET(x) ((x) & 0x00000001)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_0_SET(x) ((x) & 0x00000001)
#define CAP_DPR_CSR_CFW_DPR_SPARE_PULSE_0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Addressmap type: cap_dprhdrfld_csr                                      */
/* Addressmap template: cap_dprhdrfld_csr                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 6 */
#define CAP_DPRHDRFLD_CSR_SIZE 0x400
#define CAP_DPRHDRFLD_CSR_BYTE_SIZE 0x1000
/* Wide Register member: cap_dprhdrfld_csr.cfg_ingress_rw_phv_info         */
/* Wide Register type referenced: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info */
/* Wide Register template referenced: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info */
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_OFFSET 0x0
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_BYTE_OFFSET 0x0
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_READ_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_WRITE_ACCESS 1
/* Register member: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info.cfg_ingress_rw_phv_info_0_2 */
/* Register type referenced: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info::cfg_ingress_rw_phv_info_0_2 */
/* Register template referenced: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info::cfg_ingress_rw_phv_info_0_2 */
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_OFFSET 0x0
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_BYTE_OFFSET 0x0
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_READ_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_WRITE_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_RESET_VALUE 0x00000000
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_RESET_MASK 0xffffffff
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_READ_MASK 0xffffffff
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info.cfg_ingress_rw_phv_info_1_2 */
/* Register type referenced: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info::cfg_ingress_rw_phv_info_1_2 */
/* Register template referenced: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info::cfg_ingress_rw_phv_info_1_2 */
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_OFFSET 0x1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_BYTE_OFFSET 0x4
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_READ_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_WRITE_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_RESET_VALUE 0x00000000
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_RESET_MASK 0xffffffff
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_READ_MASK 0xffffffff
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_WRITE_MASK 0x00000001
/* Register member: cap_dprhdrfld_csr.cfg_hdrfld_info                      */
/* Register type referenced: cap_dprhdrfld_csr::cfg_hdrfld_info            */
/* Register template referenced: cap_dprhdrfld_csr::cfg_hdrfld_info        */
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_OFFSET 0x100
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_BYTE_OFFSET 0x400
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_READ_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_WRITE_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_RESET_VALUE 0x0000000e
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_RESET_MASK 0xffffffff
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_READ_MASK 0xffffffff
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_WRITE_MASK 0x0000ffff
/* Register member: cap_dprhdrfld_csr.cfg_spare_hdrfld                     */
/* Register type referenced: cap_dprhdrfld_csr::cfg_spare_hdrfld           */
/* Register template referenced: cap_dprhdrfld_csr::cfg_spare_hdrfld       */
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_OFFSET 0x200
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_BYTE_OFFSET 0x800
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_READ_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_WRITE_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_RESET_VALUE 0x00000000
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_RESET_MASK 0xffffffff
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_READ_MASK 0xffffffff
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_WRITE_MASK 0xffffffff

/* Wide Register type: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info          */
/* Wide Register template: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 10 */
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_SIZE 0x2
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_BYTE_SIZE 0x8

/* Register type: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info::cfg_ingress_rw_phv_info_0_2 */
/* Register template: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info::cfg_ingress_rw_phv_info_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 10 */
/* Field member: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info::cfg_ingress_rw_phv_info_0_2.fld_size_14_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_FLD_SIZE_14_0_MSB 31
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_FLD_SIZE_14_0_LSB 17
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_FLD_SIZE_14_0_WIDTH 15
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_FLD_SIZE_14_0_READ_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_FLD_SIZE_14_0_WRITE_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_FLD_SIZE_14_0_RESET 0x0000
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_FLD_SIZE_14_0_FIELD_MASK 0xfffe0000
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_FLD_SIZE_14_0_GET(x) \
   (((x) & 0xfffe0000) >> 17)
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_FLD_SIZE_14_0_SET(x) \
   (((x) << 17) & 0xfffe0000)
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_FLD_SIZE_14_0_MODIFY(r, x) \
   ((((x) << 17) & 0xfffe0000) | ((r) & 0x0001ffff))
/* Field member: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info::cfg_ingress_rw_phv_info_0_2.start_loc */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_START_LOC_MSB 16
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_START_LOC_LSB 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_START_LOC_WIDTH 16
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_START_LOC_READ_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_START_LOC_WRITE_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_START_LOC_RESET 0x0000
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_START_LOC_FIELD_MASK 0x0001fffe
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_START_LOC_GET(x) \
   (((x) & 0x0001fffe) >> 1)
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_START_LOC_SET(x) \
   (((x) << 1) & 0x0001fffe)
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_START_LOC_MODIFY(r, x) \
   ((((x) << 1) & 0x0001fffe) | ((r) & 0xfffe0001))
/* Field member: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info::cfg_ingress_rw_phv_info_0_2.enable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_ENABLE_MSB 0
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_ENABLE_LSB 0
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_ENABLE_WIDTH 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_ENABLE_READ_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_ENABLE_WRITE_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_ENABLE_RESET 0x0
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_ENABLE_FIELD_MASK 0x00000001
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_0_2_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info::cfg_ingress_rw_phv_info_1_2 */
/* Register template: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info::cfg_ingress_rw_phv_info_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 10 */
/* Field member: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info::cfg_ingress_rw_phv_info_1_2.fld_size_15_15 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_FLD_SIZE_15_15_MSB 0
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_FLD_SIZE_15_15_LSB 0
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_FLD_SIZE_15_15_WIDTH 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_FLD_SIZE_15_15_READ_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_FLD_SIZE_15_15_WRITE_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_FLD_SIZE_15_15_RESET 0x0
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_FLD_SIZE_15_15_FIELD_MASK 0x00000001
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_FLD_SIZE_15_15_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_FLD_SIZE_15_15_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRHDRFLD_CSR_CFG_INGRESS_RW_PHV_INFO_CFG_INGRESS_RW_PHV_INFO_1_2_FLD_SIZE_15_15_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dprhdrfld_csr::cfg_hdrfld_info                       */
/* Register template: cap_dprhdrfld_csr::cfg_hdrfld_info                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 20 */
/* Field member: cap_dprhdrfld_csr::cfg_hdrfld_info.source_oft             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_OFT_MSB 15
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_OFT_LSB 2
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_OFT_WIDTH 14
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_OFT_READ_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_OFT_WRITE_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_OFT_RESET 0x0003
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_OFT_FIELD_MASK 0x0000fffc
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_OFT_GET(x) \
   (((x) & 0x0000fffc) >> 2)
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_OFT_SET(x) \
   (((x) << 2) & 0x0000fffc)
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_OFT_MODIFY(r, x) \
   ((((x) << 2) & 0x0000fffc) | ((r) & 0xffff0003))
/* Field member: cap_dprhdrfld_csr::cfg_hdrfld_info.source_sel             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_SEL_MSB 1
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_SEL_LSB 0
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_SEL_WIDTH 2
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_SEL_READ_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_SEL_WRITE_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_SEL_RESET 0x2
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_SEL_FIELD_MASK 0x00000003
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_SEL_GET(x) \
   ((x) & 0x00000003)
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_SEL_SET(x) \
   ((x) & 0x00000003)
#define CAP_DPRHDRFLD_CSR_CFG_HDRFLD_INFO_SOURCE_SEL_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_dprhdrfld_csr::cfg_spare_hdrfld                      */
/* Register template: cap_dprhdrfld_csr::cfg_spare_hdrfld                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 29 */
/* Field member: cap_dprhdrfld_csr::cfg_spare_hdrfld.data                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_MSB 31
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_LSB 0
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_WIDTH 32
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_READ_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_WRITE_ACCESS 1
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_RESET 0x00000000
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_FIELD_MASK 0xffffffff
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_DPRHDRFLD_CSR_CFG_SPARE_HDRFLD_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Addressmap type: cap_dprcfg_csr                                         */
/* Addressmap template: cap_dprcfg_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 43 */
#define CAP_DPRCFG_CSR_SIZE 0x100
#define CAP_DPRCFG_CSR_BYTE_SIZE 0x400
/* Register member: cap_dprcfg_csr.cfg_static_field                        */
/* Register type referenced: cap_dprcfg_csr::cfg_static_field              */
/* Register template referenced: cap_dprcfg_csr::cfg_static_field          */
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_OFFSET 0x0
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_BYTE_OFFSET 0x0
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_READ_ACCESS 1
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_WRITE_ACCESS 1
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_RESET_VALUE 0x00000055
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_RESET_MASK 0xffffffff
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_READ_MASK 0xffffffff
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_WRITE_MASK 0x000000ff
/* Register member: cap_dprcfg_csr.cfg_spare_cfg                           */
/* Register type referenced: cap_dprcfg_csr::cfg_spare_cfg                 */
/* Register template referenced: cap_dprcfg_csr::cfg_spare_cfg             */
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_OFFSET 0x80
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_BYTE_OFFSET 0x200
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_READ_ACCESS 1
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_WRITE_ACCESS 1
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_RESET_VALUE 0x00000000
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_RESET_MASK 0xffffffff
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_READ_MASK 0xffffffff
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_WRITE_MASK 0xffffffff

/* Register type: cap_dprcfg_csr::cfg_static_field                         */
/* Register template: cap_dprcfg_csr::cfg_static_field                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 48 */
/* Field member: cap_dprcfg_csr::cfg_static_field.data                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_DATA_MSB 7
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_DATA_LSB 0
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_DATA_WIDTH 8
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_DATA_READ_ACCESS 1
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_DATA_WRITE_ACCESS 1
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_DATA_RESET 0x55
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_DATA_FIELD_MASK 0x000000ff
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_DATA_GET(x) ((x) & 0x000000ff)
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_DATA_SET(x) ((x) & 0x000000ff)
#define CAP_DPRCFG_CSR_CFG_STATIC_FIELD_DATA_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprcfg_csr::cfg_spare_cfg                            */
/* Register template: cap_dprcfg_csr::cfg_spare_cfg                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 55 */
/* Field member: cap_dprcfg_csr::cfg_spare_cfg.data                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_DATA_MSB 31
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_DATA_LSB 0
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_DATA_WIDTH 32
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_DATA_READ_ACCESS 1
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_DATA_WRITE_ACCESS 1
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_DATA_RESET 0x00000000
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_DATA_FIELD_MASK 0xffffffff
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_DPRCFG_CSR_CFG_SPARE_CFG_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Addressmap type: cap_dprstats_csr                                       */
/* Addressmap template: cap_dprstats_csr                                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 72 */
#define CAP_DPRSTATS_CSR_SIZE 0x200
#define CAP_DPRSTATS_CSR_BYTE_SIZE 0x800
/* Register member: cap_dprstats_csr.cfg_capture                           */
/* Register type referenced: cap_dprstats_csr::cfg_capture                 */
/* Register template referenced: cap_dprstats_csr::cfg_capture             */
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_OFFSET 0x0
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_BYTE_OFFSET 0x0
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_RESET_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr.cfg_spare_stats                       */
/* Register type referenced: cap_dprstats_csr::cfg_spare_stats             */
/* Register template referenced: cap_dprstats_csr::cfg_spare_stats         */
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_OFFSET 0x8
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_BYTE_OFFSET 0x20
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_RESET_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_WRITE_MASK 0xffffffff
/* Wide Register member: cap_dprstats_csr.sym_phv0_capture                 */
/* Wide Register type referenced: cap_dprstats_csr::sym_phv0_capture       */
/* Wide Register template referenced: cap_dprstats_csr::sym_phv0_capture   */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_OFFSET 0x20
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_BYTE_OFFSET 0x80
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_0_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_0_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_0_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_OFFSET 0x20
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_BYTE_OFFSET 0x80
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_1_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_1_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_1_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_OFFSET 0x21
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_BYTE_OFFSET 0x84
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_2_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_2_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_2_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_OFFSET 0x22
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_BYTE_OFFSET 0x88
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_3_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_3_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_3_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_OFFSET 0x23
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_BYTE_OFFSET 0x8c
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_4_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_4_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_4_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_OFFSET 0x24
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_BYTE_OFFSET 0x90
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_5_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_5_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_5_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_OFFSET 0x25
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_BYTE_OFFSET 0x94
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_6_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_6_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_6_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_OFFSET 0x26
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_BYTE_OFFSET 0x98
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_7_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_7_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_7_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_OFFSET 0x27
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_BYTE_OFFSET 0x9c
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_8_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_8_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_8_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_OFFSET 0x28
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_BYTE_OFFSET 0xa0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_9_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_9_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_9_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_OFFSET 0x29
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_BYTE_OFFSET 0xa4
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_10_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_10_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_10_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_OFFSET 0x2a
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_BYTE_OFFSET 0xa8
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_11_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_11_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_11_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_OFFSET 0x2b
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_BYTE_OFFSET 0xac
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_12_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_12_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_12_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_OFFSET 0x2c
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_BYTE_OFFSET 0xb0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_13_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_13_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_13_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_OFFSET 0x2d
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_BYTE_OFFSET 0xb4
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_14_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_14_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_14_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_OFFSET 0x2e
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_BYTE_OFFSET 0xb8
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_15_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_15_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_15_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_OFFSET 0x2f
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_BYTE_OFFSET 0xbc
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_16_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_16_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_16_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_OFFSET 0x30
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_BYTE_OFFSET 0xc0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_17_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_17_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_17_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_OFFSET 0x31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_BYTE_OFFSET 0xc4
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_18_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_18_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_18_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_OFFSET 0x32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_BYTE_OFFSET 0xc8
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_19_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_19_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_19_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_OFFSET 0x33
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_BYTE_OFFSET 0xcc
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_20_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_20_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_20_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_OFFSET 0x34
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_BYTE_OFFSET 0xd0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_21_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_21_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_21_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_OFFSET 0x35
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_BYTE_OFFSET 0xd4
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_22_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_22_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_22_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_OFFSET 0x36
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_BYTE_OFFSET 0xd8
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_23_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_23_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_23_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_OFFSET 0x37
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_BYTE_OFFSET 0xdc
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_24_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_24_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_24_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_OFFSET 0x38
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_BYTE_OFFSET 0xe0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_25_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_25_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_25_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_OFFSET 0x39
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_BYTE_OFFSET 0xe4
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_26_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_26_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_26_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_OFFSET 0x3a
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_BYTE_OFFSET 0xe8
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_27_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_27_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_27_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_OFFSET 0x3b
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_BYTE_OFFSET 0xec
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_28_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_28_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_28_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_OFFSET 0x3c
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_BYTE_OFFSET 0xf0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_29_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_29_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_29_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_OFFSET 0x3d
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_BYTE_OFFSET 0xf4
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_30_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_30_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_30_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_OFFSET 0x3e
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_BYTE_OFFSET 0xf8
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv0_capture.sym_phv0_capture_31_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_31_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_31_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_OFFSET 0x3f
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_BYTE_OFFSET 0xfc
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dprstats_csr.sym_phv1_capture                 */
/* Wide Register type referenced: cap_dprstats_csr::sym_phv1_capture       */
/* Wide Register template referenced: cap_dprstats_csr::sym_phv1_capture   */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_OFFSET 0x40
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_BYTE_OFFSET 0x100
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_0_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_0_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_0_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_OFFSET 0x40
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_BYTE_OFFSET 0x100
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_1_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_1_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_1_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_OFFSET 0x41
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_BYTE_OFFSET 0x104
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_2_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_2_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_2_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_OFFSET 0x42
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_BYTE_OFFSET 0x108
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_3_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_3_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_3_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_OFFSET 0x43
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_BYTE_OFFSET 0x10c
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_4_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_4_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_4_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_OFFSET 0x44
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_BYTE_OFFSET 0x110
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_5_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_5_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_5_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_OFFSET 0x45
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_BYTE_OFFSET 0x114
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_6_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_6_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_6_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_OFFSET 0x46
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_BYTE_OFFSET 0x118
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_7_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_7_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_7_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_OFFSET 0x47
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_BYTE_OFFSET 0x11c
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_8_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_8_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_8_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_OFFSET 0x48
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_BYTE_OFFSET 0x120
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_9_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_9_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_9_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_OFFSET 0x49
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_BYTE_OFFSET 0x124
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_10_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_10_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_10_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_OFFSET 0x4a
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_BYTE_OFFSET 0x128
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_11_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_11_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_11_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_OFFSET 0x4b
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_BYTE_OFFSET 0x12c
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_12_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_12_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_12_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_OFFSET 0x4c
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_BYTE_OFFSET 0x130
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_13_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_13_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_13_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_OFFSET 0x4d
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_BYTE_OFFSET 0x134
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_14_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_14_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_14_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_OFFSET 0x4e
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_BYTE_OFFSET 0x138
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_15_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_15_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_15_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_OFFSET 0x4f
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_BYTE_OFFSET 0x13c
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_16_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_16_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_16_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_OFFSET 0x50
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_BYTE_OFFSET 0x140
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_17_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_17_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_17_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_OFFSET 0x51
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_BYTE_OFFSET 0x144
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_18_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_18_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_18_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_OFFSET 0x52
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_BYTE_OFFSET 0x148
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_19_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_19_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_19_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_OFFSET 0x53
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_BYTE_OFFSET 0x14c
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_20_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_20_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_20_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_OFFSET 0x54
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_BYTE_OFFSET 0x150
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_21_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_21_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_21_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_OFFSET 0x55
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_BYTE_OFFSET 0x154
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_22_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_22_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_22_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_OFFSET 0x56
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_BYTE_OFFSET 0x158
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_23_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_23_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_23_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_OFFSET 0x57
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_BYTE_OFFSET 0x15c
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_24_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_24_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_24_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_OFFSET 0x58
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_BYTE_OFFSET 0x160
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_25_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_25_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_25_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_OFFSET 0x59
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_BYTE_OFFSET 0x164
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_26_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_26_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_26_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_OFFSET 0x5a
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_BYTE_OFFSET 0x168
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_27_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_27_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_27_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_OFFSET 0x5b
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_BYTE_OFFSET 0x16c
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_28_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_28_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_28_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_OFFSET 0x5c
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_BYTE_OFFSET 0x170
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_29_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_29_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_29_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_OFFSET 0x5d
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_BYTE_OFFSET 0x174
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_30_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_30_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_30_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_OFFSET 0x5e
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_BYTE_OFFSET 0x178
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv1_capture.sym_phv1_capture_31_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_31_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_31_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_OFFSET 0x5f
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_BYTE_OFFSET 0x17c
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dprstats_csr.sym_phv2_capture                 */
/* Wide Register type referenced: cap_dprstats_csr::sym_phv2_capture       */
/* Wide Register template referenced: cap_dprstats_csr::sym_phv2_capture   */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_OFFSET 0x60
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_BYTE_OFFSET 0x180
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_0_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_0_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_0_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_OFFSET 0x60
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_BYTE_OFFSET 0x180
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_1_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_1_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_1_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_OFFSET 0x61
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_BYTE_OFFSET 0x184
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_2_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_2_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_2_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_OFFSET 0x62
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_BYTE_OFFSET 0x188
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_3_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_3_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_3_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_OFFSET 0x63
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_BYTE_OFFSET 0x18c
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_4_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_4_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_4_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_OFFSET 0x64
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_BYTE_OFFSET 0x190
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_5_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_5_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_5_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_OFFSET 0x65
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_BYTE_OFFSET 0x194
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_6_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_6_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_6_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_OFFSET 0x66
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_BYTE_OFFSET 0x198
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_7_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_7_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_7_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_OFFSET 0x67
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_BYTE_OFFSET 0x19c
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_8_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_8_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_8_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_OFFSET 0x68
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_BYTE_OFFSET 0x1a0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_9_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_9_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_9_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_OFFSET 0x69
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_BYTE_OFFSET 0x1a4
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_10_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_10_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_10_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_OFFSET 0x6a
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_BYTE_OFFSET 0x1a8
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_11_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_11_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_11_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_OFFSET 0x6b
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_BYTE_OFFSET 0x1ac
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_12_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_12_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_12_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_OFFSET 0x6c
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_BYTE_OFFSET 0x1b0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_13_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_13_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_13_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_OFFSET 0x6d
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_BYTE_OFFSET 0x1b4
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_14_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_14_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_14_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_OFFSET 0x6e
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_BYTE_OFFSET 0x1b8
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_15_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_15_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_15_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_OFFSET 0x6f
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_BYTE_OFFSET 0x1bc
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_16_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_16_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_16_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_OFFSET 0x70
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_BYTE_OFFSET 0x1c0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_17_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_17_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_17_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_OFFSET 0x71
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_BYTE_OFFSET 0x1c4
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_18_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_18_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_18_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_OFFSET 0x72
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_BYTE_OFFSET 0x1c8
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_19_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_19_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_19_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_OFFSET 0x73
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_BYTE_OFFSET 0x1cc
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_20_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_20_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_20_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_OFFSET 0x74
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_BYTE_OFFSET 0x1d0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_21_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_21_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_21_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_OFFSET 0x75
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_BYTE_OFFSET 0x1d4
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_22_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_22_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_22_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_OFFSET 0x76
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_BYTE_OFFSET 0x1d8
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_23_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_23_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_23_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_OFFSET 0x77
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_BYTE_OFFSET 0x1dc
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_24_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_24_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_24_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_OFFSET 0x78
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_BYTE_OFFSET 0x1e0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_25_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_25_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_25_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_OFFSET 0x79
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_BYTE_OFFSET 0x1e4
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_26_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_26_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_26_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_OFFSET 0x7a
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_BYTE_OFFSET 0x1e8
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_27_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_27_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_27_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_OFFSET 0x7b
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_BYTE_OFFSET 0x1ec
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_28_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_28_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_28_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_OFFSET 0x7c
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_BYTE_OFFSET 0x1f0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_29_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_29_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_29_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_OFFSET 0x7d
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_BYTE_OFFSET 0x1f4
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_30_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_30_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_30_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_OFFSET 0x7e
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_BYTE_OFFSET 0x1f8
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv2_capture.sym_phv2_capture_31_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_31_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_31_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_OFFSET 0x7f
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_BYTE_OFFSET 0x1fc
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dprstats_csr.sym_phv3_capture                 */
/* Wide Register type referenced: cap_dprstats_csr::sym_phv3_capture       */
/* Wide Register template referenced: cap_dprstats_csr::sym_phv3_capture   */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_OFFSET 0x80
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_BYTE_OFFSET 0x200
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_0_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_0_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_0_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_OFFSET 0x80
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_BYTE_OFFSET 0x200
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_1_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_1_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_1_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_OFFSET 0x81
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_BYTE_OFFSET 0x204
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_2_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_2_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_2_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_OFFSET 0x82
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_BYTE_OFFSET 0x208
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_3_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_3_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_3_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_OFFSET 0x83
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_BYTE_OFFSET 0x20c
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_4_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_4_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_4_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_OFFSET 0x84
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_BYTE_OFFSET 0x210
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_5_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_5_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_5_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_OFFSET 0x85
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_BYTE_OFFSET 0x214
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_6_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_6_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_6_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_OFFSET 0x86
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_BYTE_OFFSET 0x218
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_7_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_7_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_7_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_OFFSET 0x87
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_BYTE_OFFSET 0x21c
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_8_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_8_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_8_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_OFFSET 0x88
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_BYTE_OFFSET 0x220
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_9_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_9_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_9_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_OFFSET 0x89
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_BYTE_OFFSET 0x224
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_10_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_10_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_10_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_OFFSET 0x8a
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_BYTE_OFFSET 0x228
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_11_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_11_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_11_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_OFFSET 0x8b
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_BYTE_OFFSET 0x22c
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_12_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_12_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_12_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_OFFSET 0x8c
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_BYTE_OFFSET 0x230
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_13_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_13_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_13_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_OFFSET 0x8d
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_BYTE_OFFSET 0x234
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_14_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_14_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_14_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_OFFSET 0x8e
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_BYTE_OFFSET 0x238
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_15_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_15_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_15_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_OFFSET 0x8f
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_BYTE_OFFSET 0x23c
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_16_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_16_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_16_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_OFFSET 0x90
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_BYTE_OFFSET 0x240
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_17_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_17_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_17_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_OFFSET 0x91
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_BYTE_OFFSET 0x244
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_18_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_18_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_18_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_OFFSET 0x92
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_BYTE_OFFSET 0x248
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_19_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_19_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_19_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_OFFSET 0x93
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_BYTE_OFFSET 0x24c
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_20_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_20_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_20_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_OFFSET 0x94
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_BYTE_OFFSET 0x250
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_21_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_21_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_21_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_OFFSET 0x95
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_BYTE_OFFSET 0x254
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_22_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_22_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_22_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_OFFSET 0x96
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_BYTE_OFFSET 0x258
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_23_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_23_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_23_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_OFFSET 0x97
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_BYTE_OFFSET 0x25c
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_24_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_24_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_24_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_OFFSET 0x98
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_BYTE_OFFSET 0x260
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_25_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_25_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_25_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_OFFSET 0x99
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_BYTE_OFFSET 0x264
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_26_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_26_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_26_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_OFFSET 0x9a
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_BYTE_OFFSET 0x268
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_27_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_27_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_27_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_OFFSET 0x9b
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_BYTE_OFFSET 0x26c
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_28_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_28_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_28_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_OFFSET 0x9c
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_BYTE_OFFSET 0x270
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_29_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_29_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_29_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_OFFSET 0x9d
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_BYTE_OFFSET 0x274
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_30_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_30_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_30_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_OFFSET 0x9e
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_BYTE_OFFSET 0x278
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv3_capture.sym_phv3_capture_31_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_31_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_31_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_OFFSET 0x9f
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_BYTE_OFFSET 0x27c
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dprstats_csr.sym_phv4_capture                 */
/* Wide Register type referenced: cap_dprstats_csr::sym_phv4_capture       */
/* Wide Register template referenced: cap_dprstats_csr::sym_phv4_capture   */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_OFFSET 0xa0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_BYTE_OFFSET 0x280
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_0_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_0_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_0_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_OFFSET 0xa0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_BYTE_OFFSET 0x280
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_1_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_1_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_1_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_OFFSET 0xa1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_BYTE_OFFSET 0x284
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_2_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_2_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_2_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_OFFSET 0xa2
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_BYTE_OFFSET 0x288
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_3_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_3_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_3_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_OFFSET 0xa3
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_BYTE_OFFSET 0x28c
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_4_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_4_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_4_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_OFFSET 0xa4
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_BYTE_OFFSET 0x290
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_5_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_5_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_5_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_OFFSET 0xa5
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_BYTE_OFFSET 0x294
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_6_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_6_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_6_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_OFFSET 0xa6
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_BYTE_OFFSET 0x298
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_7_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_7_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_7_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_OFFSET 0xa7
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_BYTE_OFFSET 0x29c
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_8_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_8_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_8_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_OFFSET 0xa8
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_BYTE_OFFSET 0x2a0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_9_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_9_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_9_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_OFFSET 0xa9
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_BYTE_OFFSET 0x2a4
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_10_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_10_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_10_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_OFFSET 0xaa
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_BYTE_OFFSET 0x2a8
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_11_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_11_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_11_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_OFFSET 0xab
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_BYTE_OFFSET 0x2ac
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_12_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_12_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_12_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_OFFSET 0xac
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_BYTE_OFFSET 0x2b0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_13_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_13_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_13_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_OFFSET 0xad
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_BYTE_OFFSET 0x2b4
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_14_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_14_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_14_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_OFFSET 0xae
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_BYTE_OFFSET 0x2b8
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_15_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_15_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_15_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_OFFSET 0xaf
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_BYTE_OFFSET 0x2bc
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_16_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_16_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_16_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_OFFSET 0xb0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_BYTE_OFFSET 0x2c0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_17_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_17_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_17_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_OFFSET 0xb1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_BYTE_OFFSET 0x2c4
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_18_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_18_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_18_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_OFFSET 0xb2
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_BYTE_OFFSET 0x2c8
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_19_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_19_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_19_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_OFFSET 0xb3
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_BYTE_OFFSET 0x2cc
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_20_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_20_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_20_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_OFFSET 0xb4
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_BYTE_OFFSET 0x2d0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_21_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_21_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_21_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_OFFSET 0xb5
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_BYTE_OFFSET 0x2d4
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_22_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_22_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_22_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_OFFSET 0xb6
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_BYTE_OFFSET 0x2d8
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_23_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_23_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_23_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_OFFSET 0xb7
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_BYTE_OFFSET 0x2dc
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_24_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_24_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_24_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_OFFSET 0xb8
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_BYTE_OFFSET 0x2e0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_25_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_25_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_25_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_OFFSET 0xb9
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_BYTE_OFFSET 0x2e4
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_26_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_26_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_26_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_OFFSET 0xba
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_BYTE_OFFSET 0x2e8
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_27_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_27_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_27_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_OFFSET 0xbb
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_BYTE_OFFSET 0x2ec
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_28_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_28_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_28_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_OFFSET 0xbc
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_BYTE_OFFSET 0x2f0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_29_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_29_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_29_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_OFFSET 0xbd
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_BYTE_OFFSET 0x2f4
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_30_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_30_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_30_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_OFFSET 0xbe
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_BYTE_OFFSET 0x2f8
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv4_capture.sym_phv4_capture_31_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_31_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_31_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_OFFSET 0xbf
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_BYTE_OFFSET 0x2fc
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dprstats_csr.sym_phv5_capture                 */
/* Wide Register type referenced: cap_dprstats_csr::sym_phv5_capture       */
/* Wide Register template referenced: cap_dprstats_csr::sym_phv5_capture   */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_OFFSET 0xc0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_BYTE_OFFSET 0x300
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_0_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_0_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_0_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_OFFSET 0xc0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_BYTE_OFFSET 0x300
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_1_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_1_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_1_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_OFFSET 0xc1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_BYTE_OFFSET 0x304
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_2_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_2_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_2_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_OFFSET 0xc2
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_BYTE_OFFSET 0x308
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_3_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_3_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_3_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_OFFSET 0xc3
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_BYTE_OFFSET 0x30c
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_4_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_4_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_4_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_OFFSET 0xc4
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_BYTE_OFFSET 0x310
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_5_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_5_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_5_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_OFFSET 0xc5
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_BYTE_OFFSET 0x314
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_6_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_6_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_6_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_OFFSET 0xc6
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_BYTE_OFFSET 0x318
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_7_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_7_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_7_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_OFFSET 0xc7
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_BYTE_OFFSET 0x31c
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_8_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_8_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_8_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_OFFSET 0xc8
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_BYTE_OFFSET 0x320
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_9_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_9_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_9_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_OFFSET 0xc9
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_BYTE_OFFSET 0x324
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_10_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_10_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_10_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_OFFSET 0xca
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_BYTE_OFFSET 0x328
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_11_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_11_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_11_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_OFFSET 0xcb
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_BYTE_OFFSET 0x32c
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_12_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_12_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_12_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_OFFSET 0xcc
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_BYTE_OFFSET 0x330
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_13_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_13_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_13_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_OFFSET 0xcd
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_BYTE_OFFSET 0x334
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_14_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_14_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_14_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_OFFSET 0xce
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_BYTE_OFFSET 0x338
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_15_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_15_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_15_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_OFFSET 0xcf
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_BYTE_OFFSET 0x33c
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_16_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_16_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_16_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_OFFSET 0xd0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_BYTE_OFFSET 0x340
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_17_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_17_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_17_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_OFFSET 0xd1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_BYTE_OFFSET 0x344
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_18_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_18_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_18_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_OFFSET 0xd2
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_BYTE_OFFSET 0x348
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_19_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_19_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_19_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_OFFSET 0xd3
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_BYTE_OFFSET 0x34c
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_20_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_20_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_20_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_OFFSET 0xd4
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_BYTE_OFFSET 0x350
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_21_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_21_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_21_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_OFFSET 0xd5
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_BYTE_OFFSET 0x354
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_22_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_22_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_22_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_OFFSET 0xd6
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_BYTE_OFFSET 0x358
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_23_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_23_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_23_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_OFFSET 0xd7
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_BYTE_OFFSET 0x35c
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_24_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_24_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_24_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_OFFSET 0xd8
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_BYTE_OFFSET 0x360
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_25_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_25_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_25_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_OFFSET 0xd9
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_BYTE_OFFSET 0x364
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_26_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_26_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_26_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_OFFSET 0xda
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_BYTE_OFFSET 0x368
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_27_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_27_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_27_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_OFFSET 0xdb
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_BYTE_OFFSET 0x36c
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_28_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_28_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_28_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_OFFSET 0xdc
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_BYTE_OFFSET 0x370
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_29_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_29_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_29_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_OFFSET 0xdd
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_BYTE_OFFSET 0x374
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_30_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_30_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_30_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_OFFSET 0xde
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_BYTE_OFFSET 0x378
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_phv5_capture.sym_phv5_capture_31_32 */
/* Register type referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_31_32 */
/* Register template referenced: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_31_32 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_OFFSET 0xdf
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_BYTE_OFFSET 0x37c
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Wide Register member: cap_dprstats_csr.sym_ohi_capture                  */
/* Wide Register type referenced: cap_dprstats_csr::sym_ohi_capture        */
/* Wide Register template referenced: cap_dprstats_csr::sym_ohi_capture    */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_OFFSET 0xe0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_BYTE_OFFSET 0x380
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_WRITE_ACCESS 0
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_0_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_0_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_0_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OFFSET 0xe0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_BYTE_OFFSET 0x380
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_1_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_1_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_1_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OFFSET 0xe1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_BYTE_OFFSET 0x384
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_2_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_2_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_2_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OFFSET 0xe2
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_BYTE_OFFSET 0x388
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_3_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_3_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_3_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OFFSET 0xe3
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_BYTE_OFFSET 0x38c
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_4_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_4_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_4_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OFFSET 0xe4
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_BYTE_OFFSET 0x390
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_5_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_5_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_5_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OFFSET 0xe5
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_BYTE_OFFSET 0x394
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_6_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_6_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_6_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OFFSET 0xe6
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_BYTE_OFFSET 0x398
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_7_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_7_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_7_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OFFSET 0xe7
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_BYTE_OFFSET 0x39c
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_8_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_8_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_8_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OFFSET 0xe8
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_BYTE_OFFSET 0x3a0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_9_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_9_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_9_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OFFSET 0xe9
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_BYTE_OFFSET 0x3a4
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_10_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_10_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_10_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OFFSET 0xea
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_BYTE_OFFSET 0x3a8
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_11_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_11_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_11_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OFFSET 0xeb
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_BYTE_OFFSET 0x3ac
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_12_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_12_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_12_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OFFSET 0xec
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_BYTE_OFFSET 0x3b0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_13_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_13_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_13_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OFFSET 0xed
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_BYTE_OFFSET 0x3b4
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_14_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_14_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_14_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OFFSET 0xee
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_BYTE_OFFSET 0x3b8
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_15_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_15_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_15_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OFFSET 0xef
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_BYTE_OFFSET 0x3bc
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_16_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_16_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_16_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OFFSET 0xf0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_BYTE_OFFSET 0x3c0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_17_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_17_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_17_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OFFSET 0xf1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_BYTE_OFFSET 0x3c4
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_18_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_18_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_18_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OFFSET 0xf2
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_BYTE_OFFSET 0x3c8
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_19_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_19_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_19_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OFFSET 0xf3
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_BYTE_OFFSET 0x3cc
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_20_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_20_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_20_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OFFSET 0xf4
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_BYTE_OFFSET 0x3d0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_21_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_21_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_21_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OFFSET 0xf5
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_BYTE_OFFSET 0x3d4
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_22_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_22_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_22_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OFFSET 0xf6
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_BYTE_OFFSET 0x3d8
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_23_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_23_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_23_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OFFSET 0xf7
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_BYTE_OFFSET 0x3dc
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_24_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_24_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_24_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OFFSET 0xf8
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_BYTE_OFFSET 0x3e0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_25_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_25_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_25_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OFFSET 0xf9
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_BYTE_OFFSET 0x3e4
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_26_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_26_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_26_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OFFSET 0xfa
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_BYTE_OFFSET 0x3e8
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_27_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_27_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_27_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OFFSET 0xfb
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_BYTE_OFFSET 0x3ec
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_28_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_28_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_28_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OFFSET 0xfc
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_BYTE_OFFSET 0x3f0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_29_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_29_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_29_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OFFSET 0xfd
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_BYTE_OFFSET 0x3f4
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_30_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_30_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_30_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OFFSET 0xfe
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_BYTE_OFFSET 0x3f8
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sym_ohi_capture.sym_ohi_capture_31_32 */
/* Register type referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_31_32 */
/* Register template referenced: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_31_32 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OFFSET 0xff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_BYTE_OFFSET 0x3fc
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr.sym_pktin_info_capture                */
/* Register type referenced: cap_dprstats_csr::sym_pktin_info_capture      */
/* Register template referenced: cap_dprstats_csr::sym_pktin_info_capture  */
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_OFFSET 0x100
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_BYTE_OFFSET 0x400
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_RESET_MASK 0xfff00000
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr.sta_spare                             */
/* Register type referenced: cap_dprstats_csr::sta_spare                   */
/* Register template referenced: cap_dprstats_csr::sta_spare               */
#define CAP_DPRSTATS_CSR_STA_SPARE_OFFSET 0x101
#define CAP_DPRSTATS_CSR_STA_SPARE_BYTE_OFFSET 0x404
#define CAP_DPRSTATS_CSR_STA_SPARE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_SPARE_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_SPARE_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_STA_SPARE_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr.sta_credit                            */
/* Register type referenced: cap_dprstats_csr::sta_credit                  */
/* Register template referenced: cap_dprstats_csr::sta_credit              */
#define CAP_DPRSTATS_CSR_STA_CREDIT_OFFSET 0x102
#define CAP_DPRSTATS_CSR_STA_CREDIT_BYTE_OFFSET 0x408
#define CAP_DPRSTATS_CSR_STA_CREDIT_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_CREDIT_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_CREDIT_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_STA_CREDIT_RESET_MASK 0xfffffc00
#define CAP_DPRSTATS_CSR_STA_CREDIT_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_STA_CREDIT_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr.sta_fifo                              */
/* Register type referenced: cap_dprstats_csr::sta_fifo                    */
/* Register template referenced: cap_dprstats_csr::sta_fifo                */
#define CAP_DPRSTATS_CSR_STA_FIFO_OFFSET 0x103
#define CAP_DPRSTATS_CSR_STA_FIFO_BYTE_OFFSET 0x40c
#define CAP_DPRSTATS_CSR_STA_FIFO_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FIFO_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_STA_FIFO_RESET_MASK 0xfffff000
#define CAP_DPRSTATS_CSR_STA_FIFO_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_STA_FIFO_WRITE_MASK 0x00000000
/* Wide Register member: cap_dprstats_csr.sta_flop_fifo                    */
/* Wide Register type referenced: cap_dprstats_csr::sta_flop_fifo          */
/* Wide Register template referenced: cap_dprstats_csr::sta_flop_fifo      */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_OFFSET 0x104
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_BYTE_OFFSET 0x410
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_WRITE_ACCESS 0
/* Register member: cap_dprstats_csr::sta_flop_fifo.sta_flop_fifo_0_2      */
/* Register type referenced: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2 */
/* Register template referenced: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_OFFSET 0x104
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_BYTE_OFFSET 0x410
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_WRITE_MASK 0x00000000
/* Register member: cap_dprstats_csr::sta_flop_fifo.sta_flop_fifo_1_2      */
/* Register type referenced: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2 */
/* Register template referenced: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_OFFSET 0x105
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_BYTE_OFFSET 0x414
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_RESET_MASK 0xfffffc00
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_dprstats_csr.CNT_interface                    */
/* Wide Register type referenced: cap_dprstats_csr::CNT_interface          */
/* Wide Register template referenced: cap_dprstats_csr::CNT_interface      */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_OFFSET 0x110
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_BYTE_OFFSET 0x440
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_interface.CNT_interface_0_11     */
/* Register type referenced: cap_dprstats_csr::CNT_interface::CNT_interface_0_11 */
/* Register template referenced: cap_dprstats_csr::CNT_interface::CNT_interface_0_11 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_OFFSET 0x110
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_BYTE_OFFSET 0x440
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_interface.CNT_interface_1_11     */
/* Register type referenced: cap_dprstats_csr::CNT_interface::CNT_interface_1_11 */
/* Register template referenced: cap_dprstats_csr::CNT_interface::CNT_interface_1_11 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_OFFSET 0x111
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_BYTE_OFFSET 0x444
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_interface.CNT_interface_2_11     */
/* Register type referenced: cap_dprstats_csr::CNT_interface::CNT_interface_2_11 */
/* Register template referenced: cap_dprstats_csr::CNT_interface::CNT_interface_2_11 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_OFFSET 0x112
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_BYTE_OFFSET 0x448
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_interface.CNT_interface_3_11     */
/* Register type referenced: cap_dprstats_csr::CNT_interface::CNT_interface_3_11 */
/* Register template referenced: cap_dprstats_csr::CNT_interface::CNT_interface_3_11 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_OFFSET 0x113
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_BYTE_OFFSET 0x44c
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_interface.CNT_interface_4_11     */
/* Register type referenced: cap_dprstats_csr::CNT_interface::CNT_interface_4_11 */
/* Register template referenced: cap_dprstats_csr::CNT_interface::CNT_interface_4_11 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_OFFSET 0x114
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_BYTE_OFFSET 0x450
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_interface.CNT_interface_5_11     */
/* Register type referenced: cap_dprstats_csr::CNT_interface::CNT_interface_5_11 */
/* Register template referenced: cap_dprstats_csr::CNT_interface::CNT_interface_5_11 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_OFFSET 0x115
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_BYTE_OFFSET 0x454
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_interface.CNT_interface_6_11     */
/* Register type referenced: cap_dprstats_csr::CNT_interface::CNT_interface_6_11 */
/* Register template referenced: cap_dprstats_csr::CNT_interface::CNT_interface_6_11 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_OFFSET 0x116
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_BYTE_OFFSET 0x458
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_interface.CNT_interface_7_11     */
/* Register type referenced: cap_dprstats_csr::CNT_interface::CNT_interface_7_11 */
/* Register template referenced: cap_dprstats_csr::CNT_interface::CNT_interface_7_11 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_OFFSET 0x117
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_BYTE_OFFSET 0x45c
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_interface.CNT_interface_8_11     */
/* Register type referenced: cap_dprstats_csr::CNT_interface::CNT_interface_8_11 */
/* Register template referenced: cap_dprstats_csr::CNT_interface::CNT_interface_8_11 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_OFFSET 0x118
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_BYTE_OFFSET 0x460
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_interface.CNT_interface_9_11     */
/* Register type referenced: cap_dprstats_csr::CNT_interface::CNT_interface_9_11 */
/* Register template referenced: cap_dprstats_csr::CNT_interface::CNT_interface_9_11 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_OFFSET 0x119
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_BYTE_OFFSET 0x464
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_interface.CNT_interface_10_11    */
/* Register type referenced: cap_dprstats_csr::CNT_interface::CNT_interface_10_11 */
/* Register template referenced: cap_dprstats_csr::CNT_interface::CNT_interface_10_11 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_OFFSET 0x11a
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_BYTE_OFFSET 0x468
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_WRITE_MASK 0xffffffff
/* Wide Register member: cap_dprstats_csr.CNT_drop                         */
/* Wide Register type referenced: cap_dprstats_csr::CNT_drop               */
/* Wide Register template referenced: cap_dprstats_csr::CNT_drop           */
#define CAP_DPRSTATS_CSR_CNT_DROP_OFFSET 0x120
#define CAP_DPRSTATS_CSR_CNT_DROP_BYTE_OFFSET 0x480
#define CAP_DPRSTATS_CSR_CNT_DROP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_drop.CNT_drop_0_3                */
/* Register type referenced: cap_dprstats_csr::CNT_drop::CNT_drop_0_3      */
/* Register template referenced: cap_dprstats_csr::CNT_drop::CNT_drop_0_3  */
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_OFFSET 0x120
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_BYTE_OFFSET 0x480
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_drop.CNT_drop_1_3                */
/* Register type referenced: cap_dprstats_csr::CNT_drop::CNT_drop_1_3      */
/* Register template referenced: cap_dprstats_csr::CNT_drop::CNT_drop_1_3  */
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_OFFSET 0x121
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_BYTE_OFFSET 0x484
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_drop.CNT_drop_2_3                */
/* Register type referenced: cap_dprstats_csr::CNT_drop::CNT_drop_2_3      */
/* Register template referenced: cap_dprstats_csr::CNT_drop::CNT_drop_2_3  */
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_OFFSET 0x122
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_BYTE_OFFSET 0x488
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_RESET_MASK 0xfffc0000
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_WRITE_MASK 0x0003ffff
/* Wide Register member: cap_dprstats_csr.SAT_dpr_err                      */
/* Wide Register type referenced: cap_dprstats_csr::SAT_dpr_err            */
/* Wide Register template referenced: cap_dprstats_csr::SAT_dpr_err        */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_OFFSET 0x130
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_BYTE_OFFSET 0x4c0
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::SAT_dpr_err.SAT_dpr_err_0_9          */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_0_9 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_0_9 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_OFFSET 0x130
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_BYTE_OFFSET 0x4c0
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_err.SAT_dpr_err_1_9          */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_1_9 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_1_9 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_OFFSET 0x131
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_BYTE_OFFSET 0x4c4
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_err.SAT_dpr_err_2_9          */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_2_9 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_2_9 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_OFFSET 0x132
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_BYTE_OFFSET 0x4c8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_err.SAT_dpr_err_3_9          */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_3_9 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_3_9 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_OFFSET 0x133
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_BYTE_OFFSET 0x4cc
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_err.SAT_dpr_err_4_9          */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_4_9 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_4_9 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_OFFSET 0x134
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_BYTE_OFFSET 0x4d0
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_err.SAT_dpr_err_5_9          */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_5_9 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_5_9 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_OFFSET 0x135
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_BYTE_OFFSET 0x4d4
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_err.SAT_dpr_err_6_9          */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_6_9 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_6_9 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_OFFSET 0x136
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_BYTE_OFFSET 0x4d8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_err.SAT_dpr_err_7_9          */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_7_9 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_7_9 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_OFFSET 0x137
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_BYTE_OFFSET 0x4dc
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_err.SAT_dpr_err_8_9          */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_8_9 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_8_9 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_OFFSET 0x138
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_BYTE_OFFSET 0x4e0
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_RESET_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_WRITE_MASK 0x00ffffff
/* Wide Register member: cap_dprstats_csr.SAT_dpr_ff_err                   */
/* Wide Register type referenced: cap_dprstats_csr::SAT_dpr_ff_err         */
/* Wide Register template referenced: cap_dprstats_csr::SAT_dpr_ff_err     */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_OFFSET 0x140
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_BYTE_OFFSET 0x500
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::SAT_dpr_ff_err.SAT_dpr_ff_err_0_3    */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_0_3 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_0_3 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_OFFSET 0x140
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_BYTE_OFFSET 0x500
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_ff_err.SAT_dpr_ff_err_1_3    */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_1_3 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_1_3 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_OFFSET 0x141
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_BYTE_OFFSET 0x504
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_ff_err.SAT_dpr_ff_err_2_3    */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_2_3 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_2_3 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_OFFSET 0x142
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_BYTE_OFFSET 0x508
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_RESET_MASK 0xffff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_dprstats_csr.SAT_dpr_flop_ff_ovfl_err         */
/* Wide Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err */
/* Wide Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_OFFSET 0x148
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_BYTE_OFFSET 0x520
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err.SAT_dpr_flop_ff_ovfl_err_0_6 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_0_6 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_0_6 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_OFFSET 0x148
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_BYTE_OFFSET 0x520
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err.SAT_dpr_flop_ff_ovfl_err_1_6 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_1_6 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_1_6 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_OFFSET 0x149
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_BYTE_OFFSET 0x524
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err.SAT_dpr_flop_ff_ovfl_err_2_6 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_2_6 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_2_6 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_OFFSET 0x14a
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_BYTE_OFFSET 0x528
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err.SAT_dpr_flop_ff_ovfl_err_3_6 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_3_6 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_3_6 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_OFFSET 0x14b
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_BYTE_OFFSET 0x52c
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err.SAT_dpr_flop_ff_ovfl_err_4_6 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_4_6 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_4_6 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_OFFSET 0x14c
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_BYTE_OFFSET 0x530
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err.SAT_dpr_flop_ff_ovfl_err_5_6 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_5_6 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_5_6 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_OFFSET 0x14d
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_BYTE_OFFSET 0x534
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.SAT_dpr_flop_ff_undflow_err      */
/* Wide Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err */
/* Wide Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_OFFSET 0x150
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_BYTE_OFFSET 0x540
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err.SAT_dpr_flop_ff_undflow_err_0_6 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_0_6 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_0_6 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_OFFSET 0x150
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_BYTE_OFFSET 0x540
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err.SAT_dpr_flop_ff_undflow_err_1_6 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_1_6 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_1_6 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_OFFSET 0x151
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_BYTE_OFFSET 0x544
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err.SAT_dpr_flop_ff_undflow_err_2_6 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_2_6 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_2_6 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_OFFSET 0x152
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_BYTE_OFFSET 0x548
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err.SAT_dpr_flop_ff_undflow_err_3_6 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_3_6 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_3_6 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_OFFSET 0x153
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_BYTE_OFFSET 0x54c
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err.SAT_dpr_flop_ff_undflow_err_4_6 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_4_6 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_4_6 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_OFFSET 0x154
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_BYTE_OFFSET 0x550
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err.SAT_dpr_flop_ff_undflow_err_5_6 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_5_6 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_5_6 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_OFFSET 0x155
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_BYTE_OFFSET 0x554
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_WRITE_MASK 0x000000ff
/* Register member: cap_dprstats_csr.SAT_dpr_credit_err                    */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_credit_err          */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_credit_err      */
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_OFFSET 0x158
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_BYTE_OFFSET 0x560
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_RESET_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_WRITE_MASK 0xffffffff
/* Wide Register member: cap_dprstats_csr.SAT_dpr_spare_err                */
/* Wide Register type referenced: cap_dprstats_csr::SAT_dpr_spare_err      */
/* Wide Register template referenced: cap_dprstats_csr::SAT_dpr_spare_err  */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_OFFSET 0x160
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_BYTE_OFFSET 0x580
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::SAT_dpr_spare_err.SAT_dpr_spare_err_0_8 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_0_8 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_0_8 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_OFFSET 0x160
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_BYTE_OFFSET 0x580
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_spare_err.SAT_dpr_spare_err_1_8 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_1_8 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_1_8 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_OFFSET 0x161
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_BYTE_OFFSET 0x584
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_spare_err.SAT_dpr_spare_err_2_8 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_2_8 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_2_8 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_OFFSET 0x162
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_BYTE_OFFSET 0x588
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_spare_err.SAT_dpr_spare_err_3_8 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_3_8 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_3_8 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_OFFSET 0x163
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_BYTE_OFFSET 0x58c
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_spare_err.SAT_dpr_spare_err_4_8 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_4_8 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_4_8 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_OFFSET 0x164
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_BYTE_OFFSET 0x590
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_spare_err.SAT_dpr_spare_err_5_8 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_5_8 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_5_8 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_OFFSET 0x165
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_BYTE_OFFSET 0x594
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_spare_err.SAT_dpr_spare_err_6_8 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_6_8 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_6_8 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_OFFSET 0x166
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_BYTE_OFFSET 0x598
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::SAT_dpr_spare_err.SAT_dpr_spare_err_7_8 */
/* Register type referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_7_8 */
/* Register template referenced: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_7_8 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_OFFSET 0x167
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_BYTE_OFFSET 0x59c
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_WRITE_MASK 0xffffffff
/* Wide Register member: cap_dprstats_csr.CNT_ecc_err                      */
/* Wide Register type referenced: cap_dprstats_csr::CNT_ecc_err            */
/* Wide Register template referenced: cap_dprstats_csr::CNT_ecc_err        */
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_OFFSET 0x168
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_BYTE_OFFSET 0x5a0
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_ecc_err.CNT_ecc_err_0_3          */
/* Register type referenced: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_0_3 */
/* Register template referenced: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_0_3 */
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_OFFSET 0x168
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_BYTE_OFFSET 0x5a0
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_ecc_err.CNT_ecc_err_1_3          */
/* Register type referenced: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_1_3 */
/* Register template referenced: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_1_3 */
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_OFFSET 0x169
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_BYTE_OFFSET 0x5a4
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_ecc_err.CNT_ecc_err_2_3          */
/* Register type referenced: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_2_3 */
/* Register template referenced: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_2_3 */
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_OFFSET 0x16a
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_BYTE_OFFSET 0x5a8
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_phv                      */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_phv            */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_phv        */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_OFFSET 0x16c
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_BYTE_OFFSET 0x5b0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_phv.CNT_dpr_phv_0_2          */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_phv::CNT_dpr_phv_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_phv::CNT_dpr_phv_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_OFFSET 0x16c
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_BYTE_OFFSET 0x5b0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_phv.CNT_dpr_phv_1_2          */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_phv::CNT_dpr_phv_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_phv::CNT_dpr_phv_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_OFFSET 0x16d
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_BYTE_OFFSET 0x5b4
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_ohi                      */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_ohi            */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_ohi        */
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_OFFSET 0x16e
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_BYTE_OFFSET 0x5b8
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_ohi.CNT_dpr_ohi_0_2          */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_ohi::CNT_dpr_ohi_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_ohi::CNT_dpr_ohi_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_OFFSET 0x16e
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_BYTE_OFFSET 0x5b8
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_ohi.CNT_dpr_ohi_1_2          */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_ohi::CNT_dpr_ohi_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_ohi::CNT_dpr_ohi_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_OFFSET 0x16f
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_BYTE_OFFSET 0x5bc
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_pktin                    */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_pktin          */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_pktin      */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_OFFSET 0x170
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_BYTE_OFFSET 0x5c0
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_pktin.CNT_dpr_pktin_0_2      */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_pktin::CNT_dpr_pktin_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_pktin::CNT_dpr_pktin_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_OFFSET 0x170
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_BYTE_OFFSET 0x5c0
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_pktin.CNT_dpr_pktin_1_2      */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_pktin::CNT_dpr_pktin_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_pktin::CNT_dpr_pktin_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_OFFSET 0x171
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_BYTE_OFFSET 0x5c4
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_pktout                   */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_pktout         */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_pktout     */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_OFFSET 0x172
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_BYTE_OFFSET 0x5c8
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_pktout.CNT_dpr_pktout_0_2    */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_pktout::CNT_dpr_pktout_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_pktout::CNT_dpr_pktout_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_OFFSET 0x172
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_BYTE_OFFSET 0x5c8
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_pktout.CNT_dpr_pktout_1_2    */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_pktout::CNT_dpr_pktout_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_pktout::CNT_dpr_pktout_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_OFFSET 0x173
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_BYTE_OFFSET 0x5cc
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_phv_drop                 */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_phv_drop       */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_phv_drop   */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_OFFSET 0x174
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_BYTE_OFFSET 0x5d0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_phv_drop.CNT_dpr_phv_drop_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_phv_drop::CNT_dpr_phv_drop_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_phv_drop::CNT_dpr_phv_drop_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_OFFSET 0x174
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_BYTE_OFFSET 0x5d0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_phv_drop.CNT_dpr_phv_drop_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_phv_drop::CNT_dpr_phv_drop_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_phv_drop::CNT_dpr_phv_drop_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_OFFSET 0x175
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_BYTE_OFFSET 0x5d4
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_phv_no_data              */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_phv_no_data    */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_phv_no_data */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_OFFSET 0x176
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_BYTE_OFFSET 0x5d8
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_phv_no_data.CNT_dpr_phv_no_data_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_phv_no_data::CNT_dpr_phv_no_data_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_phv_no_data::CNT_dpr_phv_no_data_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_OFFSET 0x176
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_BYTE_OFFSET 0x5d8
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_phv_no_data.CNT_dpr_phv_no_data_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_phv_no_data::CNT_dpr_phv_no_data_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_phv_no_data::CNT_dpr_phv_no_data_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_OFFSET 0x177
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_BYTE_OFFSET 0x5dc
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_phv_drop_no_data         */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_phv_drop_no_data */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_phv_drop_no_data */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_OFFSET 0x178
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_BYTE_OFFSET 0x5e0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_phv_drop_no_data.CNT_dpr_phv_drop_no_data_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_phv_drop_no_data::CNT_dpr_phv_drop_no_data_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_phv_drop_no_data::CNT_dpr_phv_drop_no_data_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_OFFSET 0x178
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_BYTE_OFFSET 0x5e0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_phv_drop_no_data.CNT_dpr_phv_drop_no_data_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_phv_drop_no_data::CNT_dpr_phv_drop_no_data_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_phv_drop_no_data::CNT_dpr_phv_drop_no_data_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_OFFSET 0x179
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_BYTE_OFFSET 0x5e4
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_phv_drop_no_data_drop    */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_OFFSET 0x17a
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_BYTE_OFFSET 0x5e8
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop.CNT_dpr_phv_drop_no_data_drop_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop::CNT_dpr_phv_drop_no_data_drop_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop::CNT_dpr_phv_drop_no_data_drop_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_OFFSET 0x17a
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_BYTE_OFFSET 0x5e8
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop.CNT_dpr_phv_drop_no_data_drop_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop::CNT_dpr_phv_drop_no_data_drop_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop::CNT_dpr_phv_drop_no_data_drop_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_OFFSET 0x17b
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_BYTE_OFFSET 0x5ec
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_padded                   */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_padded         */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_padded     */
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_OFFSET 0x17c
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_BYTE_OFFSET 0x5f0
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_padded.CNT_dpr_padded_0_2    */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_padded::CNT_dpr_padded_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_padded::CNT_dpr_padded_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_OFFSET 0x17c
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_BYTE_OFFSET 0x5f0
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_padded.CNT_dpr_padded_1_2    */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_padded::CNT_dpr_padded_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_padded::CNT_dpr_padded_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_OFFSET 0x17d
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_BYTE_OFFSET 0x5f4
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_pktout_phv_drop          */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_pktout_phv_drop */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_pktout_phv_drop */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_OFFSET 0x17e
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_BYTE_OFFSET 0x5f8
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_pktout_phv_drop.CNT_dpr_pktout_phv_drop_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_pktout_phv_drop::CNT_dpr_pktout_phv_drop_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_pktout_phv_drop::CNT_dpr_pktout_phv_drop_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_OFFSET 0x17e
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_BYTE_OFFSET 0x5f8
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_pktout_phv_drop.CNT_dpr_pktout_phv_drop_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_pktout_phv_drop::CNT_dpr_pktout_phv_drop_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_pktout_phv_drop::CNT_dpr_pktout_phv_drop_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_OFFSET 0x17f
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_BYTE_OFFSET 0x5fc
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_crc_rw                   */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_crc_rw         */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_crc_rw     */
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_OFFSET 0x180
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_BYTE_OFFSET 0x600
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_crc_rw.CNT_dpr_crc_rw_0_2    */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_crc_rw::CNT_dpr_crc_rw_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_crc_rw::CNT_dpr_crc_rw_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_OFFSET 0x180
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_BYTE_OFFSET 0x600
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_crc_rw.CNT_dpr_crc_rw_1_2    */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_crc_rw::CNT_dpr_crc_rw_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_crc_rw::CNT_dpr_crc_rw_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_OFFSET 0x181
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_BYTE_OFFSET 0x604
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_csum_rw_0                */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_0      */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_0  */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_OFFSET 0x182
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_BYTE_OFFSET 0x608
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_csum_rw_0.CNT_dpr_csum_rw_0_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_0::CNT_dpr_csum_rw_0_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_0::CNT_dpr_csum_rw_0_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_OFFSET 0x182
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_BYTE_OFFSET 0x608
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_csum_rw_0.CNT_dpr_csum_rw_0_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_0::CNT_dpr_csum_rw_0_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_0::CNT_dpr_csum_rw_0_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_OFFSET 0x183
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_BYTE_OFFSET 0x60c
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_csum_rw_1                */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_1      */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_1  */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_OFFSET 0x184
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_BYTE_OFFSET 0x610
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_csum_rw_1.CNT_dpr_csum_rw_1_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_1::CNT_dpr_csum_rw_1_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_1::CNT_dpr_csum_rw_1_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_OFFSET 0x184
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_BYTE_OFFSET 0x610
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_csum_rw_1.CNT_dpr_csum_rw_1_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_1::CNT_dpr_csum_rw_1_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_1::CNT_dpr_csum_rw_1_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_OFFSET 0x185
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_BYTE_OFFSET 0x614
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_csum_rw_2                */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_2      */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_2  */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_OFFSET 0x186
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_BYTE_OFFSET 0x618
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_csum_rw_2.CNT_dpr_csum_rw_2_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_2::CNT_dpr_csum_rw_2_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_2::CNT_dpr_csum_rw_2_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_OFFSET 0x186
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_BYTE_OFFSET 0x618
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_csum_rw_2.CNT_dpr_csum_rw_2_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_2::CNT_dpr_csum_rw_2_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_2::CNT_dpr_csum_rw_2_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_OFFSET 0x187
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_BYTE_OFFSET 0x61c
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_csum_rw_3                */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_3      */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_3  */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_OFFSET 0x188
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_BYTE_OFFSET 0x620
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_csum_rw_3.CNT_dpr_csum_rw_3_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_3::CNT_dpr_csum_rw_3_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_3::CNT_dpr_csum_rw_3_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_OFFSET 0x188
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_BYTE_OFFSET 0x620
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_csum_rw_3.CNT_dpr_csum_rw_3_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_3::CNT_dpr_csum_rw_3_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_3::CNT_dpr_csum_rw_3_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_OFFSET 0x189
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_BYTE_OFFSET 0x624
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_csum_rw_4                */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_4      */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_4  */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_OFFSET 0x18a
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_BYTE_OFFSET 0x628
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_csum_rw_4.CNT_dpr_csum_rw_4_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_4::CNT_dpr_csum_rw_4_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_4::CNT_dpr_csum_rw_4_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_OFFSET 0x18a
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_BYTE_OFFSET 0x628
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_csum_rw_4.CNT_dpr_csum_rw_4_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_csum_rw_4::CNT_dpr_csum_rw_4_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_csum_rw_4::CNT_dpr_csum_rw_4_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_OFFSET 0x18b
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_BYTE_OFFSET 0x62c
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_0                  */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_0        */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_0    */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_OFFSET 0x18c
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_BYTE_OFFSET 0x630
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_0.CNT_dpr_spare_0_0_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_0::CNT_dpr_spare_0_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_0::CNT_dpr_spare_0_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_OFFSET 0x18c
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_BYTE_OFFSET 0x630
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_0.CNT_dpr_spare_0_1_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_0::CNT_dpr_spare_0_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_0::CNT_dpr_spare_0_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_OFFSET 0x18d
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_BYTE_OFFSET 0x634
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_1                  */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_1        */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_1    */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_OFFSET 0x18e
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_BYTE_OFFSET 0x638
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_1.CNT_dpr_spare_1_0_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_1::CNT_dpr_spare_1_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_1::CNT_dpr_spare_1_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_OFFSET 0x18e
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_BYTE_OFFSET 0x638
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_1.CNT_dpr_spare_1_1_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_1::CNT_dpr_spare_1_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_1::CNT_dpr_spare_1_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_OFFSET 0x18f
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_BYTE_OFFSET 0x63c
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_2                  */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_2        */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_2    */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_OFFSET 0x190
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_BYTE_OFFSET 0x640
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_2.CNT_dpr_spare_2_0_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_2::CNT_dpr_spare_2_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_2::CNT_dpr_spare_2_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_OFFSET 0x190
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_BYTE_OFFSET 0x640
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_2.CNT_dpr_spare_2_1_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_2::CNT_dpr_spare_2_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_2::CNT_dpr_spare_2_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_OFFSET 0x191
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_BYTE_OFFSET 0x644
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_3                  */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_3        */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_3    */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_OFFSET 0x192
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_BYTE_OFFSET 0x648
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_3.CNT_dpr_spare_3_0_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_3::CNT_dpr_spare_3_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_3::CNT_dpr_spare_3_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_OFFSET 0x192
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_BYTE_OFFSET 0x648
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_3.CNT_dpr_spare_3_1_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_3::CNT_dpr_spare_3_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_3::CNT_dpr_spare_3_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_OFFSET 0x193
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_BYTE_OFFSET 0x64c
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_4                  */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_4        */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_4    */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_OFFSET 0x194
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_BYTE_OFFSET 0x650
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_4.CNT_dpr_spare_4_0_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_4::CNT_dpr_spare_4_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_4::CNT_dpr_spare_4_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_OFFSET 0x194
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_BYTE_OFFSET 0x650
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_4.CNT_dpr_spare_4_1_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_4::CNT_dpr_spare_4_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_4::CNT_dpr_spare_4_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_OFFSET 0x195
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_BYTE_OFFSET 0x654
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_5                  */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_5        */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_5    */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_OFFSET 0x196
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_BYTE_OFFSET 0x658
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_5.CNT_dpr_spare_5_0_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_5::CNT_dpr_spare_5_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_5::CNT_dpr_spare_5_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_OFFSET 0x196
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_BYTE_OFFSET 0x658
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_5.CNT_dpr_spare_5_1_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_5::CNT_dpr_spare_5_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_5::CNT_dpr_spare_5_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_OFFSET 0x197
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_BYTE_OFFSET 0x65c
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_6                  */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_6        */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_6    */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_OFFSET 0x198
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_BYTE_OFFSET 0x660
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_6.CNT_dpr_spare_6_0_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_6::CNT_dpr_spare_6_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_6::CNT_dpr_spare_6_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_OFFSET 0x198
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_BYTE_OFFSET 0x660
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_6.CNT_dpr_spare_6_1_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_6::CNT_dpr_spare_6_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_6::CNT_dpr_spare_6_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_OFFSET 0x199
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_BYTE_OFFSET 0x664
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_7                  */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_7        */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_7    */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_OFFSET 0x19a
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_BYTE_OFFSET 0x668
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_7.CNT_dpr_spare_7_0_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_7::CNT_dpr_spare_7_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_7::CNT_dpr_spare_7_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_OFFSET 0x19a
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_BYTE_OFFSET 0x668
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_7.CNT_dpr_spare_7_1_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_7::CNT_dpr_spare_7_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_7::CNT_dpr_spare_7_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_OFFSET 0x19b
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_BYTE_OFFSET 0x66c
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_8                  */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_8        */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_8    */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_OFFSET 0x19c
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_BYTE_OFFSET 0x670
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_8.CNT_dpr_spare_8_0_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_8::CNT_dpr_spare_8_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_8::CNT_dpr_spare_8_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_OFFSET 0x19c
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_BYTE_OFFSET 0x670
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_8.CNT_dpr_spare_8_1_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_8::CNT_dpr_spare_8_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_8::CNT_dpr_spare_8_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_OFFSET 0x19d
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_BYTE_OFFSET 0x674
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_9                  */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_9        */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_9    */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_OFFSET 0x19e
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_BYTE_OFFSET 0x678
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_9.CNT_dpr_spare_9_0_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_9::CNT_dpr_spare_9_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_9::CNT_dpr_spare_9_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_OFFSET 0x19e
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_BYTE_OFFSET 0x678
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_9.CNT_dpr_spare_9_1_2  */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_9::CNT_dpr_spare_9_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_9::CNT_dpr_spare_9_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_OFFSET 0x19f
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_BYTE_OFFSET 0x67c
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_10                 */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_10       */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_10   */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_OFFSET 0x1a0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_BYTE_OFFSET 0x680
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_10.CNT_dpr_spare_10_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_10::CNT_dpr_spare_10_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_10::CNT_dpr_spare_10_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_OFFSET 0x1a0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_BYTE_OFFSET 0x680
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_10.CNT_dpr_spare_10_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_10::CNT_dpr_spare_10_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_10::CNT_dpr_spare_10_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_OFFSET 0x1a1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_BYTE_OFFSET 0x684
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_11                 */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_11       */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_11   */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_OFFSET 0x1a2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_BYTE_OFFSET 0x688
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_11.CNT_dpr_spare_11_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_11::CNT_dpr_spare_11_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_11::CNT_dpr_spare_11_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_OFFSET 0x1a2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_BYTE_OFFSET 0x688
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_11.CNT_dpr_spare_11_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_11::CNT_dpr_spare_11_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_11::CNT_dpr_spare_11_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_OFFSET 0x1a3
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_BYTE_OFFSET 0x68c
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_12                 */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_12       */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_12   */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_OFFSET 0x1a4
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_BYTE_OFFSET 0x690
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_12.CNT_dpr_spare_12_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_12::CNT_dpr_spare_12_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_12::CNT_dpr_spare_12_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_OFFSET 0x1a4
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_BYTE_OFFSET 0x690
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_12.CNT_dpr_spare_12_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_12::CNT_dpr_spare_12_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_12::CNT_dpr_spare_12_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_OFFSET 0x1a5
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_BYTE_OFFSET 0x694
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_13                 */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_13       */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_13   */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_OFFSET 0x1a6
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_BYTE_OFFSET 0x698
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_13.CNT_dpr_spare_13_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_13::CNT_dpr_spare_13_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_13::CNT_dpr_spare_13_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_OFFSET 0x1a6
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_BYTE_OFFSET 0x698
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_13.CNT_dpr_spare_13_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_13::CNT_dpr_spare_13_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_13::CNT_dpr_spare_13_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_OFFSET 0x1a7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_BYTE_OFFSET 0x69c
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_14                 */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_14       */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_14   */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_OFFSET 0x1a8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_BYTE_OFFSET 0x6a0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_14.CNT_dpr_spare_14_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_14::CNT_dpr_spare_14_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_14::CNT_dpr_spare_14_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_OFFSET 0x1a8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_BYTE_OFFSET 0x6a0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_14.CNT_dpr_spare_14_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_14::CNT_dpr_spare_14_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_14::CNT_dpr_spare_14_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_OFFSET 0x1a9
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_BYTE_OFFSET 0x6a4
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_15                 */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_15       */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_15   */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_OFFSET 0x1aa
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_BYTE_OFFSET 0x6a8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_15.CNT_dpr_spare_15_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_15::CNT_dpr_spare_15_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_15::CNT_dpr_spare_15_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_OFFSET 0x1aa
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_BYTE_OFFSET 0x6a8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_15.CNT_dpr_spare_15_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_15::CNT_dpr_spare_15_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_15::CNT_dpr_spare_15_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_OFFSET 0x1ab
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_BYTE_OFFSET 0x6ac
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_RESET_MASK 0xffffff00
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_byte_0             */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_byte_0   */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_byte_0 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_OFFSET 0x1ac
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_BYTE_OFFSET 0x6b0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_byte_0.CNT_dpr_spare_byte_0_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_byte_0::CNT_dpr_spare_byte_0_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_byte_0::CNT_dpr_spare_byte_0_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_OFFSET 0x1ac
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_BYTE_OFFSET 0x6b0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_byte_0.CNT_dpr_spare_byte_0_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_byte_0::CNT_dpr_spare_byte_0_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_byte_0::CNT_dpr_spare_byte_0_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_OFFSET 0x1ad
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_BYTE_OFFSET 0x6b4
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_RESET_MASK 0xff000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_WRITE_MASK 0x00ffffff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_byte_1             */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_byte_1   */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_byte_1 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_OFFSET 0x1ae
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_BYTE_OFFSET 0x6b8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_byte_1.CNT_dpr_spare_byte_1_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_byte_1::CNT_dpr_spare_byte_1_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_byte_1::CNT_dpr_spare_byte_1_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_OFFSET 0x1ae
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_BYTE_OFFSET 0x6b8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_byte_1.CNT_dpr_spare_byte_1_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_byte_1::CNT_dpr_spare_byte_1_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_byte_1::CNT_dpr_spare_byte_1_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_OFFSET 0x1af
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_BYTE_OFFSET 0x6bc
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_RESET_MASK 0xff000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_WRITE_MASK 0x00ffffff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_byte_2             */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_byte_2   */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_byte_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_OFFSET 0x1b0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_BYTE_OFFSET 0x6c0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_byte_2.CNT_dpr_spare_byte_2_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_byte_2::CNT_dpr_spare_byte_2_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_byte_2::CNT_dpr_spare_byte_2_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_OFFSET 0x1b0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_BYTE_OFFSET 0x6c0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_byte_2.CNT_dpr_spare_byte_2_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_byte_2::CNT_dpr_spare_byte_2_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_byte_2::CNT_dpr_spare_byte_2_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_OFFSET 0x1b1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_BYTE_OFFSET 0x6c4
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_RESET_MASK 0xff000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_WRITE_MASK 0x00ffffff
/* Wide Register member: cap_dprstats_csr.CNT_dpr_spare_byte_3             */
/* Wide Register type referenced: cap_dprstats_csr::CNT_dpr_spare_byte_3   */
/* Wide Register template referenced: cap_dprstats_csr::CNT_dpr_spare_byte_3 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_OFFSET 0x1b2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_BYTE_OFFSET 0x6c8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_WRITE_ACCESS 1
/* Register member: cap_dprstats_csr::CNT_dpr_spare_byte_3.CNT_dpr_spare_byte_3_0_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_byte_3::CNT_dpr_spare_byte_3_0_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_byte_3::CNT_dpr_spare_byte_3_0_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_OFFSET 0x1b2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_BYTE_OFFSET 0x6c8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_dprstats_csr::CNT_dpr_spare_byte_3.CNT_dpr_spare_byte_3_1_2 */
/* Register type referenced: cap_dprstats_csr::CNT_dpr_spare_byte_3::CNT_dpr_spare_byte_3_1_2 */
/* Register template referenced: cap_dprstats_csr::CNT_dpr_spare_byte_3::CNT_dpr_spare_byte_3_1_2 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_OFFSET 0x1b3
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_BYTE_OFFSET 0x6cc
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_RESET_VALUE 0x00000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_RESET_MASK 0xff000000
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_READ_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_WRITE_MASK 0x00ffffff

/* Register type: cap_dprstats_csr::cfg_capture                            */
/* Register template: cap_dprstats_csr::cfg_capture                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 77 */
/* Field member: cap_dprstats_csr::cfg_capture.rsvd                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_RSVD_MSB 31
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_RSVD_LSB 2
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_RSVD_WIDTH 30
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_RSVD_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_RSVD_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_RSVD_RESET 0x00000000
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_RSVD_FIELD_MASK 0xfffffffc
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_RSVD_GET(x) (((x) & 0xfffffffc) >> 2)
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_RSVD_SET(x) (((x) << 2) & 0xfffffffc)
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_RSVD_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_dprstats_csr::cfg_capture.capture_arm                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 56 */
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_MSB 1
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_LSB 1
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_WIDTH 1
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_RESET 0x0
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_FIELD_MASK 0x00000002
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_ARM_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprstats_csr::cfg_capture.capture_en                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_MSB 0
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_LSB 0
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_WIDTH 1
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_RESET 0x0
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_FIELD_MASK 0x00000001
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_GET(x) ((x) & 0x00000001)
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_SET(x) ((x) & 0x00000001)
#define CAP_DPRSTATS_CSR_CFG_CAPTURE_CAPTURE_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dprstats_csr::cfg_spare_stats                        */
/* Register template: cap_dprstats_csr::cfg_spare_stats                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 86 */
/* Field member: cap_dprstats_csr::cfg_spare_stats.data                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 26 */
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_DATA_MSB 31
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_DATA_LSB 0
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_DATA_WIDTH 32
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_DATA_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_DATA_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_DATA_RESET 0x00000000
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_DATA_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CFG_SPARE_STATS_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Register type: cap_dprstats_csr::sym_phv0_capture                  */
/* Wide Register template: cap_dprstats_csr::sym_phv0_capture              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SIZE 0x20
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_0_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_0_32.phv0_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_0_32_PHV0_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_1_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_1_32.phv0_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_1_32_PHV0_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_2_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_2_32.phv0_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_2_32_PHV0_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_3_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_3_32.phv0_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_3_32_PHV0_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_4_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_4_32.phv0_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_4_32_PHV0_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_5_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_5_32.phv0_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_5_32_PHV0_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_6_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_6_32.phv0_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_6_32_PHV0_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_7_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_7_32.phv0_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_7_32_PHV0_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_8_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_8_32.phv0_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_8_32_PHV0_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_9_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_9_32.phv0_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_9_32_PHV0_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_10_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_10_32.phv0_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_10_32_PHV0_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_11_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_11_32.phv0_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_11_32_PHV0_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_12_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_12_32.phv0_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_12_32_PHV0_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_13_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_13_32.phv0_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_13_32_PHV0_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_14_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_14_32.phv0_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_14_32_PHV0_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_15_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_15_32.phv0_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_15_32_PHV0_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_16_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_16_32.phv0_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_16_32_PHV0_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_17_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_17_32.phv0_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_17_32_PHV0_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_18_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_18_32.phv0_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_18_32_PHV0_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_19_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_19_32.phv0_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_19_32_PHV0_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_20_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_20_32.phv0_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_20_32_PHV0_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_21_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_21_32.phv0_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_21_32_PHV0_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_22_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_22_32.phv0_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_22_32_PHV0_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_23_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_23_32.phv0_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_23_32_PHV0_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_24_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_24_32.phv0_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_24_32_PHV0_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_25_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_25_32.phv0_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_25_32_PHV0_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_26_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_26_32.phv0_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_26_32_PHV0_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_27_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_27_32.phv0_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_27_32_PHV0_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_28_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_28_32.phv0_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_28_32_PHV0_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_29_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_29_32.phv0_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_29_32_PHV0_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_30_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_30_32.phv0_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_30_32_PHV0_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_31_32 */
/* Register template: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
/* Field member: cap_dprstats_csr::sym_phv0_capture::sym_phv0_capture_31_32.phv0_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV0_CAPTURE_SYM_PHV0_CAPTURE_31_32_PHV0_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dprstats_csr::sym_phv1_capture                  */
/* Wide Register template: cap_dprstats_csr::sym_phv1_capture              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SIZE 0x20
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_0_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_0_32.phv1_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_0_32_PHV1_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_1_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_1_32.phv1_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_1_32_PHV1_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_2_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_2_32.phv1_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_2_32_PHV1_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_3_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_3_32.phv1_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_3_32_PHV1_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_4_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_4_32.phv1_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_4_32_PHV1_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_5_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_5_32.phv1_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_5_32_PHV1_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_6_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_6_32.phv1_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_6_32_PHV1_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_7_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_7_32.phv1_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_7_32_PHV1_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_8_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_8_32.phv1_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_8_32_PHV1_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_9_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_9_32.phv1_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_9_32_PHV1_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_10_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_10_32.phv1_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_10_32_PHV1_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_11_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_11_32.phv1_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_11_32_PHV1_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_12_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_12_32.phv1_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_12_32_PHV1_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_13_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_13_32.phv1_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_13_32_PHV1_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_14_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_14_32.phv1_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_14_32_PHV1_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_15_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_15_32.phv1_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_15_32_PHV1_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_16_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_16_32.phv1_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_16_32_PHV1_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_17_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_17_32.phv1_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_17_32_PHV1_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_18_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_18_32.phv1_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_18_32_PHV1_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_19_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_19_32.phv1_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_19_32_PHV1_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_20_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_20_32.phv1_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_20_32_PHV1_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_21_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_21_32.phv1_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_21_32_PHV1_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_22_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_22_32.phv1_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_22_32_PHV1_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_23_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_23_32.phv1_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_23_32_PHV1_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_24_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_24_32.phv1_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_24_32_PHV1_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_25_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_25_32.phv1_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_25_32_PHV1_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_26_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_26_32.phv1_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_26_32_PHV1_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_27_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_27_32.phv1_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_27_32_PHV1_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_28_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_28_32.phv1_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_28_32_PHV1_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_29_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_29_32.phv1_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_29_32_PHV1_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_30_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_30_32.phv1_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_30_32_PHV1_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_31_32 */
/* Register template: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
/* Field member: cap_dprstats_csr::sym_phv1_capture::sym_phv1_capture_31_32.phv1_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV1_CAPTURE_SYM_PHV1_CAPTURE_31_32_PHV1_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dprstats_csr::sym_phv2_capture                  */
/* Wide Register template: cap_dprstats_csr::sym_phv2_capture              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SIZE 0x20
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_0_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_0_32.phv2_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_0_32_PHV2_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_1_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_1_32.phv2_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_1_32_PHV2_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_2_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_2_32.phv2_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_2_32_PHV2_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_3_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_3_32.phv2_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_3_32_PHV2_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_4_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_4_32.phv2_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_4_32_PHV2_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_5_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_5_32.phv2_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_5_32_PHV2_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_6_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_6_32.phv2_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_6_32_PHV2_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_7_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_7_32.phv2_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_7_32_PHV2_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_8_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_8_32.phv2_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_8_32_PHV2_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_9_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_9_32.phv2_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_9_32_PHV2_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_10_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_10_32.phv2_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_10_32_PHV2_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_11_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_11_32.phv2_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_11_32_PHV2_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_12_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_12_32.phv2_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_12_32_PHV2_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_13_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_13_32.phv2_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_13_32_PHV2_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_14_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_14_32.phv2_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_14_32_PHV2_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_15_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_15_32.phv2_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_15_32_PHV2_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_16_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_16_32.phv2_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_16_32_PHV2_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_17_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_17_32.phv2_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_17_32_PHV2_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_18_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_18_32.phv2_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_18_32_PHV2_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_19_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_19_32.phv2_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_19_32_PHV2_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_20_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_20_32.phv2_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_20_32_PHV2_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_21_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_21_32.phv2_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_21_32_PHV2_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_22_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_22_32.phv2_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_22_32_PHV2_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_23_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_23_32.phv2_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_23_32_PHV2_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_24_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_24_32.phv2_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_24_32_PHV2_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_25_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_25_32.phv2_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_25_32_PHV2_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_26_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_26_32.phv2_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_26_32_PHV2_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_27_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_27_32.phv2_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_27_32_PHV2_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_28_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_28_32.phv2_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_28_32_PHV2_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_29_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_29_32.phv2_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_29_32_PHV2_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_30_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_30_32.phv2_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_30_32_PHV2_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_31_32 */
/* Register template: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
/* Field member: cap_dprstats_csr::sym_phv2_capture::sym_phv2_capture_31_32.phv2_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV2_CAPTURE_SYM_PHV2_CAPTURE_31_32_PHV2_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dprstats_csr::sym_phv3_capture                  */
/* Wide Register template: cap_dprstats_csr::sym_phv3_capture              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SIZE 0x20
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_0_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_0_32.phv3_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_0_32_PHV3_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_1_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_1_32.phv3_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_1_32_PHV3_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_2_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_2_32.phv3_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_2_32_PHV3_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_3_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_3_32.phv3_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_3_32_PHV3_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_4_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_4_32.phv3_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_4_32_PHV3_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_5_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_5_32.phv3_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_5_32_PHV3_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_6_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_6_32.phv3_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_6_32_PHV3_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_7_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_7_32.phv3_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_7_32_PHV3_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_8_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_8_32.phv3_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_8_32_PHV3_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_9_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_9_32.phv3_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_9_32_PHV3_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_10_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_10_32.phv3_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_10_32_PHV3_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_11_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_11_32.phv3_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_11_32_PHV3_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_12_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_12_32.phv3_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_12_32_PHV3_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_13_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_13_32.phv3_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_13_32_PHV3_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_14_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_14_32.phv3_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_14_32_PHV3_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_15_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_15_32.phv3_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_15_32_PHV3_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_16_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_16_32.phv3_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_16_32_PHV3_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_17_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_17_32.phv3_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_17_32_PHV3_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_18_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_18_32.phv3_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_18_32_PHV3_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_19_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_19_32.phv3_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_19_32_PHV3_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_20_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_20_32.phv3_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_20_32_PHV3_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_21_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_21_32.phv3_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_21_32_PHV3_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_22_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_22_32.phv3_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_22_32_PHV3_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_23_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_23_32.phv3_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_23_32_PHV3_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_24_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_24_32.phv3_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_24_32_PHV3_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_25_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_25_32.phv3_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_25_32_PHV3_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_26_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_26_32.phv3_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_26_32_PHV3_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_27_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_27_32.phv3_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_27_32_PHV3_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_28_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_28_32.phv3_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_28_32_PHV3_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_29_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_29_32.phv3_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_29_32_PHV3_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_30_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_30_32.phv3_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_30_32_PHV3_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_31_32 */
/* Register template: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
/* Field member: cap_dprstats_csr::sym_phv3_capture::sym_phv3_capture_31_32.phv3_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV3_CAPTURE_SYM_PHV3_CAPTURE_31_32_PHV3_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dprstats_csr::sym_phv4_capture                  */
/* Wide Register template: cap_dprstats_csr::sym_phv4_capture              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SIZE 0x20
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_0_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_0_32.phv4_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_0_32_PHV4_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_1_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_1_32.phv4_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_1_32_PHV4_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_2_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_2_32.phv4_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_2_32_PHV4_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_3_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_3_32.phv4_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_3_32_PHV4_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_4_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_4_32.phv4_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_4_32_PHV4_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_5_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_5_32.phv4_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_5_32_PHV4_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_6_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_6_32.phv4_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_6_32_PHV4_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_7_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_7_32.phv4_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_7_32_PHV4_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_8_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_8_32.phv4_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_8_32_PHV4_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_9_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_9_32.phv4_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_9_32_PHV4_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_10_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_10_32.phv4_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_10_32_PHV4_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_11_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_11_32.phv4_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_11_32_PHV4_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_12_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_12_32.phv4_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_12_32_PHV4_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_13_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_13_32.phv4_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_13_32_PHV4_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_14_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_14_32.phv4_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_14_32_PHV4_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_15_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_15_32.phv4_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_15_32_PHV4_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_16_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_16_32.phv4_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_16_32_PHV4_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_17_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_17_32.phv4_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_17_32_PHV4_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_18_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_18_32.phv4_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_18_32_PHV4_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_19_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_19_32.phv4_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_19_32_PHV4_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_20_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_20_32.phv4_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_20_32_PHV4_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_21_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_21_32.phv4_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_21_32_PHV4_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_22_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_22_32.phv4_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_22_32_PHV4_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_23_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_23_32.phv4_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_23_32_PHV4_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_24_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_24_32.phv4_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_24_32_PHV4_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_25_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_25_32.phv4_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_25_32_PHV4_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_26_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_26_32.phv4_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_26_32_PHV4_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_27_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_27_32.phv4_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_27_32_PHV4_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_28_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_28_32.phv4_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_28_32_PHV4_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_29_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_29_32.phv4_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_29_32_PHV4_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_30_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_30_32.phv4_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_30_32_PHV4_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_31_32 */
/* Register template: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
/* Field member: cap_dprstats_csr::sym_phv4_capture::sym_phv4_capture_31_32.phv4_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV4_CAPTURE_SYM_PHV4_CAPTURE_31_32_PHV4_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dprstats_csr::sym_phv5_capture                  */
/* Wide Register template: cap_dprstats_csr::sym_phv5_capture              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SIZE 0x20
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_0_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_0_32.phv5_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_0_32_PHV5_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_1_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_1_32.phv5_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_1_32_PHV5_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_2_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_2_32.phv5_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_2_32_PHV5_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_3_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_3_32.phv5_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_3_32_PHV5_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_4_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_4_32.phv5_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_4_32_PHV5_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_5_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_5_32.phv5_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_5_32_PHV5_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_6_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_6_32.phv5_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_6_32_PHV5_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_7_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_7_32.phv5_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_7_32_PHV5_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_8_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_8_32.phv5_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_8_32_PHV5_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_9_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_9_32.phv5_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_9_32_PHV5_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_10_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_10_32.phv5_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_10_32_PHV5_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_11_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_11_32.phv5_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_11_32_PHV5_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_12_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_12_32.phv5_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_12_32_PHV5_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_13_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_13_32.phv5_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_13_32_PHV5_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_14_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_14_32.phv5_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_14_32_PHV5_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_15_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_15_32.phv5_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_15_32_PHV5_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_16_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_16_32.phv5_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_16_32_PHV5_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_17_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_17_32.phv5_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_17_32_PHV5_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_18_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_18_32.phv5_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_18_32_PHV5_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_19_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_19_32.phv5_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_19_32_PHV5_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_20_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_20_32.phv5_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_20_32_PHV5_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_21_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_21_32.phv5_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_21_32_PHV5_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_22_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_22_32.phv5_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_22_32_PHV5_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_23_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_23_32.phv5_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_23_32_PHV5_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_24_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_24_32.phv5_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_24_32_PHV5_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_25_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_25_32.phv5_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_25_32_PHV5_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_26_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_26_32.phv5_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_26_32_PHV5_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_27_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_27_32.phv5_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_27_32_PHV5_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_28_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_28_32.phv5_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_28_32_PHV5_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_29_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_29_32.phv5_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_29_32_PHV5_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_30_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_30_32.phv5_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_30_32_PHV5_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_31_32 */
/* Register template: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
/* Field member: cap_dprstats_csr::sym_phv5_capture::sym_phv5_capture_31_32.phv5_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_MSB 31
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_PHV5_CAPTURE_SYM_PHV5_CAPTURE_31_32_PHV5_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dprstats_csr::sym_ohi_capture                   */
/* Wide Register template: cap_dprstats_csr::sym_ohi_capture               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SIZE 0x20
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_BYTE_SIZE 0x80

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_0_32  */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_0_32.ohi_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_0_32_OHI_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_1_32  */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_1_32.ohi_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_1_32_OHI_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_2_32  */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_2_32.ohi_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_2_32_OHI_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_3_32  */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_3_32.ohi_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_3_32_OHI_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_4_32  */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_4_32.ohi_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_4_32_OHI_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_5_32  */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_5_32.ohi_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_5_32_OHI_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_6_32  */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_6_32.ohi_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_6_32_OHI_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_7_32  */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_7_32.ohi_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_7_32_OHI_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_8_32  */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_8_32.ohi_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_8_32_OHI_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_9_32  */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_9_32.ohi_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_9_32_OHI_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_10_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_10_32.ohi_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_10_32_OHI_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_11_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_11_32.ohi_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_11_32_OHI_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_12_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_12_32.ohi_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_12_32_OHI_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_13_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_13_32.ohi_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_13_32_OHI_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_14_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_14_32.ohi_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_14_32_OHI_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_15_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_15_32.ohi_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_15_32_OHI_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_16_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_16_32.ohi_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_16_32_OHI_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_17_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_17_32.ohi_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_17_32_OHI_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_18_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_18_32.ohi_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_18_32_OHI_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_19_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_19_32.ohi_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_19_32_OHI_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_20_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_20_32.ohi_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_20_32_OHI_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_21_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_21_32.ohi_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_21_32_OHI_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_22_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_22_32.ohi_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_22_32_OHI_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_23_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_23_32.ohi_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_23_32_OHI_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_24_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_24_32.ohi_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_24_32_OHI_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_25_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_25_32.ohi_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_25_32_OHI_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_26_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_26_32.ohi_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_26_32_OHI_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_27_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_27_32.ohi_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_27_32_OHI_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_28_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_28_32.ohi_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_28_32_OHI_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_29_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_29_32.ohi_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_29_32_OHI_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_30_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_30_32.ohi_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_30_32_OHI_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_31_32 */
/* Register template: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
/* Field member: cap_dprstats_csr::sym_ohi_capture::sym_ohi_capture_31_32.ohi_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_MSB 31
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_LSB 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_WIDTH 32
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_SYM_OHI_CAPTURE_SYM_OHI_CAPTURE_31_32_OHI_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sym_pktin_info_capture                 */
/* Register template: cap_dprstats_csr::sym_pktin_info_capture             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 136 */
/* Field member: cap_dprstats_csr::sym_pktin_info_capture.pktin_ff_rptr_end */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_END_MSB 19
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_END_LSB 10
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_END_WIDTH 10
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_END_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_END_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_END_FIELD_MASK 0x000ffc00
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_END_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_END_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_END_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_dprstats_csr::sym_pktin_info_capture.pktin_ff_rptr_start */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_START_MSB 9
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_START_LSB 0
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_START_WIDTH 10
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_START_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_START_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_START_FIELD_MASK 0x000003ff
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_START_GET(x) \
   ((x) & 0x000003ff)
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_START_SET(x) \
   ((x) & 0x000003ff)
#define CAP_DPRSTATS_CSR_SYM_PKTIN_INFO_CAPTURE_PKTIN_FF_RPTR_START_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_dprstats_csr::sta_spare                              */
/* Register template: cap_dprstats_csr::sta_spare                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 144 */
/* Field member: cap_dprstats_csr::sta_spare.status_spare                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_SPARE_STATUS_SPARE_MSB 31
#define CAP_DPRSTATS_CSR_STA_SPARE_STATUS_SPARE_LSB 0
#define CAP_DPRSTATS_CSR_STA_SPARE_STATUS_SPARE_WIDTH 32
#define CAP_DPRSTATS_CSR_STA_SPARE_STATUS_SPARE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_SPARE_STATUS_SPARE_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_SPARE_STATUS_SPARE_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_STA_SPARE_STATUS_SPARE_GET(x) ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_STA_SPARE_STATUS_SPARE_SET(x) ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_STA_SPARE_STATUS_SPARE_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::sta_credit                             */
/* Register template: cap_dprstats_csr::sta_credit                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 151 */
/* Field member: cap_dprstats_csr::sta_credit.pktout                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_CREDIT_PKTOUT_MSB 9
#define CAP_DPRSTATS_CSR_STA_CREDIT_PKTOUT_LSB 5
#define CAP_DPRSTATS_CSR_STA_CREDIT_PKTOUT_WIDTH 5
#define CAP_DPRSTATS_CSR_STA_CREDIT_PKTOUT_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_CREDIT_PKTOUT_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_CREDIT_PKTOUT_FIELD_MASK 0x000003e0
#define CAP_DPRSTATS_CSR_STA_CREDIT_PKTOUT_GET(x) (((x) & 0x000003e0) >> 5)
#define CAP_DPRSTATS_CSR_STA_CREDIT_PKTOUT_SET(x) (((x) << 5) & 0x000003e0)
#define CAP_DPRSTATS_CSR_STA_CREDIT_PKTOUT_MODIFY(r, x) \
   ((((x) << 5) & 0x000003e0) | ((r) & 0xfffffc1f))
/* Field member: cap_dprstats_csr::sta_credit.egress                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_CREDIT_EGRESS_MSB 4
#define CAP_DPRSTATS_CSR_STA_CREDIT_EGRESS_LSB 0
#define CAP_DPRSTATS_CSR_STA_CREDIT_EGRESS_WIDTH 5
#define CAP_DPRSTATS_CSR_STA_CREDIT_EGRESS_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_CREDIT_EGRESS_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_CREDIT_EGRESS_FIELD_MASK 0x0000001f
#define CAP_DPRSTATS_CSR_STA_CREDIT_EGRESS_GET(x) ((x) & 0x0000001f)
#define CAP_DPRSTATS_CSR_STA_CREDIT_EGRESS_SET(x) ((x) & 0x0000001f)
#define CAP_DPRSTATS_CSR_STA_CREDIT_EGRESS_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_dprstats_csr::sta_fifo                               */
/* Register template: cap_dprstats_csr::sta_fifo                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 159 */
/* Field member: cap_dprstats_csr::sta_fifo.pktout_ff_drdy                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_DRDY_MSB 11
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_DRDY_LSB 11
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_DRDY_FIELD_MASK 0x00000800
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_DRDY_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_DRDY_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_DRDY_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dprstats_csr::sta_fifo.pktout_ff_srdy                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_SRDY_MSB 10
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_SRDY_LSB 10
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_SRDY_FIELD_MASK 0x00000400
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_SRDY_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_SRDY_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTOUT_FF_SRDY_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dprstats_csr::sta_fifo.csum_ff_drdy                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_DRDY_MSB 9
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_DRDY_LSB 9
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_DRDY_FIELD_MASK 0x00000200
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_DRDY_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_DRDY_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_DRDY_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dprstats_csr::sta_fifo.csum_ff_srdy                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_SRDY_MSB 8
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_SRDY_LSB 8
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_SRDY_FIELD_MASK 0x00000100
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_SRDY_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_SRDY_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPRSTATS_CSR_STA_FIFO_CSUM_FF_SRDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dprstats_csr::sta_fifo.ptr_ff_drdy                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_DRDY_MSB 7
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_DRDY_LSB 7
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_DRDY_FIELD_MASK 0x00000080
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_DRDY_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_DRDY_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_DRDY_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dprstats_csr::sta_fifo.ptr_ff_srdy                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_SRDY_MSB 6
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_SRDY_LSB 6
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_SRDY_FIELD_MASK 0x00000040
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_SRDY_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_SRDY_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPRSTATS_CSR_STA_FIFO_PTR_FF_SRDY_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dprstats_csr::sta_fifo.pktin_ff_drdy                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_DRDY_MSB 5
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_DRDY_LSB 5
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_DRDY_FIELD_MASK 0x00000020
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_DRDY_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_DRDY_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_DRDY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dprstats_csr::sta_fifo.pktin_ff_srdy                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_SRDY_MSB 4
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_SRDY_LSB 4
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_SRDY_FIELD_MASK 0x00000010
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_SRDY_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_SRDY_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPRSTATS_CSR_STA_FIFO_PKTIN_FF_SRDY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dprstats_csr::sta_fifo.ohi_ff_drdy                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_DRDY_MSB 3
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_DRDY_LSB 3
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_DRDY_FIELD_MASK 0x00000008
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_DRDY_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_DRDY_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_DRDY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dprstats_csr::sta_fifo.ohi_ff_srdy                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_SRDY_MSB 2
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_SRDY_LSB 2
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_SRDY_FIELD_MASK 0x00000004
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_SRDY_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_SRDY_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPRSTATS_CSR_STA_FIFO_OHI_FF_SRDY_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dprstats_csr::sta_fifo.phv_ff_drdy                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_DRDY_MSB 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_DRDY_LSB 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_DRDY_FIELD_MASK 0x00000002
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_DRDY_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_DRDY_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_DRDY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprstats_csr::sta_fifo.phv_ff_srdy                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_SRDY_MSB 0
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_SRDY_LSB 0
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_SRDY_FIELD_MASK 0x00000001
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_SRDY_GET(x) ((x) & 0x00000001)
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_SRDY_SET(x) ((x) & 0x00000001)
#define CAP_DPRSTATS_CSR_STA_FIFO_PHV_FF_SRDY_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dprstats_csr::sta_flop_fifo                     */
/* Wide Register template: cap_dprstats_csr::sta_flop_fifo                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 178 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_SIZE 0x2
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2       */
/* Register template: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 178 */
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.pktin_size_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_DRDY_MSB 31
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_DRDY_LSB 31
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_DRDY_FIELD_MASK 0x80000000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_DRDY_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_DRDY_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_DRDY_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.pktin_size_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_SRDY_MSB 30
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_SRDY_LSB 30
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_SRDY_FIELD_MASK 0x40000000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_SRDY_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_SRDY_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_SIZE_SRDY_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.padding_size_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_DRDY_MSB 29
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_DRDY_LSB 29
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_DRDY_FIELD_MASK 0x20000000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_DRDY_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_DRDY_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_DRDY_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.padding_size_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_SRDY_MSB 28
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_SRDY_LSB 28
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_SRDY_FIELD_MASK 0x10000000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_SRDY_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_SRDY_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PADDING_SIZE_SRDY_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.pktout_len_cell_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_DRDY_MSB 27
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_DRDY_LSB 27
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_DRDY_FIELD_MASK 0x08000000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_DRDY_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_DRDY_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_DRDY_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.pktout_len_cell_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_SRDY_MSB 26
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_SRDY_LSB 26
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_SRDY_FIELD_MASK 0x04000000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_SRDY_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_SRDY_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTOUT_LEN_CELL_SRDY_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.phv_pkt_data_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_DRDY_MSB 25
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_DRDY_LSB 25
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_DRDY_FIELD_MASK 0x02000000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_DRDY_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_DRDY_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_DRDY_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.phv_pkt_data_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_SRDY_MSB 24
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_SRDY_LSB 24
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_SRDY_FIELD_MASK 0x01000000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_SRDY_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_SRDY_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PHV_PKT_DATA_SRDY_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.data_mux_drop_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_DRDY_MSB 23
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_DRDY_LSB 23
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_DRDY_FIELD_MASK 0x00800000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_DRDY_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_DRDY_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_DRDY_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.data_mux_drop_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_SRDY_MSB 22
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_SRDY_LSB 22
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_SRDY_FIELD_MASK 0x00400000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_SRDY_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_SRDY_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_DROP_SRDY_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.crc_err_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_DRDY_MSB 21
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_DRDY_LSB 21
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_DRDY_FIELD_MASK 0x00200000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_DRDY_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_DRDY_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_DRDY_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.crc_err_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_SRDY_MSB 20
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_SRDY_LSB 20
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_SRDY_FIELD_MASK 0x00100000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_SRDY_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_SRDY_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CRC_ERR_SRDY_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.csum_err_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_DRDY_MSB 19
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_DRDY_LSB 19
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_DRDY_FIELD_MASK 0x00080000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_DRDY_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_DRDY_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_DRDY_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.csum_err_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_SRDY_MSB 18
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_SRDY_LSB 18
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_SRDY_FIELD_MASK 0x00040000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_SRDY_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_SRDY_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_CSUM_ERR_SRDY_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.pktin_eop_err_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_DRDY_MSB 17
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_DRDY_LSB 17
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_DRDY_FIELD_MASK 0x00020000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_DRDY_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_DRDY_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_DRDY_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.pktin_eop_err_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_SRDY_MSB 16
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_SRDY_LSB 16
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_SRDY_FIELD_MASK 0x00010000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_SRDY_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_SRDY_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PKTIN_EOP_ERR_SRDY_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.data_mux_eop_err_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_DRDY_MSB 15
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_DRDY_LSB 15
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_DRDY_FIELD_MASK 0x00008000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_DRDY_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_DRDY_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_DRDY_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.data_mux_eop_err_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_SRDY_MSB 14
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_SRDY_LSB 14
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_SRDY_FIELD_MASK 0x00004000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_SRDY_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_SRDY_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_EOP_ERR_SRDY_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.ptr_early_pkt_eop_info_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_DRDY_MSB 13
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_DRDY_LSB 13
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_DRDY_FIELD_MASK 0x00002000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_DRDY_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_DRDY_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_DRDY_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.ptr_early_pkt_eop_info_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_SRDY_MSB 12
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_SRDY_LSB 12
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_SRDY_FIELD_MASK 0x00001000
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_SRDY_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_SRDY_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_PTR_EARLY_PKT_EOP_INFO_SRDY_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.dpr_csum_update_info_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_DRDY_MSB 11
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_DRDY_LSB 11
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_DRDY_FIELD_MASK 0x00000800
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_DRDY_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_DRDY_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_DRDY_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.dpr_csum_update_info_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_SRDY_MSB 10
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_SRDY_LSB 10
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_SRDY_FIELD_MASK 0x00000400
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_SRDY_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_SRDY_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_UPDATE_INFO_SRDY_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.data_mux_force_bypass_csum_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_DRDY_MSB 9
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_DRDY_LSB 9
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_DRDY_FIELD_MASK 0x00000200
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_DRDY_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_DRDY_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_DRDY_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.data_mux_force_bypass_csum_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_SRDY_MSB 8
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_SRDY_LSB 8
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_SRDY_FIELD_MASK 0x00000100
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_SRDY_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_SRDY_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CSUM_SRDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.dpr_csum_info_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_DRDY_MSB 7
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_DRDY_LSB 7
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_DRDY_FIELD_MASK 0x00000080
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_DRDY_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_DRDY_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_DRDY_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.dpr_csum_info_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_SRDY_MSB 6
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_SRDY_LSB 6
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_SRDY_FIELD_MASK 0x00000040
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_SRDY_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_SRDY_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CSUM_INFO_SRDY_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.dpr_crc_update_info_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_DRDY_MSB 5
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_DRDY_LSB 5
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_DRDY_FIELD_MASK 0x00000020
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_DRDY_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_DRDY_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_DRDY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.dpr_crc_update_info_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_SRDY_MSB 4
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_SRDY_LSB 4
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_SRDY_FIELD_MASK 0x00000010
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_SRDY_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_SRDY_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_UPDATE_INFO_SRDY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.dpr_crc_info_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_DRDY_MSB 3
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_DRDY_LSB 3
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_DRDY_FIELD_MASK 0x00000008
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_DRDY_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_DRDY_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_DRDY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.dpr_crc_info_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_SRDY_MSB 2
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_SRDY_LSB 2
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_SRDY_FIELD_MASK 0x00000004
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_SRDY_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_SRDY_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DPR_CRC_INFO_SRDY_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.data_mux_force_bypass_crc_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_DRDY_MSB 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_DRDY_LSB 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_DRDY_FIELD_MASK 0x00000002
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_DRDY_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_DRDY_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_DRDY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_0_2.data_mux_force_bypass_crc_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_SRDY_MSB 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_SRDY_LSB 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_SRDY_FIELD_MASK 0x00000001
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_SRDY_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_SRDY_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_0_2_DATA_MUX_FORCE_BYPASS_CRC_SRDY_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2       */
/* Register template: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 178 */
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2.csum_cal_vld_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_DRDY_MSB 9
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_DRDY_LSB 9
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_DRDY_FIELD_MASK 0x00000200
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_DRDY_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_DRDY_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_DRDY_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2.csum_cal_vld_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_SRDY_MSB 8
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_SRDY_LSB 8
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_SRDY_FIELD_MASK 0x00000100
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_SRDY_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_SRDY_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_CSUM_CAL_VLD_SRDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2.eop_vld_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_DRDY_MSB 7
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_DRDY_LSB 7
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_DRDY_FIELD_MASK 0x00000080
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_DRDY_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_DRDY_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_DRDY_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2.eop_vld_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_SRDY_MSB 6
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_SRDY_LSB 6
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_SRDY_FIELD_MASK 0x00000040
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_SRDY_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_SRDY_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_EOP_VLD_SRDY_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2.ptr_lookahaed_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_DRDY_MSB 5
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_DRDY_LSB 5
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_DRDY_FIELD_MASK 0x00000020
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_DRDY_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_DRDY_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_DRDY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2.ptr_lookahaed_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_SRDY_MSB 4
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_SRDY_LSB 4
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_SRDY_FIELD_MASK 0x00000010
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_SRDY_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_SRDY_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PTR_LOOKAHAED_SRDY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2.phv_no_data_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_DRDY_MSB 3
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_DRDY_LSB 3
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_DRDY_FIELD_MASK 0x00000008
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_DRDY_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_DRDY_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_DRDY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2.phv_no_data_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_SRDY_MSB 2
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_SRDY_LSB 2
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_SRDY_FIELD_MASK 0x00000004
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_SRDY_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_SRDY_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PHV_NO_DATA_SRDY_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2.pktin_err_drdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_DRDY_MSB 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_DRDY_LSB 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_DRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_DRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_DRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_DRDY_FIELD_MASK 0x00000002
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_DRDY_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_DRDY_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_DRDY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprstats_csr::sta_flop_fifo::sta_flop_fifo_1_2.pktin_err_srdy */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_SRDY_MSB 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_SRDY_LSB 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_SRDY_WIDTH 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_SRDY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_SRDY_WRITE_ACCESS 0
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_SRDY_FIELD_MASK 0x00000001
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_SRDY_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_SRDY_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRSTATS_CSR_STA_FLOP_FIFO_STA_FLOP_FIFO_1_2_PKTIN_ERR_SRDY_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dprstats_csr::CNT_interface                     */
/* Wide Register template: cap_dprstats_csr::CNT_interface                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 228 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_SIZE 0x10
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_BYTE_SIZE 0x40

/* Register type: cap_dprstats_csr::CNT_interface::CNT_interface_0_11      */
/* Register template: cap_dprstats_csr::CNT_interface::CNT_interface_0_11  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 228 */
/* Field member: cap_dprstats_csr::CNT_interface::CNT_interface_0_11.dpp_phv_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_DPP_PHV_SOP_MSB 31
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_DPP_PHV_SOP_LSB 0
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_DPP_PHV_SOP_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_DPP_PHV_SOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_DPP_PHV_SOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_DPP_PHV_SOP_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_DPP_PHV_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_DPP_PHV_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_0_11_DPP_PHV_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_interface::CNT_interface_1_11      */
/* Register template: cap_dprstats_csr::CNT_interface::CNT_interface_1_11  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 228 */
/* Field member: cap_dprstats_csr::CNT_interface::CNT_interface_1_11.dpp_phv_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_DPP_PHV_EOP_MSB 31
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_DPP_PHV_EOP_LSB 0
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_DPP_PHV_EOP_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_DPP_PHV_EOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_DPP_PHV_EOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_DPP_PHV_EOP_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_DPP_PHV_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_DPP_PHV_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_1_11_DPP_PHV_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_interface::CNT_interface_2_11      */
/* Register template: cap_dprstats_csr::CNT_interface::CNT_interface_2_11  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 228 */
/* Field member: cap_dprstats_csr::CNT_interface::CNT_interface_2_11.dpp_ohi_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_DPP_OHI_SOP_MSB 31
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_DPP_OHI_SOP_LSB 0
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_DPP_OHI_SOP_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_DPP_OHI_SOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_DPP_OHI_SOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_DPP_OHI_SOP_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_DPP_OHI_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_DPP_OHI_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_2_11_DPP_OHI_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_interface::CNT_interface_3_11      */
/* Register template: cap_dprstats_csr::CNT_interface::CNT_interface_3_11  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 228 */
/* Field member: cap_dprstats_csr::CNT_interface::CNT_interface_3_11.dpp_ohi_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_DPP_OHI_EOP_MSB 31
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_DPP_OHI_EOP_LSB 0
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_DPP_OHI_EOP_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_DPP_OHI_EOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_DPP_OHI_EOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_DPP_OHI_EOP_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_DPP_OHI_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_DPP_OHI_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_3_11_DPP_OHI_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_interface::CNT_interface_4_11      */
/* Register template: cap_dprstats_csr::CNT_interface::CNT_interface_4_11  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 228 */
/* Field member: cap_dprstats_csr::CNT_interface::CNT_interface_4_11.dpp_csum_crc_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_DPP_CSUM_CRC_VLD_MSB 31
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_DPP_CSUM_CRC_VLD_LSB 0
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_DPP_CSUM_CRC_VLD_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_DPP_CSUM_CRC_VLD_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_DPP_CSUM_CRC_VLD_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_DPP_CSUM_CRC_VLD_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_DPP_CSUM_CRC_VLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_DPP_CSUM_CRC_VLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_4_11_DPP_CSUM_CRC_VLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_interface::CNT_interface_5_11      */
/* Register template: cap_dprstats_csr::CNT_interface::CNT_interface_5_11  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 228 */
/* Field member: cap_dprstats_csr::CNT_interface::CNT_interface_5_11.dpp_frame_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_DPP_FRAME_VLD_MSB 31
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_DPP_FRAME_VLD_LSB 0
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_DPP_FRAME_VLD_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_DPP_FRAME_VLD_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_DPP_FRAME_VLD_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_DPP_FRAME_VLD_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_DPP_FRAME_VLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_DPP_FRAME_VLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_5_11_DPP_FRAME_VLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_interface::CNT_interface_6_11      */
/* Register template: cap_dprstats_csr::CNT_interface::CNT_interface_6_11  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 228 */
/* Field member: cap_dprstats_csr::CNT_interface::CNT_interface_6_11.pa_pkt_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_PA_PKT_SOP_MSB 31
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_PA_PKT_SOP_LSB 0
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_PA_PKT_SOP_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_PA_PKT_SOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_PA_PKT_SOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_PA_PKT_SOP_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_PA_PKT_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_PA_PKT_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_6_11_PA_PKT_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_interface::CNT_interface_7_11      */
/* Register template: cap_dprstats_csr::CNT_interface::CNT_interface_7_11  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 228 */
/* Field member: cap_dprstats_csr::CNT_interface::CNT_interface_7_11.pa_pkt_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_PA_PKT_EOP_MSB 31
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_PA_PKT_EOP_LSB 0
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_PA_PKT_EOP_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_PA_PKT_EOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_PA_PKT_EOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_PA_PKT_EOP_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_PA_PKT_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_PA_PKT_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_7_11_PA_PKT_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_interface::CNT_interface_8_11      */
/* Register template: cap_dprstats_csr::CNT_interface::CNT_interface_8_11  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 228 */
/* Field member: cap_dprstats_csr::CNT_interface::CNT_interface_8_11.pb_pkt_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_PB_PKT_SOP_MSB 31
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_PB_PKT_SOP_LSB 0
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_PB_PKT_SOP_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_PB_PKT_SOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_PB_PKT_SOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_PB_PKT_SOP_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_PB_PKT_SOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_PB_PKT_SOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_8_11_PB_PKT_SOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_interface::CNT_interface_9_11      */
/* Register template: cap_dprstats_csr::CNT_interface::CNT_interface_9_11  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 228 */
/* Field member: cap_dprstats_csr::CNT_interface::CNT_interface_9_11.pb_pkt_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_PB_PKT_EOP_MSB 31
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_PB_PKT_EOP_LSB 0
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_PB_PKT_EOP_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_PB_PKT_EOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_PB_PKT_EOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_PB_PKT_EOP_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_PB_PKT_EOP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_PB_PKT_EOP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_9_11_PB_PKT_EOP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_interface::CNT_interface_10_11     */
/* Register template: cap_dprstats_csr::CNT_interface::CNT_interface_10_11 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 228 */
/* Field member: cap_dprstats_csr::CNT_interface::CNT_interface_10_11.pkt_drop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_PKT_DROP_MSB 31
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_PKT_DROP_LSB 0
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_PKT_DROP_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_PKT_DROP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_PKT_DROP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_PKT_DROP_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_PKT_DROP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_PKT_DROP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_INTERFACE_CNT_INTERFACE_10_11_PKT_DROP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_dprstats_csr::CNT_drop                          */
/* Wide Register template: cap_dprstats_csr::CNT_drop                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 244 */
#define CAP_DPRSTATS_CSR_CNT_DROP_SIZE 0x4
#define CAP_DPRSTATS_CSR_CNT_DROP_BYTE_SIZE 0x10

/* Register type: cap_dprstats_csr::CNT_drop::CNT_drop_0_3                 */
/* Register template: cap_dprstats_csr::CNT_drop::CNT_drop_0_3             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 244 */
/* Field member: cap_dprstats_csr::CNT_drop::CNT_drop_0_3.pkt_drop_31_0    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_PKT_DROP_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_PKT_DROP_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_PKT_DROP_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_PKT_DROP_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_PKT_DROP_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_PKT_DROP_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_PKT_DROP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_PKT_DROP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_0_3_PKT_DROP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_drop::CNT_drop_1_3                 */
/* Register template: cap_dprstats_csr::CNT_drop::CNT_drop_1_3             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 244 */
/* Field member: cap_dprstats_csr::CNT_drop::CNT_drop_1_3.byte_drop_25_0   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_BYTE_DROP_25_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_BYTE_DROP_25_0_LSB 6
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_BYTE_DROP_25_0_WIDTH 26
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_BYTE_DROP_25_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_BYTE_DROP_25_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_BYTE_DROP_25_0_FIELD_MASK 0xffffffc0
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_BYTE_DROP_25_0_GET(x) \
   (((x) & 0xffffffc0) >> 6)
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_BYTE_DROP_25_0_SET(x) \
   (((x) << 6) & 0xffffffc0)
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_BYTE_DROP_25_0_MODIFY(r, x) \
   ((((x) << 6) & 0xffffffc0) | ((r) & 0x0000003f))
/* Field member: cap_dprstats_csr::CNT_drop::CNT_drop_1_3.pkt_drop_37_32   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_PKT_DROP_37_32_MSB 5
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_PKT_DROP_37_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_PKT_DROP_37_32_WIDTH 6
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_PKT_DROP_37_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_PKT_DROP_37_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_PKT_DROP_37_32_FIELD_MASK 0x0000003f
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_PKT_DROP_37_32_GET(x) \
   ((x) & 0x0000003f)
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_PKT_DROP_37_32_SET(x) \
   ((x) & 0x0000003f)
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_1_3_PKT_DROP_37_32_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_dprstats_csr::CNT_drop::CNT_drop_2_3                 */
/* Register template: cap_dprstats_csr::CNT_drop::CNT_drop_2_3             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 244 */
/* Field member: cap_dprstats_csr::CNT_drop::CNT_drop_2_3.byte_drop_43_26  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_BYTE_DROP_43_26_MSB 17
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_BYTE_DROP_43_26_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_BYTE_DROP_43_26_WIDTH 18
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_BYTE_DROP_43_26_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_BYTE_DROP_43_26_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_BYTE_DROP_43_26_FIELD_MASK 0x0003ffff
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_BYTE_DROP_43_26_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_BYTE_DROP_43_26_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_DPRSTATS_CSR_CNT_DROP_CNT_DROP_2_3_BYTE_DROP_43_26_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Wide Register type: cap_dprstats_csr::SAT_dpr_err                       */
/* Wide Register template: cap_dprstats_csr::SAT_dpr_err                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 249 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SIZE 0x10
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_BYTE_SIZE 0x40

/* Register type: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_0_9           */
/* Register template: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_0_9       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 249 */
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_0_9.err_ohi_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_EOP_NO_SOP_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_EOP_NO_SOP_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_EOP_NO_SOP_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_EOP_NO_SOP_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_EOP_NO_SOP_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_EOP_NO_SOP_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_0_9.err_ohi_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_SOP_NO_EOP_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_SOP_NO_EOP_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_SOP_NO_EOP_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_SOP_NO_EOP_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_SOP_NO_EOP_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_SOP_NO_EOP_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_OHI_SOP_NO_EOP_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_0_9.err_phv_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_EOP_NO_SOP_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_EOP_NO_SOP_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_EOP_NO_SOP_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_EOP_NO_SOP_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_EOP_NO_SOP_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_EOP_NO_SOP_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_0_9.err_phv_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_SOP_NO_EOP_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_SOP_NO_EOP_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_SOP_NO_EOP_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_SOP_NO_EOP_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_SOP_NO_EOP_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_SOP_NO_EOP_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_0_9_ERR_PHV_SOP_NO_EOP_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_1_9           */
/* Register template: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_1_9       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 249 */
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_1_9.err_csum_offset_gt_pkt_size_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_1_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_1_9.err_csum_offset_gt_pkt_size_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_0_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_1_9.err_pktin_eop_no_sop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_EOP_NO_SOP_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_EOP_NO_SOP_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_EOP_NO_SOP_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_EOP_NO_SOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_EOP_NO_SOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_EOP_NO_SOP_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_EOP_NO_SOP_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_EOP_NO_SOP_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_EOP_NO_SOP_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_1_9.err_pktin_sop_no_eop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_SOP_NO_EOP_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_SOP_NO_EOP_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_SOP_NO_EOP_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_SOP_NO_EOP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_SOP_NO_EOP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_SOP_NO_EOP_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_SOP_NO_EOP_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_SOP_NO_EOP_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_1_9_ERR_PKTIN_SOP_NO_EOP_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_2_9           */
/* Register template: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_2_9       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 249 */
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_2_9.err_csum_phdr_offset_gt_pkt_size_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_2_9.err_csum_offset_gt_pkt_size_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_4_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_2_9.err_csum_offset_gt_pkt_size_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_3_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_2_9.err_csum_offset_gt_pkt_size_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_2_9_ERR_CSUM_OFFSET_GT_PKT_SIZE_2_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_3_9           */
/* Register template: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_3_9       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 249 */
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_3_9.err_csum_phdr_offset_gt_pkt_size_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_4_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_3_9.err_csum_phdr_offset_gt_pkt_size_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_3_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_3_9.err_csum_phdr_offset_gt_pkt_size_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_2_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_3_9.err_csum_phdr_offset_gt_pkt_size_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_3_9_ERR_CSUM_PHDR_OFFSET_GT_PKT_SIZE_1_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_4_9           */
/* Register template: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_4_9       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 249 */
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_4_9.err_csum_loc_gt_pkt_size_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_3_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_3_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_3_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_3_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_3_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_3_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_3_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_4_9.err_csum_loc_gt_pkt_size_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_2_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_2_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_2_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_2_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_2_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_2_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_2_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_4_9.err_csum_loc_gt_pkt_size_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_1_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_1_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_1_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_1_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_1_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_1_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_1_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_1_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_1_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_4_9.err_csum_loc_gt_pkt_size_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_0_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_0_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_0_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_0_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_0_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_0_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_4_9_ERR_CSUM_LOC_GT_PKT_SIZE_0_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_5_9           */
/* Register template: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_5_9       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 249 */
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_5_9.err_csum_start_gt_end_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_2_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_2_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_2_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_2_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_2_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_2_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_2_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_5_9.err_csum_start_gt_end_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_1_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_1_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_1_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_1_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_1_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_1_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_1_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_1_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_1_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_5_9.err_csum_start_gt_end_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_0_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_0_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_0_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_0_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_0_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_0_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_START_GT_END_0_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_5_9.err_csum_loc_gt_pkt_size_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_LOC_GT_PKT_SIZE_4_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_LOC_GT_PKT_SIZE_4_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_LOC_GT_PKT_SIZE_4_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_LOC_GT_PKT_SIZE_4_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_LOC_GT_PKT_SIZE_4_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_LOC_GT_PKT_SIZE_4_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_LOC_GT_PKT_SIZE_4_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_LOC_GT_PKT_SIZE_4_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_5_9_ERR_CSUM_LOC_GT_PKT_SIZE_4_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_6_9           */
/* Register template: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_6_9       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 249 */
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_6_9.err_crc_loc_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_LOC_GT_PKT_SIZE_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_LOC_GT_PKT_SIZE_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_LOC_GT_PKT_SIZE_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_LOC_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_LOC_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_LOC_GT_PKT_SIZE_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_LOC_GT_PKT_SIZE_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_LOC_GT_PKT_SIZE_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_LOC_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_6_9.err_crc_offset_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_OFFSET_GT_PKT_SIZE_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_OFFSET_GT_PKT_SIZE_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_OFFSET_GT_PKT_SIZE_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_OFFSET_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_OFFSET_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_OFFSET_GT_PKT_SIZE_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_OFFSET_GT_PKT_SIZE_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_OFFSET_GT_PKT_SIZE_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CRC_OFFSET_GT_PKT_SIZE_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_6_9.err_csum_start_gt_end_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_4_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_4_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_4_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_4_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_4_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_4_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_4_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_4_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_4_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_6_9.err_csum_start_gt_end_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_3_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_3_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_3_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_3_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_3_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_3_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_6_9_ERR_CSUM_START_GT_END_3_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_7_9           */
/* Register template: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_7_9       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 249 */
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_7_9.err_ptr_ff_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PTR_FF_OVERFLOW_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PTR_FF_OVERFLOW_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PTR_FF_OVERFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PTR_FF_OVERFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PTR_FF_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PTR_FF_OVERFLOW_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PTR_FF_OVERFLOW_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PTR_FF_OVERFLOW_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PTR_FF_OVERFLOW_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_7_9.err_pkt_eop_early */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PKT_EOP_EARLY_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PKT_EOP_EARLY_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PKT_EOP_EARLY_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PKT_EOP_EARLY_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PKT_EOP_EARLY_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PKT_EOP_EARLY_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PKT_EOP_EARLY_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PKT_EOP_EARLY_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_PKT_EOP_EARLY_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_7_9.err_crc_start_gt_end */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_START_GT_END_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_START_GT_END_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_START_GT_END_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_START_GT_END_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_START_GT_END_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_START_GT_END_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_START_GT_END_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_START_GT_END_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_START_GT_END_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_7_9.err_crc_mask_offset_gt_pkt_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_7_9_ERR_CRC_MASK_OFFSET_GT_PKT_SIZE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_8_9           */
/* Register template: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_8_9       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 249 */
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_8_9.err_ptr_from_cfg_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PTR_FROM_CFG_OVERFLOW_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PTR_FROM_CFG_OVERFLOW_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PTR_FROM_CFG_OVERFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PTR_FROM_CFG_OVERFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PTR_FROM_CFG_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PTR_FROM_CFG_OVERFLOW_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PTR_FROM_CFG_OVERFLOW_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PTR_FROM_CFG_OVERFLOW_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PTR_FROM_CFG_OVERFLOW_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_8_9.err_pktout_ff_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PKTOUT_FF_OVERFLOW_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PKTOUT_FF_OVERFLOW_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PKTOUT_FF_OVERFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PKTOUT_FF_OVERFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PKTOUT_FF_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PKTOUT_FF_OVERFLOW_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PKTOUT_FF_OVERFLOW_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PKTOUT_FF_OVERFLOW_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_PKTOUT_FF_OVERFLOW_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_err::SAT_dpr_err_8_9.err_csum_ff_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_CSUM_FF_OVERFLOW_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_CSUM_FF_OVERFLOW_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_CSUM_FF_OVERFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_CSUM_FF_OVERFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_CSUM_FF_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_CSUM_FF_OVERFLOW_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_CSUM_FF_OVERFLOW_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_CSUM_FF_OVERFLOW_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_ERR_SAT_DPR_ERR_8_9_ERR_CSUM_FF_OVERFLOW_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::SAT_dpr_ff_err                    */
/* Wide Register template: cap_dprstats_csr::SAT_dpr_ff_err                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 291 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SIZE 0x4
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_BYTE_SIZE 0x10

/* Register type: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_0_3     */
/* Register template: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_0_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 291 */
/* Field member: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_0_3.pktout_ff_undflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTOUT_FF_UNDFLOW_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTOUT_FF_UNDFLOW_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTOUT_FF_UNDFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTOUT_FF_UNDFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTOUT_FF_UNDFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTOUT_FF_UNDFLOW_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTOUT_FF_UNDFLOW_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTOUT_FF_UNDFLOW_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTOUT_FF_UNDFLOW_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_0_3.pktin_ff_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTIN_FF_OVFLOW_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTIN_FF_OVFLOW_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTIN_FF_OVFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTIN_FF_OVFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTIN_FF_OVFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTIN_FF_OVFLOW_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTIN_FF_OVFLOW_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTIN_FF_OVFLOW_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PKTIN_FF_OVFLOW_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_0_3.ohi_ff_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_OHI_FF_OVERFLOW_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_OHI_FF_OVERFLOW_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_OHI_FF_OVERFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_OHI_FF_OVERFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_OHI_FF_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_OHI_FF_OVERFLOW_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_OHI_FF_OVERFLOW_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_OHI_FF_OVERFLOW_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_OHI_FF_OVERFLOW_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_0_3.phv_ff_overflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PHV_FF_OVERFLOW_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PHV_FF_OVERFLOW_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PHV_FF_OVERFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PHV_FF_OVERFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PHV_FF_OVERFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PHV_FF_OVERFLOW_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PHV_FF_OVERFLOW_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PHV_FF_OVERFLOW_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_0_3_PHV_FF_OVERFLOW_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_1_3     */
/* Register template: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_1_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 291 */
/* Field member: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_1_3.egress_credit_undflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_UNDFLOW_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_UNDFLOW_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_UNDFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_UNDFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_UNDFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_UNDFLOW_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_UNDFLOW_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_UNDFLOW_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_UNDFLOW_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_1_3.egress_credit_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_OVFLOW_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_OVFLOW_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_OVFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_OVFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_OVFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_OVFLOW_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_OVFLOW_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_OVFLOW_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_EGRESS_CREDIT_OVFLOW_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_1_3.ptr_ff_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_PTR_FF_OVFLOW_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_PTR_FF_OVFLOW_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_PTR_FF_OVFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_PTR_FF_OVFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_PTR_FF_OVFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_PTR_FF_OVFLOW_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_PTR_FF_OVFLOW_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_PTR_FF_OVFLOW_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_PTR_FF_OVFLOW_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_1_3.csum_ff_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_CSUM_FF_OVFLOW_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_CSUM_FF_OVFLOW_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_CSUM_FF_OVFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_CSUM_FF_OVFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_CSUM_FF_OVFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_CSUM_FF_OVFLOW_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_CSUM_FF_OVFLOW_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_CSUM_FF_OVFLOW_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_1_3_CSUM_FF_OVFLOW_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_2_3     */
/* Register template: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_2_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 291 */
/* Field member: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_2_3.pktout_credit_undflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_UNDFLOW_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_UNDFLOW_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_UNDFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_UNDFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_UNDFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_UNDFLOW_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_UNDFLOW_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_UNDFLOW_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_UNDFLOW_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_ff_err::SAT_dpr_ff_err_2_3.pktout_credit_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_OVFLOW_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_OVFLOW_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_OVFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_OVFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_OVFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_OVFLOW_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_OVFLOW_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_OVFLOW_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FF_ERR_SAT_DPR_FF_ERR_2_3_PKTOUT_CREDIT_OVFLOW_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err          */
/* Wide Register template: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 306 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SIZE 0x8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_BYTE_SIZE 0x20

/* Register type: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_0_6 */
/* Register template: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_0_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 306 */
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_0_6.dpr_csum_info */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CSUM_INFO_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CSUM_INFO_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CSUM_INFO_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CSUM_INFO_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CSUM_INFO_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CSUM_INFO_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CSUM_INFO_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CSUM_INFO_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CSUM_INFO_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_0_6.dpr_crc_update_info */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_UPDATE_INFO_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_UPDATE_INFO_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_UPDATE_INFO_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_UPDATE_INFO_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_UPDATE_INFO_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_UPDATE_INFO_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_UPDATE_INFO_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_UPDATE_INFO_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_UPDATE_INFO_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_0_6.dpr_crc_info */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_INFO_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_INFO_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_INFO_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_INFO_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_INFO_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_INFO_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_INFO_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_INFO_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DPR_CRC_INFO_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_0_6.data_mux_force_bypass_crc */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_1_6 */
/* Register template: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_1_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 306 */
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_1_6.data_mux_eop_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_EOP_ERR_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_EOP_ERR_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_EOP_ERR_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_EOP_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_EOP_ERR_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_EOP_ERR_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_EOP_ERR_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_EOP_ERR_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_EOP_ERR_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_1_6.ptr_early_pkt_eop_info */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_1_6.dpr_csum_update_info */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DPR_CSUM_UPDATE_INFO_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DPR_CSUM_UPDATE_INFO_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DPR_CSUM_UPDATE_INFO_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DPR_CSUM_UPDATE_INFO_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DPR_CSUM_UPDATE_INFO_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DPR_CSUM_UPDATE_INFO_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DPR_CSUM_UPDATE_INFO_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DPR_CSUM_UPDATE_INFO_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DPR_CSUM_UPDATE_INFO_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_1_6.data_mux_force_bypass_csum */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_2_6 */
/* Register template: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_2_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 306 */
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_2_6.data_mux_drop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_DATA_MUX_DROP_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_DATA_MUX_DROP_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_DATA_MUX_DROP_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_DATA_MUX_DROP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_DATA_MUX_DROP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_DATA_MUX_DROP_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_DATA_MUX_DROP_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_DATA_MUX_DROP_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_DATA_MUX_DROP_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_2_6.crc_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CRC_ERR_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CRC_ERR_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CRC_ERR_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CRC_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CRC_ERR_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CRC_ERR_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CRC_ERR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CRC_ERR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CRC_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_2_6.csum_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CSUM_ERR_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CSUM_ERR_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CSUM_ERR_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CSUM_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CSUM_ERR_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CSUM_ERR_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CSUM_ERR_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CSUM_ERR_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_CSUM_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_2_6.pktin_eop_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_PKTIN_EOP_ERR_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_PKTIN_EOP_ERR_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_PKTIN_EOP_ERR_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_PKTIN_EOP_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_PKTIN_EOP_ERR_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_PKTIN_EOP_ERR_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_PKTIN_EOP_ERR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_PKTIN_EOP_ERR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_2_6_PKTIN_EOP_ERR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_3_6 */
/* Register template: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_3_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 306 */
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_3_6.pktin_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTIN_SIZE_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTIN_SIZE_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTIN_SIZE_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTIN_SIZE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTIN_SIZE_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTIN_SIZE_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTIN_SIZE_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTIN_SIZE_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTIN_SIZE_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_3_6.padding_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PADDING_SIZE_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PADDING_SIZE_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PADDING_SIZE_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PADDING_SIZE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PADDING_SIZE_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PADDING_SIZE_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PADDING_SIZE_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PADDING_SIZE_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PADDING_SIZE_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_3_6.pktout_len_cell */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTOUT_LEN_CELL_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTOUT_LEN_CELL_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTOUT_LEN_CELL_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTOUT_LEN_CELL_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTOUT_LEN_CELL_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTOUT_LEN_CELL_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTOUT_LEN_CELL_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTOUT_LEN_CELL_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PKTOUT_LEN_CELL_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_3_6.phv_pkt_data */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PHV_PKT_DATA_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PHV_PKT_DATA_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PHV_PKT_DATA_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PHV_PKT_DATA_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PHV_PKT_DATA_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PHV_PKT_DATA_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PHV_PKT_DATA_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PHV_PKT_DATA_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_3_6_PHV_PKT_DATA_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_4_6 */
/* Register template: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_4_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 306 */
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_4_6.eop_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_EOP_VLD_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_EOP_VLD_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_EOP_VLD_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_EOP_VLD_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_EOP_VLD_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_EOP_VLD_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_EOP_VLD_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_EOP_VLD_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_EOP_VLD_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_4_6.ptr_lookahaed */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PTR_LOOKAHAED_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PTR_LOOKAHAED_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PTR_LOOKAHAED_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PTR_LOOKAHAED_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PTR_LOOKAHAED_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PTR_LOOKAHAED_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PTR_LOOKAHAED_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PTR_LOOKAHAED_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PTR_LOOKAHAED_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_4_6.phv_no_data */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PHV_NO_DATA_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PHV_NO_DATA_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PHV_NO_DATA_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PHV_NO_DATA_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PHV_NO_DATA_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PHV_NO_DATA_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PHV_NO_DATA_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PHV_NO_DATA_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PHV_NO_DATA_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_4_6.pktin_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PKTIN_ERR_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PKTIN_ERR_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PKTIN_ERR_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PKTIN_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PKTIN_ERR_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PKTIN_ERR_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PKTIN_ERR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PKTIN_ERR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_4_6_PKTIN_ERR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_5_6 */
/* Register template: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_5_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 306 */
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err::SAT_dpr_flop_ff_ovfl_err_5_6.csum_cal_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_CSUM_CAL_VLD_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_CSUM_CAL_VLD_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_CSUM_CAL_VLD_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_CSUM_CAL_VLD_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_CSUM_CAL_VLD_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_CSUM_CAL_VLD_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_CSUM_CAL_VLD_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_CSUM_CAL_VLD_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_OVFL_ERR_SAT_DPR_FLOP_FF_OVFL_ERR_5_6_CSUM_CAL_VLD_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err       */
/* Wide Register template: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 332 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SIZE 0x8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_BYTE_SIZE 0x20

/* Register type: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_0_6 */
/* Register template: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_0_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 332 */
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_0_6.dpr_csum_info */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CSUM_INFO_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CSUM_INFO_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CSUM_INFO_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CSUM_INFO_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CSUM_INFO_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CSUM_INFO_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CSUM_INFO_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CSUM_INFO_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CSUM_INFO_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_0_6.dpr_crc_update_info */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_UPDATE_INFO_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_UPDATE_INFO_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_UPDATE_INFO_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_UPDATE_INFO_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_UPDATE_INFO_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_UPDATE_INFO_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_UPDATE_INFO_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_UPDATE_INFO_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_UPDATE_INFO_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_0_6.dpr_crc_info */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_INFO_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_INFO_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_INFO_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_INFO_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_INFO_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_INFO_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_INFO_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_INFO_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DPR_CRC_INFO_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_0_6.data_mux_force_bypass_crc */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_0_6_DATA_MUX_FORCE_BYPASS_CRC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_1_6 */
/* Register template: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_1_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 332 */
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_1_6.data_mux_eop_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_EOP_ERR_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_EOP_ERR_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_EOP_ERR_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_EOP_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_EOP_ERR_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_EOP_ERR_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_EOP_ERR_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_EOP_ERR_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_EOP_ERR_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_1_6.ptr_early_pkt_eop_info */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_PTR_EARLY_PKT_EOP_INFO_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_1_6.dpr_csum_update_info */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DPR_CSUM_UPDATE_INFO_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DPR_CSUM_UPDATE_INFO_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DPR_CSUM_UPDATE_INFO_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DPR_CSUM_UPDATE_INFO_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DPR_CSUM_UPDATE_INFO_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DPR_CSUM_UPDATE_INFO_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DPR_CSUM_UPDATE_INFO_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DPR_CSUM_UPDATE_INFO_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DPR_CSUM_UPDATE_INFO_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_1_6.data_mux_force_bypass_csum */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_1_6_DATA_MUX_FORCE_BYPASS_CSUM_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_2_6 */
/* Register template: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_2_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 332 */
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_2_6.data_mux_drop */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_DATA_MUX_DROP_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_DATA_MUX_DROP_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_DATA_MUX_DROP_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_DATA_MUX_DROP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_DATA_MUX_DROP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_DATA_MUX_DROP_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_DATA_MUX_DROP_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_DATA_MUX_DROP_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_DATA_MUX_DROP_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_2_6.crc_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CRC_ERR_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CRC_ERR_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CRC_ERR_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CRC_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CRC_ERR_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CRC_ERR_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CRC_ERR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CRC_ERR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CRC_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_2_6.csum_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CSUM_ERR_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CSUM_ERR_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CSUM_ERR_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CSUM_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CSUM_ERR_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CSUM_ERR_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CSUM_ERR_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CSUM_ERR_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_CSUM_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_2_6.pktin_eop_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_PKTIN_EOP_ERR_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_PKTIN_EOP_ERR_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_PKTIN_EOP_ERR_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_PKTIN_EOP_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_PKTIN_EOP_ERR_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_PKTIN_EOP_ERR_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_PKTIN_EOP_ERR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_PKTIN_EOP_ERR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_2_6_PKTIN_EOP_ERR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_3_6 */
/* Register template: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_3_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 332 */
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_3_6.pktin_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTIN_SIZE_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTIN_SIZE_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTIN_SIZE_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTIN_SIZE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTIN_SIZE_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTIN_SIZE_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTIN_SIZE_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTIN_SIZE_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTIN_SIZE_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_3_6.padding_size */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PADDING_SIZE_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PADDING_SIZE_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PADDING_SIZE_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PADDING_SIZE_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PADDING_SIZE_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PADDING_SIZE_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PADDING_SIZE_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PADDING_SIZE_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PADDING_SIZE_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_3_6.pktout_len_cell */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTOUT_LEN_CELL_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTOUT_LEN_CELL_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTOUT_LEN_CELL_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTOUT_LEN_CELL_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTOUT_LEN_CELL_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTOUT_LEN_CELL_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTOUT_LEN_CELL_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTOUT_LEN_CELL_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PKTOUT_LEN_CELL_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_3_6.phv_pkt_data */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PHV_PKT_DATA_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PHV_PKT_DATA_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PHV_PKT_DATA_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PHV_PKT_DATA_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PHV_PKT_DATA_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PHV_PKT_DATA_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PHV_PKT_DATA_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PHV_PKT_DATA_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_3_6_PHV_PKT_DATA_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_4_6 */
/* Register template: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_4_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 332 */
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_4_6.eop_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_EOP_VLD_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_EOP_VLD_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_EOP_VLD_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_EOP_VLD_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_EOP_VLD_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_EOP_VLD_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_EOP_VLD_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_EOP_VLD_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_EOP_VLD_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_4_6.ptr_lookahaed */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PTR_LOOKAHAED_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PTR_LOOKAHAED_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PTR_LOOKAHAED_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PTR_LOOKAHAED_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PTR_LOOKAHAED_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PTR_LOOKAHAED_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PTR_LOOKAHAED_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PTR_LOOKAHAED_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PTR_LOOKAHAED_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_4_6.phv_no_data */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PHV_NO_DATA_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PHV_NO_DATA_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PHV_NO_DATA_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PHV_NO_DATA_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PHV_NO_DATA_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PHV_NO_DATA_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PHV_NO_DATA_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PHV_NO_DATA_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PHV_NO_DATA_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_4_6.pktin_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PKTIN_ERR_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PKTIN_ERR_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PKTIN_ERR_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PKTIN_ERR_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PKTIN_ERR_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PKTIN_ERR_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PKTIN_ERR_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PKTIN_ERR_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_4_6_PKTIN_ERR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_5_6 */
/* Register template: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_5_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 332 */
/* Field member: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err::SAT_dpr_flop_ff_undflow_err_5_6.csum_cal_vld */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_CSUM_CAL_VLD_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_CSUM_CAL_VLD_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_CSUM_CAL_VLD_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_CSUM_CAL_VLD_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_CSUM_CAL_VLD_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_CSUM_CAL_VLD_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_CSUM_CAL_VLD_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_CSUM_CAL_VLD_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_SAT_DPR_FLOP_FF_UNDFLOW_ERR_5_6_CSUM_CAL_VLD_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_credit_err                     */
/* Register template: cap_dprstats_csr::SAT_dpr_credit_err                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 359 */
/* Field member: cap_dprstats_csr::SAT_dpr_credit_err.pktout_credit_undflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_UNDFLOW_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_UNDFLOW_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_UNDFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_UNDFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_UNDFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_UNDFLOW_RESET 0x00
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_UNDFLOW_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_UNDFLOW_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_UNDFLOW_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_UNDFLOW_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_credit_err.pktout_credit_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_OVFLOW_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_OVFLOW_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_OVFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_OVFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_OVFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_OVFLOW_RESET 0x00
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_OVFLOW_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_OVFLOW_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_OVFLOW_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_PKTOUT_CREDIT_OVFLOW_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_credit_err.egress_credit_undflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_UNDFLOW_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_UNDFLOW_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_UNDFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_UNDFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_UNDFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_UNDFLOW_RESET 0x00
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_UNDFLOW_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_UNDFLOW_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_UNDFLOW_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_UNDFLOW_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_credit_err.egress_credit_ovflow */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_OVFLOW_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_OVFLOW_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_OVFLOW_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_OVFLOW_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_OVFLOW_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_OVFLOW_RESET 0x00
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_OVFLOW_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_OVFLOW_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_OVFLOW_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_CREDIT_ERR_EGRESS_CREDIT_OVFLOW_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::SAT_dpr_spare_err                 */
/* Wide Register template: cap_dprstats_csr::SAT_dpr_spare_err             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 369 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SIZE 0x8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_BYTE_SIZE 0x20

/* Register type: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_0_8 */
/* Register template: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_0_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 369 */
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_0_8.spare_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_3_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_3_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_3_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_3_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_3_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_3_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_3_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_3_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_3_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_0_8.spare_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_2_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_2_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_2_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_2_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_2_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_2_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_2_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_2_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_2_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_0_8.spare_1 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_1_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_1_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_1_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_1_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_1_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_1_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_1_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_1_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_1_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_0_8.spare_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_0_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_0_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_0_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_0_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_0_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_0_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_0_8_SPARE_0_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_1_8 */
/* Register template: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_1_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 369 */
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_1_8.spare_7 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_7_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_7_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_7_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_7_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_7_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_7_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_7_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_7_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_7_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_1_8.spare_6 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_6_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_6_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_6_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_6_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_6_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_6_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_6_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_6_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_6_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_1_8.spare_5 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_5_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_5_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_5_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_5_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_5_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_5_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_5_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_5_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_5_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_1_8.spare_4 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_4_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_4_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_4_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_4_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_4_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_4_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_4_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_4_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_1_8_SPARE_4_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_2_8 */
/* Register template: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_2_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 369 */
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_2_8.spare_11 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_11_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_11_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_11_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_11_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_11_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_11_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_11_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_11_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_11_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_2_8.spare_10 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_10_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_10_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_10_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_10_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_10_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_10_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_10_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_10_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_10_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_2_8.spare_9 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_9_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_9_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_9_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_9_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_9_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_9_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_9_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_9_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_9_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_2_8.spare_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_8_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_8_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_8_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_8_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_8_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_8_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_8_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_8_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_2_8_SPARE_8_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_3_8 */
/* Register template: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_3_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 369 */
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_3_8.spare_15 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_15_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_15_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_15_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_15_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_15_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_15_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_15_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_15_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_15_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_3_8.spare_14 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_14_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_14_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_14_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_14_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_14_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_14_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_14_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_14_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_14_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_3_8.spare_13 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_13_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_13_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_13_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_13_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_13_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_13_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_13_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_13_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_13_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_3_8.spare_12 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_12_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_12_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_12_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_12_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_12_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_12_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_12_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_12_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_3_8_SPARE_12_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_4_8 */
/* Register template: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_4_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 369 */
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_4_8.spare_19 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_19_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_19_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_19_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_19_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_19_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_19_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_19_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_19_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_19_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_4_8.spare_18 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_18_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_18_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_18_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_18_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_18_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_18_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_18_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_18_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_18_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_4_8.spare_17 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_17_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_17_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_17_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_17_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_17_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_17_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_17_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_17_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_17_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_4_8.spare_16 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_16_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_16_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_16_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_16_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_16_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_16_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_16_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_16_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_4_8_SPARE_16_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_5_8 */
/* Register template: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_5_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 369 */
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_5_8.spare_23 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_23_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_23_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_23_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_23_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_23_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_23_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_23_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_23_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_23_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_5_8.spare_22 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_22_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_22_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_22_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_22_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_22_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_22_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_22_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_22_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_22_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_5_8.spare_21 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_21_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_21_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_21_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_21_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_21_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_21_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_21_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_21_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_21_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_5_8.spare_20 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_20_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_20_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_20_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_20_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_20_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_20_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_20_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_20_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_5_8_SPARE_20_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_6_8 */
/* Register template: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_6_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 369 */
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_6_8.spare_27 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_27_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_27_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_27_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_27_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_27_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_27_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_27_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_27_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_27_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_6_8.spare_26 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_26_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_26_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_26_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_26_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_26_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_26_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_26_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_26_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_26_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_6_8.spare_25 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_25_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_25_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_25_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_25_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_25_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_25_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_25_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_25_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_25_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_6_8.spare_24 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_24_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_24_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_24_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_24_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_24_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_24_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_24_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_24_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_6_8_SPARE_24_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_7_8 */
/* Register template: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_7_8 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 369 */
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_7_8.spare_31 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_31_MSB 31
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_31_LSB 24
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_31_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_31_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_31_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_31_FIELD_MASK 0xff000000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_31_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_31_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_31_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_7_8.spare_30 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_30_MSB 23
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_30_LSB 16
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_30_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_30_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_30_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_30_FIELD_MASK 0x00ff0000
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_30_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_30_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_30_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_7_8.spare_29 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_29_MSB 15
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_29_LSB 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_29_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_29_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_29_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_29_FIELD_MASK 0x0000ff00
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_29_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_29_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_29_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_dprstats_csr::SAT_dpr_spare_err::SAT_dpr_spare_err_7_8.spare_28 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_28_MSB 7
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_28_LSB 0
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_28_WIDTH 8
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_28_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_28_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_28_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_28_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_28_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_SAT_DPR_SPARE_ERR_SAT_DPR_SPARE_ERR_7_8_SPARE_28_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_ecc_err                       */
/* Wide Register template: cap_dprstats_csr::CNT_ecc_err                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 407 */
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_SIZE 0x4
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_BYTE_SIZE 0x10

/* Register type: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_0_3           */
/* Register template: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_0_3       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 407 */
/* Field member: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_0_3.pkt_drop   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_PKT_DROP_MSB 31
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_PKT_DROP_LSB 0
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_PKT_DROP_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_PKT_DROP_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_PKT_DROP_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_PKT_DROP_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_PKT_DROP_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_PKT_DROP_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_0_3_PKT_DROP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_1_3           */
/* Register template: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_1_3       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 407 */
/* Field member: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_1_3.byte_drop_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_BYTE_DROP_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_BYTE_DROP_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_BYTE_DROP_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_BYTE_DROP_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_BYTE_DROP_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_BYTE_DROP_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_BYTE_DROP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_BYTE_DROP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_1_3_BYTE_DROP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_2_3           */
/* Register template: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_2_3       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 407 */
/* Field member: cap_dprstats_csr::CNT_ecc_err::CNT_ecc_err_2_3.byte_drop_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_BYTE_DROP_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_BYTE_DROP_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_BYTE_DROP_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_BYTE_DROP_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_BYTE_DROP_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_BYTE_DROP_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_BYTE_DROP_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_BYTE_DROP_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_ECC_ERR_CNT_ECC_ERR_2_3_BYTE_DROP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_phv                       */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_phv                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 412 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_phv::CNT_dpr_phv_0_2           */
/* Register template: cap_dprstats_csr::CNT_dpr_phv::CNT_dpr_phv_0_2       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 412 */
/* Field member: cap_dprstats_csr::CNT_dpr_phv::CNT_dpr_phv_0_2.val_31_0   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_phv::CNT_dpr_phv_1_2           */
/* Register template: cap_dprstats_csr::CNT_dpr_phv::CNT_dpr_phv_1_2       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 412 */
/* Field member: cap_dprstats_csr::CNT_dpr_phv::CNT_dpr_phv_1_2.val_39_32  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_CNT_DPR_PHV_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_ohi                       */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_ohi                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 418 */
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_ohi::CNT_dpr_ohi_0_2           */
/* Register template: cap_dprstats_csr::CNT_dpr_ohi::CNT_dpr_ohi_0_2       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 418 */
/* Field member: cap_dprstats_csr::CNT_dpr_ohi::CNT_dpr_ohi_0_2.val_31_0   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_ohi::CNT_dpr_ohi_1_2           */
/* Register template: cap_dprstats_csr::CNT_dpr_ohi::CNT_dpr_ohi_1_2       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 418 */
/* Field member: cap_dprstats_csr::CNT_dpr_ohi::CNT_dpr_ohi_1_2.val_39_32  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_OHI_CNT_DPR_OHI_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_pktin                     */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_pktin                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 424 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_pktin::CNT_dpr_pktin_0_2       */
/* Register template: cap_dprstats_csr::CNT_dpr_pktin::CNT_dpr_pktin_0_2   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 424 */
/* Field member: cap_dprstats_csr::CNT_dpr_pktin::CNT_dpr_pktin_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_pktin::CNT_dpr_pktin_1_2       */
/* Register template: cap_dprstats_csr::CNT_dpr_pktin::CNT_dpr_pktin_1_2   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 424 */
/* Field member: cap_dprstats_csr::CNT_dpr_pktin::CNT_dpr_pktin_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTIN_CNT_DPR_PKTIN_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_pktout                    */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_pktout                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 430 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_pktout::CNT_dpr_pktout_0_2     */
/* Register template: cap_dprstats_csr::CNT_dpr_pktout::CNT_dpr_pktout_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 430 */
/* Field member: cap_dprstats_csr::CNT_dpr_pktout::CNT_dpr_pktout_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_pktout::CNT_dpr_pktout_1_2     */
/* Register template: cap_dprstats_csr::CNT_dpr_pktout::CNT_dpr_pktout_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 430 */
/* Field member: cap_dprstats_csr::CNT_dpr_pktout::CNT_dpr_pktout_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_CNT_DPR_PKTOUT_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_phv_drop                  */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_phv_drop              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 436 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_phv_drop::CNT_dpr_phv_drop_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_phv_drop::CNT_dpr_phv_drop_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 436 */
/* Field member: cap_dprstats_csr::CNT_dpr_phv_drop::CNT_dpr_phv_drop_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_phv_drop::CNT_dpr_phv_drop_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_phv_drop::CNT_dpr_phv_drop_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 436 */
/* Field member: cap_dprstats_csr::CNT_dpr_phv_drop::CNT_dpr_phv_drop_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_CNT_DPR_PHV_DROP_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_phv_no_data               */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_phv_no_data           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 442 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_phv_no_data::CNT_dpr_phv_no_data_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_phv_no_data::CNT_dpr_phv_no_data_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 442 */
/* Field member: cap_dprstats_csr::CNT_dpr_phv_no_data::CNT_dpr_phv_no_data_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_phv_no_data::CNT_dpr_phv_no_data_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_phv_no_data::CNT_dpr_phv_no_data_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 442 */
/* Field member: cap_dprstats_csr::CNT_dpr_phv_no_data::CNT_dpr_phv_no_data_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_NO_DATA_CNT_DPR_PHV_NO_DATA_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_phv_drop_no_data          */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_phv_drop_no_data      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 448 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_phv_drop_no_data::CNT_dpr_phv_drop_no_data_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_phv_drop_no_data::CNT_dpr_phv_drop_no_data_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 448 */
/* Field member: cap_dprstats_csr::CNT_dpr_phv_drop_no_data::CNT_dpr_phv_drop_no_data_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_phv_drop_no_data::CNT_dpr_phv_drop_no_data_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_phv_drop_no_data::CNT_dpr_phv_drop_no_data_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 448 */
/* Field member: cap_dprstats_csr::CNT_dpr_phv_drop_no_data::CNT_dpr_phv_drop_no_data_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_CNT_DPR_PHV_DROP_NO_DATA_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop     */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 454 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop::CNT_dpr_phv_drop_no_data_drop_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop::CNT_dpr_phv_drop_no_data_drop_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 454 */
/* Field member: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop::CNT_dpr_phv_drop_no_data_drop_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop::CNT_dpr_phv_drop_no_data_drop_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop::CNT_dpr_phv_drop_no_data_drop_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 454 */
/* Field member: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop::CNT_dpr_phv_drop_no_data_drop_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PHV_DROP_NO_DATA_DROP_CNT_DPR_PHV_DROP_NO_DATA_DROP_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_padded                    */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_padded                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 460 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_padded::CNT_dpr_padded_0_2     */
/* Register template: cap_dprstats_csr::CNT_dpr_padded::CNT_dpr_padded_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 460 */
/* Field member: cap_dprstats_csr::CNT_dpr_padded::CNT_dpr_padded_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_padded::CNT_dpr_padded_1_2     */
/* Register template: cap_dprstats_csr::CNT_dpr_padded::CNT_dpr_padded_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 460 */
/* Field member: cap_dprstats_csr::CNT_dpr_padded::CNT_dpr_padded_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PADDED_CNT_DPR_PADDED_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_pktout_phv_drop           */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_pktout_phv_drop       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 466 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_pktout_phv_drop::CNT_dpr_pktout_phv_drop_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_pktout_phv_drop::CNT_dpr_pktout_phv_drop_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 466 */
/* Field member: cap_dprstats_csr::CNT_dpr_pktout_phv_drop::CNT_dpr_pktout_phv_drop_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_pktout_phv_drop::CNT_dpr_pktout_phv_drop_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_pktout_phv_drop::CNT_dpr_pktout_phv_drop_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 466 */
/* Field member: cap_dprstats_csr::CNT_dpr_pktout_phv_drop::CNT_dpr_pktout_phv_drop_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_PKTOUT_PHV_DROP_CNT_DPR_PKTOUT_PHV_DROP_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_crc_rw                    */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_crc_rw                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 472 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_crc_rw::CNT_dpr_crc_rw_0_2     */
/* Register template: cap_dprstats_csr::CNT_dpr_crc_rw::CNT_dpr_crc_rw_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 472 */
/* Field member: cap_dprstats_csr::CNT_dpr_crc_rw::CNT_dpr_crc_rw_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_crc_rw::CNT_dpr_crc_rw_1_2     */
/* Register template: cap_dprstats_csr::CNT_dpr_crc_rw::CNT_dpr_crc_rw_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 472 */
/* Field member: cap_dprstats_csr::CNT_dpr_crc_rw::CNT_dpr_crc_rw_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CRC_RW_CNT_DPR_CRC_RW_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_csum_rw_0                 */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_csum_rw_0             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 478 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_csum_rw_0::CNT_dpr_csum_rw_0_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_csum_rw_0::CNT_dpr_csum_rw_0_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 478 */
/* Field member: cap_dprstats_csr::CNT_dpr_csum_rw_0::CNT_dpr_csum_rw_0_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_csum_rw_0::CNT_dpr_csum_rw_0_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_csum_rw_0::CNT_dpr_csum_rw_0_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 478 */
/* Field member: cap_dprstats_csr::CNT_dpr_csum_rw_0::CNT_dpr_csum_rw_0_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_0_CNT_DPR_CSUM_RW_0_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_csum_rw_1                 */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_csum_rw_1             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 483 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_csum_rw_1::CNT_dpr_csum_rw_1_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_csum_rw_1::CNT_dpr_csum_rw_1_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 483 */
/* Field member: cap_dprstats_csr::CNT_dpr_csum_rw_1::CNT_dpr_csum_rw_1_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_csum_rw_1::CNT_dpr_csum_rw_1_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_csum_rw_1::CNT_dpr_csum_rw_1_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 483 */
/* Field member: cap_dprstats_csr::CNT_dpr_csum_rw_1::CNT_dpr_csum_rw_1_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_1_CNT_DPR_CSUM_RW_1_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_csum_rw_2                 */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_csum_rw_2             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 488 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_csum_rw_2::CNT_dpr_csum_rw_2_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_csum_rw_2::CNT_dpr_csum_rw_2_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 488 */
/* Field member: cap_dprstats_csr::CNT_dpr_csum_rw_2::CNT_dpr_csum_rw_2_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_csum_rw_2::CNT_dpr_csum_rw_2_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_csum_rw_2::CNT_dpr_csum_rw_2_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 488 */
/* Field member: cap_dprstats_csr::CNT_dpr_csum_rw_2::CNT_dpr_csum_rw_2_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_2_CNT_DPR_CSUM_RW_2_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_csum_rw_3                 */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_csum_rw_3             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 493 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_csum_rw_3::CNT_dpr_csum_rw_3_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_csum_rw_3::CNT_dpr_csum_rw_3_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 493 */
/* Field member: cap_dprstats_csr::CNT_dpr_csum_rw_3::CNT_dpr_csum_rw_3_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_csum_rw_3::CNT_dpr_csum_rw_3_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_csum_rw_3::CNT_dpr_csum_rw_3_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 493 */
/* Field member: cap_dprstats_csr::CNT_dpr_csum_rw_3::CNT_dpr_csum_rw_3_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_3_CNT_DPR_CSUM_RW_3_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_csum_rw_4                 */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_csum_rw_4             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 498 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_csum_rw_4::CNT_dpr_csum_rw_4_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_csum_rw_4::CNT_dpr_csum_rw_4_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 498 */
/* Field member: cap_dprstats_csr::CNT_dpr_csum_rw_4::CNT_dpr_csum_rw_4_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_csum_rw_4::CNT_dpr_csum_rw_4_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_csum_rw_4::CNT_dpr_csum_rw_4_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 498 */
/* Field member: cap_dprstats_csr::CNT_dpr_csum_rw_4::CNT_dpr_csum_rw_4_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_CSUM_RW_4_CNT_DPR_CSUM_RW_4_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_0                   */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_0               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 503 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_0::CNT_dpr_spare_0_0_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_0::CNT_dpr_spare_0_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 503 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_0::CNT_dpr_spare_0_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_0::CNT_dpr_spare_0_1_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_0::CNT_dpr_spare_0_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 503 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_0::CNT_dpr_spare_0_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_0_CNT_DPR_SPARE_0_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_1                   */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_1               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 509 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_1::CNT_dpr_spare_1_0_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_1::CNT_dpr_spare_1_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 509 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_1::CNT_dpr_spare_1_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_1::CNT_dpr_spare_1_1_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_1::CNT_dpr_spare_1_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 509 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_1::CNT_dpr_spare_1_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_1_CNT_DPR_SPARE_1_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_2                   */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_2               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 515 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_2::CNT_dpr_spare_2_0_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_2::CNT_dpr_spare_2_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 515 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_2::CNT_dpr_spare_2_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_2::CNT_dpr_spare_2_1_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_2::CNT_dpr_spare_2_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 515 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_2::CNT_dpr_spare_2_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_2_CNT_DPR_SPARE_2_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_3                   */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_3               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 521 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_3::CNT_dpr_spare_3_0_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_3::CNT_dpr_spare_3_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 521 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_3::CNT_dpr_spare_3_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_3::CNT_dpr_spare_3_1_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_3::CNT_dpr_spare_3_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 521 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_3::CNT_dpr_spare_3_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_3_CNT_DPR_SPARE_3_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_4                   */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_4               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 527 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_4::CNT_dpr_spare_4_0_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_4::CNT_dpr_spare_4_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 527 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_4::CNT_dpr_spare_4_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_4::CNT_dpr_spare_4_1_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_4::CNT_dpr_spare_4_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 527 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_4::CNT_dpr_spare_4_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_4_CNT_DPR_SPARE_4_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_5                   */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_5               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 533 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_5::CNT_dpr_spare_5_0_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_5::CNT_dpr_spare_5_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 533 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_5::CNT_dpr_spare_5_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_5::CNT_dpr_spare_5_1_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_5::CNT_dpr_spare_5_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 533 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_5::CNT_dpr_spare_5_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_5_CNT_DPR_SPARE_5_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_6                   */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_6               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 539 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_6::CNT_dpr_spare_6_0_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_6::CNT_dpr_spare_6_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 539 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_6::CNT_dpr_spare_6_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_6::CNT_dpr_spare_6_1_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_6::CNT_dpr_spare_6_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 539 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_6::CNT_dpr_spare_6_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_6_CNT_DPR_SPARE_6_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_7                   */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_7               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 545 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_7::CNT_dpr_spare_7_0_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_7::CNT_dpr_spare_7_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 545 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_7::CNT_dpr_spare_7_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_7::CNT_dpr_spare_7_1_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_7::CNT_dpr_spare_7_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 545 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_7::CNT_dpr_spare_7_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_7_CNT_DPR_SPARE_7_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_8                   */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_8               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 551 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_8::CNT_dpr_spare_8_0_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_8::CNT_dpr_spare_8_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 551 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_8::CNT_dpr_spare_8_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_8::CNT_dpr_spare_8_1_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_8::CNT_dpr_spare_8_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 551 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_8::CNT_dpr_spare_8_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_8_CNT_DPR_SPARE_8_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_9                   */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_9               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 557 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_9::CNT_dpr_spare_9_0_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_9::CNT_dpr_spare_9_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 557 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_9::CNT_dpr_spare_9_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_9::CNT_dpr_spare_9_1_2   */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_9::CNT_dpr_spare_9_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 557 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_9::CNT_dpr_spare_9_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_9_CNT_DPR_SPARE_9_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_10                  */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_10              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 563 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_10::CNT_dpr_spare_10_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_10::CNT_dpr_spare_10_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 563 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_10::CNT_dpr_spare_10_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_10::CNT_dpr_spare_10_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_10::CNT_dpr_spare_10_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 563 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_10::CNT_dpr_spare_10_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_10_CNT_DPR_SPARE_10_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_11                  */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_11              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 569 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_11::CNT_dpr_spare_11_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_11::CNT_dpr_spare_11_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 569 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_11::CNT_dpr_spare_11_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_11::CNT_dpr_spare_11_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_11::CNT_dpr_spare_11_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 569 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_11::CNT_dpr_spare_11_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_11_CNT_DPR_SPARE_11_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_12                  */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_12              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 575 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_12::CNT_dpr_spare_12_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_12::CNT_dpr_spare_12_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 575 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_12::CNT_dpr_spare_12_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_12::CNT_dpr_spare_12_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_12::CNT_dpr_spare_12_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 575 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_12::CNT_dpr_spare_12_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_12_CNT_DPR_SPARE_12_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_13                  */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_13              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 581 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_13::CNT_dpr_spare_13_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_13::CNT_dpr_spare_13_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 581 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_13::CNT_dpr_spare_13_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_13::CNT_dpr_spare_13_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_13::CNT_dpr_spare_13_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 581 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_13::CNT_dpr_spare_13_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_13_CNT_DPR_SPARE_13_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_14                  */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_14              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 587 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_14::CNT_dpr_spare_14_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_14::CNT_dpr_spare_14_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 587 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_14::CNT_dpr_spare_14_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_14::CNT_dpr_spare_14_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_14::CNT_dpr_spare_14_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 587 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_14::CNT_dpr_spare_14_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_14_CNT_DPR_SPARE_14_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_15                  */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_15              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 593 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_15::CNT_dpr_spare_15_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_15::CNT_dpr_spare_15_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 593 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_15::CNT_dpr_spare_15_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_15::CNT_dpr_spare_15_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_15::CNT_dpr_spare_15_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 593 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_15::CNT_dpr_spare_15_1_2.val_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_VAL_39_32_MSB 7
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_VAL_39_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_VAL_39_32_WIDTH 8
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_VAL_39_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_VAL_39_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_VAL_39_32_FIELD_MASK 0x000000ff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_VAL_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_VAL_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_15_CNT_DPR_SPARE_15_1_2_VAL_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_byte_0              */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_byte_0          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 599 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_byte_0::CNT_dpr_spare_byte_0_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_byte_0::CNT_dpr_spare_byte_0_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 599 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_byte_0::CNT_dpr_spare_byte_0_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_byte_0::CNT_dpr_spare_byte_0_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_byte_0::CNT_dpr_spare_byte_0_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 599 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_byte_0::CNT_dpr_spare_byte_0_1_2.val_55_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_VAL_55_32_MSB 23
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_VAL_55_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_VAL_55_32_WIDTH 24
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_VAL_55_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_VAL_55_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_VAL_55_32_FIELD_MASK 0x00ffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_VAL_55_32_GET(x) \
   ((x) & 0x00ffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_VAL_55_32_SET(x) \
   ((x) & 0x00ffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_0_CNT_DPR_SPARE_BYTE_0_1_2_VAL_55_32_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_byte_1              */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_byte_1          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 605 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_byte_1::CNT_dpr_spare_byte_1_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_byte_1::CNT_dpr_spare_byte_1_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 605 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_byte_1::CNT_dpr_spare_byte_1_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_byte_1::CNT_dpr_spare_byte_1_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_byte_1::CNT_dpr_spare_byte_1_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 605 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_byte_1::CNT_dpr_spare_byte_1_1_2.val_55_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_VAL_55_32_MSB 23
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_VAL_55_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_VAL_55_32_WIDTH 24
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_VAL_55_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_VAL_55_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_VAL_55_32_FIELD_MASK 0x00ffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_VAL_55_32_GET(x) \
   ((x) & 0x00ffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_VAL_55_32_SET(x) \
   ((x) & 0x00ffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_1_CNT_DPR_SPARE_BYTE_1_1_2_VAL_55_32_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_byte_2              */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_byte_2          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 611 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_byte_2::CNT_dpr_spare_byte_2_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_byte_2::CNT_dpr_spare_byte_2_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 611 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_byte_2::CNT_dpr_spare_byte_2_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_byte_2::CNT_dpr_spare_byte_2_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_byte_2::CNT_dpr_spare_byte_2_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 611 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_byte_2::CNT_dpr_spare_byte_2_1_2.val_55_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_VAL_55_32_MSB 23
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_VAL_55_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_VAL_55_32_WIDTH 24
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_VAL_55_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_VAL_55_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_VAL_55_32_FIELD_MASK 0x00ffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_VAL_55_32_GET(x) \
   ((x) & 0x00ffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_VAL_55_32_SET(x) \
   ((x) & 0x00ffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_2_CNT_DPR_SPARE_BYTE_2_1_2_VAL_55_32_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Wide Register type: cap_dprstats_csr::CNT_dpr_spare_byte_3              */
/* Wide Register template: cap_dprstats_csr::CNT_dpr_spare_byte_3          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 617 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_SIZE 0x2
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_BYTE_SIZE 0x8

/* Register type: cap_dprstats_csr::CNT_dpr_spare_byte_3::CNT_dpr_spare_byte_3_0_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_byte_3::CNT_dpr_spare_byte_3_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 617 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_byte_3::CNT_dpr_spare_byte_3_0_2.val_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_VAL_31_0_MSB 31
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_VAL_31_0_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_VAL_31_0_WIDTH 32
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprstats_csr::CNT_dpr_spare_byte_3::CNT_dpr_spare_byte_3_1_2 */
/* Register template: cap_dprstats_csr::CNT_dpr_spare_byte_3::CNT_dpr_spare_byte_3_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 617 */
/* Field member: cap_dprstats_csr::CNT_dpr_spare_byte_3::CNT_dpr_spare_byte_3_1_2.val_55_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_VAL_55_32_MSB 23
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_VAL_55_32_LSB 0
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_VAL_55_32_WIDTH 24
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_VAL_55_32_READ_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_VAL_55_32_WRITE_ACCESS 1
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_VAL_55_32_FIELD_MASK 0x00ffffff
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_VAL_55_32_GET(x) \
   ((x) & 0x00ffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_VAL_55_32_SET(x) \
   ((x) & 0x00ffffff)
#define CAP_DPRSTATS_CSR_CNT_DPR_SPARE_BYTE_3_CNT_DPR_SPARE_BYTE_3_1_2_VAL_55_32_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Addressmap type: cap_dprmem_csr                                         */
/* Addressmap template: cap_dprmem_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 629 */
#define CAP_DPRMEM_CSR_SIZE 0x20000
#define CAP_DPRMEM_CSR_BYTE_SIZE 0x80000
/* Wide Memory member: cap_dprmem_csr.dhs_dpr_pktin_fifo_sram              */
/* Wide Memory type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram    */
/* Wide Memory template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_BYTE_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_WRITE_ACCESS 1
/* Register member: cap_dprmem_csr.cfg_dpr_pktin_fifo                      */
/* Register type referenced: cap_dprmem_csr::cfg_dpr_pktin_fifo            */
/* Register template referenced: cap_dprmem_csr::cfg_dpr_pktin_fifo        */
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_OFFSET 0x8000
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_BYTE_OFFSET 0x20000
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_WRITE_MASK 0x0000000f
/* Wide Register member: cap_dprmem_csr.sta_srams_ecc_dpr_pktin_fifo       */
/* Wide Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo */
/* Wide Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_OFFSET 0x8002
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_BYTE_OFFSET 0x20008
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_WRITE_ACCESS 0
/* Register member: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo.sta_srams_ecc_dpr_pktin_fifo_0_2 */
/* Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_0_2 */
/* Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_0_2 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_OFFSET 0x8002
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_BYTE_OFFSET 0x20008
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo.sta_srams_ecc_dpr_pktin_fifo_1_2 */
/* Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_1_2 */
/* Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_1_2 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_OFFSET 0x8003
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BYTE_OFFSET 0x2000c
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_RESET_MASK 0xfffc0000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr.sta_ff_ptr_dpr_pktin_fifo               */
/* Register type referenced: cap_dprmem_csr::sta_ff_ptr_dpr_pktin_fifo     */
/* Register template referenced: cap_dprmem_csr::sta_ff_ptr_dpr_pktin_fifo */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_OFFSET 0x8004
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_BYTE_OFFSET 0x20010
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_RESET_MASK 0xffc00000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr.cfw_ff_dpr_pktin_fifo                   */
/* Register type referenced: cap_dprmem_csr::cfw_ff_dpr_pktin_fifo         */
/* Register template referenced: cap_dprmem_csr::cfw_ff_dpr_pktin_fifo     */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_OFFSET 0x8005
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_BYTE_OFFSET 0x20014
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_WRITE_MASK 0x007fffff
/* Wide Memory member: cap_dprmem_csr.dhs_dpr_csum_fifo_sram               */
/* Wide Memory type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram     */
/* Wide Memory template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_OFFSET 0xc000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_BYTE_OFFSET 0x30000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_WRITE_ACCESS 1
/* Register member: cap_dprmem_csr.cfg_dpr_csum_fifo                       */
/* Register type referenced: cap_dprmem_csr::cfg_dpr_csum_fifo             */
/* Register template referenced: cap_dprmem_csr::cfg_dpr_csum_fifo         */
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_OFFSET 0x10000
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_BYTE_OFFSET 0x40000
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_WRITE_MASK 0x0000000f
/* Wide Register member: cap_dprmem_csr.sta_srams_ecc_dpr_csum_fifo        */
/* Wide Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo */
/* Wide Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_OFFSET 0x10002
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_BYTE_OFFSET 0x40008
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_WRITE_ACCESS 0
/* Register member: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo.sta_srams_ecc_dpr_csum_fifo_0_2 */
/* Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_0_2 */
/* Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_0_2 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_OFFSET 0x10002
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_BYTE_OFFSET 0x40008
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo.sta_srams_ecc_dpr_csum_fifo_1_2 */
/* Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_1_2 */
/* Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_1_2 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_OFFSET 0x10003
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BYTE_OFFSET 0x4000c
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_RESET_MASK 0xfffe0000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr.sta_ff_ptr_dpr_csum_fifo                */
/* Register type referenced: cap_dprmem_csr::sta_ff_ptr_dpr_csum_fifo      */
/* Register template referenced: cap_dprmem_csr::sta_ff_ptr_dpr_csum_fifo  */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_OFFSET 0x10004
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_BYTE_OFFSET 0x40010
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_RESET_MASK 0xfff00000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr.cfw_ff_dpr_csum_fifo                    */
/* Register type referenced: cap_dprmem_csr::cfw_ff_dpr_csum_fifo          */
/* Register template referenced: cap_dprmem_csr::cfw_ff_dpr_csum_fifo      */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_OFFSET 0x10005
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_BYTE_OFFSET 0x40014
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_WRITE_MASK 0x001fffff
/* Wide Memory member: cap_dprmem_csr.dhs_dpr_phv_fifo_sram                */
/* Wide Memory type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram      */
/* Wide Memory template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram  */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_OFFSET 0x10800
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_BYTE_OFFSET 0x42000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_WRITE_ACCESS 1
/* Register member: cap_dprmem_csr.cfg_dpr_phv_fifo                        */
/* Register type referenced: cap_dprmem_csr::cfg_dpr_phv_fifo              */
/* Register template referenced: cap_dprmem_csr::cfg_dpr_phv_fifo          */
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_OFFSET 0x11000
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_BYTE_OFFSET 0x44000
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_WRITE_MASK 0x0000000f
/* Wide Register member: cap_dprmem_csr.sta_srams_ecc_dpr_phv_fifo         */
/* Wide Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo */
/* Wide Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_OFFSET 0x11002
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_BYTE_OFFSET 0x44008
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_WRITE_ACCESS 0
/* Register member: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo.sta_srams_ecc_dpr_phv_fifo_0_2 */
/* Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_0_2 */
/* Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_0_2 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_OFFSET 0x11002
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_BYTE_OFFSET 0x44008
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo.sta_srams_ecc_dpr_phv_fifo_1_2 */
/* Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_1_2 */
/* Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_1_2 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_OFFSET 0x11003
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BYTE_OFFSET 0x4400c
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_RESET_MASK 0xffffc000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr.sta_ff_ptr_dpr_phv_fifo                 */
/* Register type referenced: cap_dprmem_csr::sta_ff_ptr_dpr_phv_fifo       */
/* Register template referenced: cap_dprmem_csr::sta_ff_ptr_dpr_phv_fifo   */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_OFFSET 0x11004
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_BYTE_OFFSET 0x44010
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_RESET_MASK 0xffffc000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr.cfw_ff_dpr_phv_fifo                     */
/* Register type referenced: cap_dprmem_csr::cfw_ff_dpr_phv_fifo           */
/* Register template referenced: cap_dprmem_csr::cfw_ff_dpr_phv_fifo       */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_OFFSET 0x11005
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_BYTE_OFFSET 0x44014
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_WRITE_MASK 0x00007fff
/* Wide Memory member: cap_dprmem_csr.dhs_dpr_ohi_fifo_sram                */
/* Wide Memory type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram      */
/* Wide Memory template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram  */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_OFFSET 0x11200
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_BYTE_OFFSET 0x44800
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_WRITE_ACCESS 1
/* Register member: cap_dprmem_csr.cfg_dpr_ohi_fifo                        */
/* Register type referenced: cap_dprmem_csr::cfg_dpr_ohi_fifo              */
/* Register template referenced: cap_dprmem_csr::cfg_dpr_ohi_fifo          */
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_OFFSET 0x11400
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_BYTE_OFFSET 0x45000
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_WRITE_MASK 0x0000000f
/* Register member: cap_dprmem_csr.sta_srams_ecc_dpr_ohi_fifo              */
/* Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_ohi_fifo    */
/* Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_ohi_fifo */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_OFFSET 0x11401
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BYTE_OFFSET 0x45004
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_RESET_MASK 0xf0000000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr.sta_ff_ptr_dpr_ohi_fifo                 */
/* Register type referenced: cap_dprmem_csr::sta_ff_ptr_dpr_ohi_fifo       */
/* Register template referenced: cap_dprmem_csr::sta_ff_ptr_dpr_ohi_fifo   */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_OFFSET 0x11402
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_BYTE_OFFSET 0x45008
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_RESET_MASK 0xfffffc00
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr.cfw_ff_dpr_ohi_fifo                     */
/* Register type referenced: cap_dprmem_csr::cfw_ff_dpr_ohi_fifo           */
/* Register template referenced: cap_dprmem_csr::cfw_ff_dpr_ohi_fifo       */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_OFFSET 0x11403
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_BYTE_OFFSET 0x4500c
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_WRITE_MASK 0x000007ff
/* Wide Memory member: cap_dprmem_csr.dhs_dpr_ptr_fifo_sram                */
/* Wide Memory type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram      */
/* Wide Memory template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram  */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_OFFSET 0x11800
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_BYTE_OFFSET 0x46000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_WRITE_ACCESS 1
/* Register member: cap_dprmem_csr.cfg_dpr_ptr_fifo                        */
/* Register type referenced: cap_dprmem_csr::cfg_dpr_ptr_fifo              */
/* Register template referenced: cap_dprmem_csr::cfg_dpr_ptr_fifo          */
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_OFFSET 0x12000
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_BYTE_OFFSET 0x48000
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_WRITE_MASK 0x0000000f
/* Wide Register member: cap_dprmem_csr.sta_srams_ecc_dpr_ptr_fifo         */
/* Wide Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo */
/* Wide Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_OFFSET 0x12004
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_BYTE_OFFSET 0x48010
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_WRITE_ACCESS 0
/* Register member: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo.sta_srams_ecc_dpr_ptr_fifo_0_3 */
/* Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_0_3 */
/* Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_0_3 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_OFFSET 0x12004
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_BYTE_OFFSET 0x48010
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo.sta_srams_ecc_dpr_ptr_fifo_1_3 */
/* Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_1_3 */
/* Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_1_3 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_OFFSET 0x12005
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_BYTE_OFFSET 0x48014
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo.sta_srams_ecc_dpr_ptr_fifo_2_3 */
/* Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_2_3 */
/* Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_2_3 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_OFFSET 0x12006
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BYTE_OFFSET 0x48018
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_RESET_MASK 0xfffe0000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr.sta_ff_ptr_dpr_ptr_fifo                 */
/* Register type referenced: cap_dprmem_csr::sta_ff_ptr_dpr_ptr_fifo       */
/* Register template referenced: cap_dprmem_csr::sta_ff_ptr_dpr_ptr_fifo   */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_OFFSET 0x12008
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_BYTE_OFFSET 0x48020
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_RESET_MASK 0xfffff000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr.cfw_ff_dpr_ptr_fifo                     */
/* Register type referenced: cap_dprmem_csr::cfw_ff_dpr_ptr_fifo           */
/* Register template referenced: cap_dprmem_csr::cfw_ff_dpr_ptr_fifo       */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_OFFSET 0x12009
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_BYTE_OFFSET 0x48024
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_WRITE_MASK 0x00001fff
/* Wide Memory member: cap_dprmem_csr.dhs_dpr_pktout_fifo_sram             */
/* Wide Memory type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram   */
/* Wide Memory template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_OFFSET 0x12200
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_BYTE_OFFSET 0x48800
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_WRITE_ACCESS 1
/* Register member: cap_dprmem_csr.cfg_dpr_pktout_fifo                     */
/* Register type referenced: cap_dprmem_csr::cfg_dpr_pktout_fifo           */
/* Register template referenced: cap_dprmem_csr::cfg_dpr_pktout_fifo       */
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_OFFSET 0x12400
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_BYTE_OFFSET 0x49000
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_WRITE_MASK 0x0000000f
/* Wide Register member: cap_dprmem_csr.sta_srams_ecc_dpr_pktout_fifo      */
/* Wide Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo */
/* Wide Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_OFFSET 0x12402
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_BYTE_OFFSET 0x49008
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_WRITE_ACCESS 0
/* Register member: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo.sta_srams_ecc_dpr_pktout_fifo_0_2 */
/* Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_0_2 */
/* Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_0_2 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_OFFSET 0x12402
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_BYTE_OFFSET 0x49008
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo.sta_srams_ecc_dpr_pktout_fifo_1_2 */
/* Register type referenced: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_1_2 */
/* Register template referenced: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_1_2 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_OFFSET 0x12403
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BYTE_OFFSET 0x4900c
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_RESET_MASK 0xfffff000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr.sta_ff_ptr_dpr_pktout_fifo              */
/* Register type referenced: cap_dprmem_csr::sta_ff_ptr_dpr_pktout_fifo    */
/* Register template referenced: cap_dprmem_csr::sta_ff_ptr_dpr_pktout_fifo */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_OFFSET 0x12404
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_BYTE_OFFSET 0x49010
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_RESET_MASK 0xfffffc00
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr.cfw_ff_dpr_pktout_fifo                  */
/* Register type referenced: cap_dprmem_csr::cfw_ff_dpr_pktout_fifo        */
/* Register template referenced: cap_dprmem_csr::cfw_ff_dpr_pktout_fifo    */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_OFFSET 0x12405
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_BYTE_OFFSET 0x49014
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_WRITE_MASK 0x000007ff

/* Wide Memory type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram               */
/* Wide Memory template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 634 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_SIZE 0x8000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_BYTE_SIZE 0x20000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRIES 0x340
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_MSB 556
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_WIDTH 557
/* Wide Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram.entry     */
/* Wide Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry */
/* Wide Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_0_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_0_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_0_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_1_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_1_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_1_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_2_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_2_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_2_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_3_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_3_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_3_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_4_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_4_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_4_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_5_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_5_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_5_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_6_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_6_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_6_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_7_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_7_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_7_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_8_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_8_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_8_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_9_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_9_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_9_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_10_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_10_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_10_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_11_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_11_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_11_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_12_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_12_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_12_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_13_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_13_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_13_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_14_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_14_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_14_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_15_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_15_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_15_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_16_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_16_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_16_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_17_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_17_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_17_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_MASK 0xffffe000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_MASK 0x00001fff
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_18_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_18_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_18_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_19_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_19_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_19_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_20_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_20_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_20_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_21_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_21_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_21_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_22_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_22_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_22_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_23_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_23_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_23_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_24_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_24_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_24_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_25_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_25_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_25_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_26_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_26_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_26_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_27_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_27_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_27_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_28_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_28_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_28_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_29_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_29_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_29_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_30_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_30_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_30_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry.entry_31_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_31_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_31_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry      */
/* Wide Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_SIZE 0x1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_0_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_0_32.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_1_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_1_32.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_2_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_2_32.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_3_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_3_32.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_4_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_4_32.data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_5_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_5_32.data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_6_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_6_32.data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_7_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_7_32.data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_8_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_8_32.data_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_9_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_9_32.data_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_10_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_10_32.data_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_11_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_11_32.data_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_12_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_12_32.data_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_13_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_13_32.data_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_14_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_14_32.data_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_15_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_15_32.data_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_16_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_16_32.ecc_22_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_LSB 9
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_WIDTH 23
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_FIELD_MASK 0xfffffe00
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_GET(x) \
   (((x) & 0xfffffe00) >> 9)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_SET(x) \
   (((x) << 9) & 0xfffffe00)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_MODIFY(r, x) \
   ((((x) << 9) & 0xfffffe00) | ((r) & 0x000001ff))
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_16_32.data_520_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_MSB 8
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_WIDTH 9
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_FIELD_MASK 0x000001ff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_GET(x) \
   ((x) & 0x000001ff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_SET(x) \
   ((x) & 0x000001ff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_17_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_17_32.ecc_35_23 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_MSB 12
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_WIDTH 13
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_FIELD_MASK 0x00001fff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_GET(x) \
   ((x) & 0x00001fff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_SET(x) \
   ((x) & 0x00001fff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTIN_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_MODIFY(r, x) \
   (((x) & 0x00001fff) | ((r) & 0xffffe000))

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_18_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_19_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_20_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_21_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_22_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_23_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_24_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_25_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_26_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_27_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_28_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_29_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_30_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_31_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry::entry_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */

/* Register type: cap_dprmem_csr::cfg_dpr_pktin_fifo                       */
/* Register template: cap_dprmem_csr::cfg_dpr_pktin_fifo                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 647 */
/* Field member: cap_dprmem_csr::cfg_dpr_pktin_fifo.bist_run               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_BIST_RUN_MSB 3
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_BIST_RUN_LSB 3
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_BIST_RUN_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_BIST_RUN_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_BIST_RUN_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_BIST_RUN_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dprmem_csr::cfg_dpr_pktin_fifo.ecc_bypass             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_BYPASS_MSB 2
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_BYPASS_LSB 2
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_BYPASS_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_BYPASS_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_BYPASS_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_BYPASS_FIELD_MASK 0x00000004
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_BYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_BYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dprmem_csr::cfg_dpr_pktin_fifo.ecc_correct            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_CORRECT_MSB 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_CORRECT_LSB 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_CORRECT_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_CORRECT_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_CORRECT_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_CORRECT_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_CORRECT_FIELD_MASK 0x00000002
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_CORRECT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_CORRECT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_CORRECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprmem_csr::cfg_dpr_pktin_fifo.ecc_detect             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_DETECT_MSB 0
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_DETECT_LSB 0
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_DETECT_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_DETECT_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_DETECT_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_DETECT_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_DETECT_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_DETECT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_DETECT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTIN_FIFO_ECC_DETECT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo        */
/* Wide Register template: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 657 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_SIZE 0x2
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_BYTE_SIZE 0x8

/* Register type: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_0_2 */
/* Register template: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 657 */
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_0_2.syndrome_29_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_SYNDROME_29_0_MSB 31
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_SYNDROME_29_0_LSB 2
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_SYNDROME_29_0_WIDTH 30
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_SYNDROME_29_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_SYNDROME_29_0_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_SYNDROME_29_0_FIELD_MASK 0xfffffffc
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_SYNDROME_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_SYNDROME_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_SYNDROME_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_0_2.correctable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_CORRECTABLE_MSB 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_CORRECTABLE_LSB 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_CORRECTABLE_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_CORRECTABLE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_0_2.uncorrectable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_UNCORRECTABLE_MSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_UNCORRECTABLE_LSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_UNCORRECTABLE_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_0_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_1_2 */
/* Register template: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 657 */
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_1_2.bist_done_pass */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_PASS_MSB 17
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_PASS_LSB 17
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_PASS_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_PASS_FIELD_MASK 0x00020000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_PASS_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_1_2.bist_done_fail */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_FAIL_MSB 16
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_FAIL_LSB 16
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_FAIL_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_FAIL_FIELD_MASK 0x00010000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_FAIL_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_1_2.addr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_ADDR_MSB 15
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_ADDR_LSB 6
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_ADDR_WIDTH 10
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_ADDR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_ADDR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_ADDR_FIELD_MASK 0x0000ffc0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_ADDR_GET(x) \
   (((x) & 0x0000ffc0) >> 6)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_ADDR_SET(x) \
   (((x) << 6) & 0x0000ffc0)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_ADDR_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffc0) | ((r) & 0xffff003f))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo::sta_srams_ecc_dpr_pktin_fifo_1_2.syndrome_35_30 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_SYNDROME_35_30_MSB 5
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_SYNDROME_35_30_LSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_SYNDROME_35_30_WIDTH 6
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_SYNDROME_35_30_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_SYNDROME_35_30_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_SYNDROME_35_30_FIELD_MASK 0x0000003f
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_SYNDROME_35_30_GET(x) \
   ((x) & 0x0000003f)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_SYNDROME_35_30_SET(x) \
   ((x) & 0x0000003f)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTIN_FIFO_STA_SRAMS_ECC_DPR_PKTIN_FIFO_1_2_SYNDROME_35_30_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_dprmem_csr::sta_ff_ptr_dpr_pktin_fifo                */
/* Register template: cap_dprmem_csr::sta_ff_ptr_dpr_pktin_fifo            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 668 */
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_pktin_fifo.sta_full        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_FULL_MSB 21
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_FULL_LSB 21
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_FULL_WIDTH 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_FULL_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_FULL_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_FULL_FIELD_MASK 0x00200000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_FULL_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_FULL_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_FULL_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_pktin_fifo.sta_empty       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_EMPTY_MSB 20
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_EMPTY_LSB 20
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_EMPTY_WIDTH 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_EMPTY_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_EMPTY_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_EMPTY_FIELD_MASK 0x00100000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_EMPTY_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_EMPTY_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_EMPTY_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_pktin_fifo.sta_ptr_rptr    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_RPTR_MSB 19
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_RPTR_LSB 10
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_RPTR_WIDTH 10
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_RPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_RPTR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_RPTR_FIELD_MASK 0x000ffc00
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_RPTR_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_RPTR_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_pktin_fifo.sta_ptr_wptr    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_WPTR_MSB 9
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_WPTR_LSB 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_WPTR_WIDTH 10
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_WPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_WPTR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_WPTR_FIELD_MASK 0x000003ff
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_WPTR_GET(x) \
   ((x) & 0x000003ff)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_WPTR_SET(x) \
   ((x) & 0x000003ff)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTIN_FIFO_STA_PTR_WPTR_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_dprmem_csr::cfw_ff_dpr_pktin_fifo                    */
/* Register template: cap_dprmem_csr::cfw_ff_dpr_pktin_fifo                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 677 */
/* Field member: cap_dprmem_csr::cfw_ff_dpr_pktin_fifo.fifo_flush          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 712 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_FLUSH_MSB 22
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_FLUSH_LSB 22
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_FLUSH_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_FLUSH_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_FLUSH_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_FLUSH_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_FLUSH_FIELD_MASK 0x00400000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_FLUSH_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_FLUSH_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_FLUSH_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_pktin_fifo.fifo_offline        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 704 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_OFFLINE_MSB 21
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_OFFLINE_LSB 21
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_OFFLINE_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_OFFLINE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_OFFLINE_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_OFFLINE_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_OFFLINE_FIELD_MASK 0x00200000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_OFFLINE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_OFFLINE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_OFFLINE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_pktin_fifo.fifo_ptr_rptr       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 696 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_RPTR_MSB 20
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_RPTR_LSB 11
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_RPTR_WIDTH 10
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_RPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_RPTR_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_RPTR_RESET 0x000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_RPTR_FIELD_MASK 0x001ff800
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_RPTR_GET(x) \
   (((x) & 0x001ff800) >> 11)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_RPTR_SET(x) \
   (((x) << 11) & 0x001ff800)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800) | ((r) & 0xffe007ff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_pktin_fifo.fifo_ptr_wptr       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 688 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WPTR_MSB 10
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WPTR_LSB 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WPTR_WIDTH 10
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WPTR_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WPTR_RESET 0x000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WPTR_FIELD_MASK 0x000007fe
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WPTR_GET(x) \
   (((x) & 0x000007fe) >> 1)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WPTR_SET(x) \
   (((x) << 1) & 0x000007fe)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WPTR_MODIFY(r, x) \
   ((((x) << 1) & 0x000007fe) | ((r) & 0xfffff801))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_pktin_fifo.fifo_ptr_written    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 680 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WRITTEN_MSB 0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WRITTEN_LSB 0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WRITTEN_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WRITTEN_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WRITTEN_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WRITTEN_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WRITTEN_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WRITTEN_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WRITTEN_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTIN_FIFO_FIFO_PTR_WRITTEN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram                */
/* Wide Memory template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 724 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_SIZE 0x4000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_BYTE_SIZE 0x10000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRIES 0x200
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_MSB 556
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_WIDTH 557
/* Wide Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram.entry      */
/* Wide Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry */
/* Wide Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_0_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_0_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_0_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_1_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_1_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_1_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_2_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_2_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_2_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_3_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_3_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_3_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_4_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_4_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_4_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_5_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_5_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_5_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_6_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_6_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_6_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_7_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_7_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_7_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_8_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_8_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_8_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_9_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_9_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_9_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_10_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_10_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_10_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_11_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_11_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_11_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_12_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_12_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_12_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_13_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_13_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_13_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_14_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_14_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_14_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_15_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_15_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_15_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_16_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_16_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_16_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_17_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_17_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_17_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_MASK 0xffffe000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_MASK 0x00001fff
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_18_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_18_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_18_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_19_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_19_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_19_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_20_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_20_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_20_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_21_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_21_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_21_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_22_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_22_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_22_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_23_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_23_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_23_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_24_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_24_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_24_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_25_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_25_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_25_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_26_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_26_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_26_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_27_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_27_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_27_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_28_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_28_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_28_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_29_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_29_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_29_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_30_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_30_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_30_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry.entry_31_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_31_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_31_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry       */
/* Wide Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_SIZE 0x1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_0_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_0_32.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_1_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_1_32.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_2_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_2_32.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_3_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_3_32.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_4_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_4_32.data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_5_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_5_32.data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_6_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_6_32.data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_7_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_7_32.data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_8_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_8_32.data_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_9_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_9_32.data_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_10_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_10_32.data_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_11_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_11_32.data_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_12_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_12_32.data_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_13_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_13_32.data_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_14_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_14_32.data_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_15_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_15_32.data_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_16_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_16_32.ecc_22_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_LSB 9
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_WIDTH 23
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_FIELD_MASK 0xfffffe00
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_GET(x) \
   (((x) & 0xfffffe00) >> 9)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_SET(x) \
   (((x) << 9) & 0xfffffe00)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_MODIFY(r, x) \
   ((((x) << 9) & 0xfffffe00) | ((r) & 0x000001ff))
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_16_32.data_520_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_MSB 8
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_WIDTH 9
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_FIELD_MASK 0x000001ff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_GET(x) \
   ((x) & 0x000001ff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_SET(x) \
   ((x) & 0x000001ff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_17_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
/* Field member: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_17_32.ecc_35_23 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_MSB 12
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_WIDTH 13
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_FIELD_MASK 0x00001fff
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_GET(x) \
   ((x) & 0x00001fff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_SET(x) \
   ((x) & 0x00001fff)
#define CAP_DPRMEM_CSR_DHS_DPR_CSUM_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_MODIFY(r, x) \
   (((x) & 0x00001fff) | ((r) & 0xffffe000))

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_18_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_19_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_20_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_21_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_22_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_23_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_24_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_25_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_26_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_27_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_28_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_29_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_30_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_31_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry::entry_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */

/* Register type: cap_dprmem_csr::cfg_dpr_csum_fifo                        */
/* Register template: cap_dprmem_csr::cfg_dpr_csum_fifo                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 737 */
/* Field member: cap_dprmem_csr::cfg_dpr_csum_fifo.bist_run                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_BIST_RUN_MSB 3
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_BIST_RUN_LSB 3
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_BIST_RUN_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_BIST_RUN_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_BIST_RUN_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_BIST_RUN_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dprmem_csr::cfg_dpr_csum_fifo.ecc_bypass              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_BYPASS_MSB 2
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_BYPASS_LSB 2
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_BYPASS_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_BYPASS_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_BYPASS_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_BYPASS_FIELD_MASK 0x00000004
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_BYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_BYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dprmem_csr::cfg_dpr_csum_fifo.ecc_correct             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_CORRECT_MSB 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_CORRECT_LSB 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_CORRECT_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_CORRECT_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_CORRECT_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_CORRECT_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_CORRECT_FIELD_MASK 0x00000002
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_CORRECT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_CORRECT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_CORRECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprmem_csr::cfg_dpr_csum_fifo.ecc_detect              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_DETECT_MSB 0
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_DETECT_LSB 0
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_DETECT_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_DETECT_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_DETECT_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_DETECT_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_DETECT_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_DETECT_GET(x) ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_DETECT_SET(x) ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFG_DPR_CSUM_FIFO_ECC_DETECT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo         */
/* Wide Register template: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 747 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_SIZE 0x2
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_BYTE_SIZE 0x8

/* Register type: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_0_2 */
/* Register template: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 747 */
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_0_2.syndrome_29_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_SYNDROME_29_0_MSB 31
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_SYNDROME_29_0_LSB 2
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_SYNDROME_29_0_WIDTH 30
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_SYNDROME_29_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_SYNDROME_29_0_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_SYNDROME_29_0_FIELD_MASK 0xfffffffc
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_SYNDROME_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_SYNDROME_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_SYNDROME_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_0_2.correctable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_CORRECTABLE_MSB 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_CORRECTABLE_LSB 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_CORRECTABLE_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_CORRECTABLE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_0_2.uncorrectable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_UNCORRECTABLE_MSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_UNCORRECTABLE_LSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_UNCORRECTABLE_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_0_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_1_2 */
/* Register template: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 747 */
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_1_2.bist_done_pass */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_PASS_MSB 16
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_PASS_LSB 16
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_PASS_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_PASS_FIELD_MASK 0x00010000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_PASS_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_1_2.bist_done_fail */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_FAIL_MSB 15
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_FAIL_LSB 15
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_FAIL_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_FAIL_FIELD_MASK 0x00008000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_FAIL_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_1_2.addr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_ADDR_MSB 14
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_ADDR_LSB 6
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_ADDR_WIDTH 9
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_ADDR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_ADDR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_ADDR_FIELD_MASK 0x00007fc0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_ADDR_GET(x) \
   (((x) & 0x00007fc0) >> 6)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_ADDR_SET(x) \
   (((x) << 6) & 0x00007fc0)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_ADDR_MODIFY(r, x) \
   ((((x) << 6) & 0x00007fc0) | ((r) & 0xffff803f))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo::sta_srams_ecc_dpr_csum_fifo_1_2.syndrome_35_30 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_SYNDROME_35_30_MSB 5
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_SYNDROME_35_30_LSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_SYNDROME_35_30_WIDTH 6
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_SYNDROME_35_30_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_SYNDROME_35_30_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_SYNDROME_35_30_FIELD_MASK 0x0000003f
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_SYNDROME_35_30_GET(x) \
   ((x) & 0x0000003f)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_SYNDROME_35_30_SET(x) \
   ((x) & 0x0000003f)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_CSUM_FIFO_STA_SRAMS_ECC_DPR_CSUM_FIFO_1_2_SYNDROME_35_30_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_dprmem_csr::sta_ff_ptr_dpr_csum_fifo                 */
/* Register template: cap_dprmem_csr::sta_ff_ptr_dpr_csum_fifo             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 758 */
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_csum_fifo.sta_full         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_FULL_MSB 19
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_FULL_LSB 19
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_FULL_WIDTH 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_FULL_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_FULL_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_FULL_FIELD_MASK 0x00080000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_FULL_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_FULL_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_FULL_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_csum_fifo.sta_empty        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_EMPTY_MSB 18
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_EMPTY_LSB 18
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_EMPTY_WIDTH 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_EMPTY_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_EMPTY_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_EMPTY_FIELD_MASK 0x00040000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_EMPTY_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_EMPTY_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_EMPTY_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_csum_fifo.sta_ptr_rptr     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_RPTR_MSB 17
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_RPTR_LSB 9
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_RPTR_WIDTH 9
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_RPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_RPTR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_RPTR_FIELD_MASK 0x0003fe00
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_RPTR_GET(x) \
   (((x) & 0x0003fe00) >> 9)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_RPTR_SET(x) \
   (((x) << 9) & 0x0003fe00)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 9) & 0x0003fe00) | ((r) & 0xfffc01ff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_csum_fifo.sta_ptr_wptr     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_WPTR_MSB 8
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_WPTR_LSB 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_WPTR_WIDTH 9
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_WPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_WPTR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_WPTR_FIELD_MASK 0x000001ff
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_WPTR_GET(x) \
   ((x) & 0x000001ff)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_WPTR_SET(x) \
   ((x) & 0x000001ff)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_CSUM_FIFO_STA_PTR_WPTR_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_dprmem_csr::cfw_ff_dpr_csum_fifo                     */
/* Register template: cap_dprmem_csr::cfw_ff_dpr_csum_fifo                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 767 */
/* Field member: cap_dprmem_csr::cfw_ff_dpr_csum_fifo.fifo_flush           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 802 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_FLUSH_MSB 20
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_FLUSH_LSB 20
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_FLUSH_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_FLUSH_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_FLUSH_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_FLUSH_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_FLUSH_FIELD_MASK 0x00100000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_FLUSH_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_FLUSH_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_FLUSH_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_csum_fifo.fifo_offline         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 794 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_OFFLINE_MSB 19
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_OFFLINE_LSB 19
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_OFFLINE_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_OFFLINE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_OFFLINE_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_OFFLINE_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_OFFLINE_FIELD_MASK 0x00080000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_OFFLINE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_OFFLINE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_OFFLINE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_csum_fifo.fifo_ptr_rptr        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 786 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_RPTR_MSB 18
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_RPTR_LSB 10
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_RPTR_WIDTH 9
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_RPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_RPTR_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_RPTR_RESET 0x000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_RPTR_FIELD_MASK 0x0007fc00
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_RPTR_GET(x) \
   (((x) & 0x0007fc00) >> 10)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_RPTR_SET(x) \
   (((x) << 10) & 0x0007fc00)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 10) & 0x0007fc00) | ((r) & 0xfff803ff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_csum_fifo.fifo_ptr_wptr        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 778 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WPTR_MSB 9
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WPTR_LSB 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WPTR_WIDTH 9
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WPTR_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WPTR_RESET 0x000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WPTR_FIELD_MASK 0x000003fe
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WPTR_GET(x) \
   (((x) & 0x000003fe) >> 1)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WPTR_SET(x) \
   (((x) << 1) & 0x000003fe)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WPTR_MODIFY(r, x) \
   ((((x) << 1) & 0x000003fe) | ((r) & 0xfffffc01))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_csum_fifo.fifo_ptr_written     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 770 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WRITTEN_MSB 0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WRITTEN_LSB 0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WRITTEN_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WRITTEN_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WRITTEN_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WRITTEN_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WRITTEN_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WRITTEN_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WRITTEN_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_CSUM_FIFO_FIFO_PTR_WRITTEN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram                 */
/* Wide Memory template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 814 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_SIZE 0x800
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_BYTE_SIZE 0x2000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRIES 0x40
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_MSB 550
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_WIDTH 551
/* Wide Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram.entry       */
/* Wide Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry */
/* Wide Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_0_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_0_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_0_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_1_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_1_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_1_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_2_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_2_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_2_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_3_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_3_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_3_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_4_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_4_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_4_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_5_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_5_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_5_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_6_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_6_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_6_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_7_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_7_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_7_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_8_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_8_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_8_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_9_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_9_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_9_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_10_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_10_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_10_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_11_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_11_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_11_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_12_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_12_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_12_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_13_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_13_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_13_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_14_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_14_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_14_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_15_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_15_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_15_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_16_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_16_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_16_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_17_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_17_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_17_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_MASK 0xffffff80
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_MASK 0x0000007f
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_18_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_18_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_18_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_19_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_19_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_19_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_20_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_20_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_20_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_21_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_21_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_21_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_22_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_22_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_22_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_23_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_23_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_23_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_24_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_24_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_24_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_25_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_25_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_25_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_26_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_26_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_26_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_27_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_27_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_27_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_28_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_28_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_28_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_29_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_29_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_29_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_30_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_30_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_30_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry.entry_31_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_31_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_31_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry        */
/* Wide Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_SIZE 0x1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_0_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_0_32.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_1_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_1_32.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_2_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_2_32.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_3_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_3_32.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_4_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_4_32.data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_5_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_5_32.data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_6_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_6_32.data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_7_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_7_32.data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_8_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_8_32.data_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_9_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_9_32.data_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_10_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_10_32.data_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_11_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_11_32.data_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_12_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_12_32.data_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_13_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_13_32.data_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_14_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_14_32.data_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_15_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_15_32.data_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_16_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_16_32.ecc_28_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_LSB 3
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_WIDTH 29
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_FIELD_MASK 0xfffffff8
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_GET(x) \
   (((x) & 0xfffffff8) >> 3)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_SET(x) \
   (((x) << 3) & 0xfffffff8)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_28_0_MODIFY(r, x) \
   ((((x) << 3) & 0xfffffff8) | ((r) & 0x00000007))
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_16_32.data_514_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_MSB 2
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_WIDTH 3
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_FIELD_MASK 0x00000007
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_GET(x) \
   ((x) & 0x00000007)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_SET(x) \
   ((x) & 0x00000007)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_17_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
/* Field member: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_17_32.ecc_35_29 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_MSB 6
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_WIDTH 7
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_FIELD_MASK 0x0000007f
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_GET(x) \
   ((x) & 0x0000007f)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_SET(x) \
   ((x) & 0x0000007f)
#define CAP_DPRMEM_CSR_DHS_DPR_PHV_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_29_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_18_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_19_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_20_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_21_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_22_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_23_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_24_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_25_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_26_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_27_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_28_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_29_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_30_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_31_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry::entry_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */

/* Register type: cap_dprmem_csr::cfg_dpr_phv_fifo                         */
/* Register template: cap_dprmem_csr::cfg_dpr_phv_fifo                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 827 */
/* Field member: cap_dprmem_csr::cfg_dpr_phv_fifo.bist_run                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_BIST_RUN_MSB 3
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_BIST_RUN_LSB 3
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_BIST_RUN_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_BIST_RUN_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_BIST_RUN_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_BIST_RUN_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dprmem_csr::cfg_dpr_phv_fifo.ecc_bypass               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_BYPASS_MSB 2
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_BYPASS_LSB 2
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_BYPASS_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_BYPASS_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_BYPASS_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_BYPASS_FIELD_MASK 0x00000004
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_BYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_BYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dprmem_csr::cfg_dpr_phv_fifo.ecc_correct              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_CORRECT_MSB 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_CORRECT_LSB 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_CORRECT_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_CORRECT_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_CORRECT_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_CORRECT_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_CORRECT_FIELD_MASK 0x00000002
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_CORRECT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_CORRECT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_CORRECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprmem_csr::cfg_dpr_phv_fifo.ecc_detect               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_DETECT_MSB 0
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_DETECT_LSB 0
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_DETECT_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_DETECT_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_DETECT_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_DETECT_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_DETECT_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_DETECT_GET(x) ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_DETECT_SET(x) ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFG_DPR_PHV_FIFO_ECC_DETECT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo          */
/* Wide Register template: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 837 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_SIZE 0x2
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_BYTE_SIZE 0x8

/* Register type: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_0_2 */
/* Register template: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 837 */
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_0_2.syndrome_29_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_SYNDROME_29_0_MSB 31
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_SYNDROME_29_0_LSB 2
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_SYNDROME_29_0_WIDTH 30
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_SYNDROME_29_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_SYNDROME_29_0_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_SYNDROME_29_0_FIELD_MASK 0xfffffffc
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_SYNDROME_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_SYNDROME_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_SYNDROME_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_0_2.correctable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_CORRECTABLE_MSB 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_CORRECTABLE_LSB 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_CORRECTABLE_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_CORRECTABLE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_0_2.uncorrectable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_UNCORRECTABLE_MSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_UNCORRECTABLE_LSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_UNCORRECTABLE_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_0_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_1_2 */
/* Register template: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 837 */
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_1_2.bist_done_pass */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_PASS_MSB 13
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_PASS_LSB 13
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_PASS_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_PASS_FIELD_MASK 0x00002000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_PASS_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_1_2.bist_done_fail */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_FAIL_MSB 12
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_FAIL_LSB 12
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_FAIL_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_FAIL_FIELD_MASK 0x00001000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_FAIL_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_1_2.addr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_ADDR_MSB 11
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_ADDR_LSB 6
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_ADDR_WIDTH 6
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_ADDR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_ADDR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_ADDR_FIELD_MASK 0x00000fc0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_ADDR_GET(x) \
   (((x) & 0x00000fc0) >> 6)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_ADDR_SET(x) \
   (((x) << 6) & 0x00000fc0)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_ADDR_MODIFY(r, x) \
   ((((x) << 6) & 0x00000fc0) | ((r) & 0xfffff03f))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo::sta_srams_ecc_dpr_phv_fifo_1_2.syndrome_35_30 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_SYNDROME_35_30_MSB 5
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_SYNDROME_35_30_LSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_SYNDROME_35_30_WIDTH 6
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_SYNDROME_35_30_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_SYNDROME_35_30_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_SYNDROME_35_30_FIELD_MASK 0x0000003f
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_SYNDROME_35_30_GET(x) \
   ((x) & 0x0000003f)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_SYNDROME_35_30_SET(x) \
   ((x) & 0x0000003f)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PHV_FIFO_STA_SRAMS_ECC_DPR_PHV_FIFO_1_2_SYNDROME_35_30_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_dprmem_csr::sta_ff_ptr_dpr_phv_fifo                  */
/* Register template: cap_dprmem_csr::sta_ff_ptr_dpr_phv_fifo              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 848 */
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_phv_fifo.sta_full          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_FULL_MSB 13
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_FULL_LSB 13
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_FULL_WIDTH 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_FULL_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_FULL_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_FULL_FIELD_MASK 0x00002000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_FULL_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_FULL_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_FULL_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_phv_fifo.sta_empty         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_EMPTY_MSB 12
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_EMPTY_LSB 12
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_EMPTY_WIDTH 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_EMPTY_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_EMPTY_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_EMPTY_FIELD_MASK 0x00001000
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_EMPTY_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_EMPTY_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_EMPTY_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_phv_fifo.sta_ptr_rptr      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_RPTR_MSB 11
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_RPTR_LSB 6
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_RPTR_WIDTH 6
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_RPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_RPTR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_RPTR_FIELD_MASK 0x00000fc0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_RPTR_GET(x) \
   (((x) & 0x00000fc0) >> 6)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_RPTR_SET(x) \
   (((x) << 6) & 0x00000fc0)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 6) & 0x00000fc0) | ((r) & 0xfffff03f))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_phv_fifo.sta_ptr_wptr      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_WPTR_MSB 5
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_WPTR_LSB 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_WPTR_WIDTH 6
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_WPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_WPTR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_WPTR_FIELD_MASK 0x0000003f
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_WPTR_GET(x) \
   ((x) & 0x0000003f)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_WPTR_SET(x) \
   ((x) & 0x0000003f)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PHV_FIFO_STA_PTR_WPTR_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_dprmem_csr::cfw_ff_dpr_phv_fifo                      */
/* Register template: cap_dprmem_csr::cfw_ff_dpr_phv_fifo                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 857 */
/* Field member: cap_dprmem_csr::cfw_ff_dpr_phv_fifo.fifo_flush            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 892 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_FLUSH_MSB 14
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_FLUSH_LSB 14
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_FLUSH_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_FLUSH_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_FLUSH_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_FLUSH_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_FLUSH_FIELD_MASK 0x00004000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_FLUSH_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_FLUSH_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_FLUSH_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_phv_fifo.fifo_offline          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 884 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_OFFLINE_MSB 13
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_OFFLINE_LSB 13
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_OFFLINE_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_OFFLINE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_OFFLINE_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_OFFLINE_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_OFFLINE_FIELD_MASK 0x00002000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_OFFLINE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_OFFLINE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_OFFLINE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_phv_fifo.fifo_ptr_rptr         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 876 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_RPTR_MSB 12
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_RPTR_LSB 7
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_RPTR_WIDTH 6
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_RPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_RPTR_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_RPTR_RESET 0x00
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_RPTR_FIELD_MASK 0x00001f80
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_RPTR_GET(x) \
   (((x) & 0x00001f80) >> 7)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_RPTR_SET(x) \
   (((x) << 7) & 0x00001f80)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 7) & 0x00001f80) | ((r) & 0xffffe07f))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_phv_fifo.fifo_ptr_wptr         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 868 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WPTR_MSB 6
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WPTR_LSB 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WPTR_WIDTH 6
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WPTR_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WPTR_RESET 0x00
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WPTR_FIELD_MASK 0x0000007e
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WPTR_GET(x) \
   (((x) & 0x0000007e) >> 1)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WPTR_SET(x) \
   (((x) << 1) & 0x0000007e)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WPTR_MODIFY(r, x) \
   ((((x) << 1) & 0x0000007e) | ((r) & 0xffffff81))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_phv_fifo.fifo_ptr_written      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 860 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WRITTEN_MSB 0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WRITTEN_LSB 0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WRITTEN_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WRITTEN_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WRITTEN_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WRITTEN_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WRITTEN_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WRITTEN_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WRITTEN_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PHV_FIFO_FIFO_PTR_WRITTEN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram                 */
/* Wide Memory template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 904 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_SIZE 0x200
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_BYTE_SIZE 0x800
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRIES 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_MSB 534
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_WIDTH 535
/* Wide Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram.entry       */
/* Wide Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry */
/* Wide Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_0_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_0_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_0_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_1_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_1_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_1_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_2_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_2_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_2_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_3_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_3_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_3_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_4_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_4_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_4_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_5_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_5_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_5_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_6_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_6_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_6_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_7_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_7_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_7_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_8_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_8_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_8_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_9_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_9_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_9_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_10_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_10_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_10_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_11_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_11_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_11_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_12_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_12_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_12_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_13_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_13_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_13_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_14_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_14_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_14_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_15_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_15_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_15_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_16_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_16_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_16_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_RESET_MASK 0xff800000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_MASK 0x007fffff
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_17_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_17_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_17_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_18_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_18_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_18_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_19_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_19_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_19_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_20_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_20_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_20_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_21_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_21_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_21_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_22_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_22_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_22_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_23_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_23_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_23_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_24_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_24_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_24_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_25_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_25_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_25_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_26_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_26_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_26_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_27_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_27_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_27_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_28_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_28_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_28_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_29_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_29_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_29_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_30_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_30_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_30_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry.entry_31_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_31_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_31_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry        */
/* Wide Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_SIZE 0x1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_0_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_0_32.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_1_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_1_32.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_2_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_2_32.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_3_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_3_32.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_4_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_4_32.data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_5_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_5_32.data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_6_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_6_32.data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_7_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_7_32.data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_8_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_8_32.data_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_9_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_9_32.data_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_10_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_10_32.data_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_11_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_11_32.data_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_12_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_12_32.data_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_13_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_13_32.data_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_14_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_14_32.data_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_15_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_15_32.data_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_16_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_16_32.ecc */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_MSB 22
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_LSB 3
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_WIDTH 20
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_FIELD_MASK 0x007ffff8
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_GET(x) \
   (((x) & 0x007ffff8) >> 3)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_SET(x) \
   (((x) << 3) & 0x007ffff8)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_MODIFY(r, x) \
   ((((x) << 3) & 0x007ffff8) | ((r) & 0xff800007))
/* Field member: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_16_32.data_514_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_MSB 2
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_WIDTH 3
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_FIELD_MASK 0x00000007
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_GET(x) \
   ((x) & 0x00000007)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_SET(x) \
   ((x) & 0x00000007)
#define CAP_DPRMEM_CSR_DHS_DPR_OHI_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_514_512_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_17_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_18_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_19_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_20_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_21_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_22_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_23_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_24_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_25_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_26_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_27_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_28_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_29_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_30_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_31_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry::entry_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */

/* Register type: cap_dprmem_csr::cfg_dpr_ohi_fifo                         */
/* Register template: cap_dprmem_csr::cfg_dpr_ohi_fifo                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 917 */
/* Field member: cap_dprmem_csr::cfg_dpr_ohi_fifo.bist_run                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_BIST_RUN_MSB 3
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_BIST_RUN_LSB 3
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_BIST_RUN_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_BIST_RUN_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_BIST_RUN_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_BIST_RUN_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dprmem_csr::cfg_dpr_ohi_fifo.ecc_bypass               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_BYPASS_MSB 2
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_BYPASS_LSB 2
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_BYPASS_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_BYPASS_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_BYPASS_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_BYPASS_FIELD_MASK 0x00000004
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_BYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_BYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dprmem_csr::cfg_dpr_ohi_fifo.ecc_correct              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_CORRECT_MSB 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_CORRECT_LSB 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_CORRECT_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_CORRECT_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_CORRECT_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_CORRECT_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_CORRECT_FIELD_MASK 0x00000002
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_CORRECT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_CORRECT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_CORRECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprmem_csr::cfg_dpr_ohi_fifo.ecc_detect               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_DETECT_MSB 0
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_DETECT_LSB 0
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_DETECT_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_DETECT_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_DETECT_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_DETECT_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_DETECT_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_DETECT_GET(x) ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_DETECT_SET(x) ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFG_DPR_OHI_FIFO_ECC_DETECT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dprmem_csr::sta_srams_ecc_dpr_ohi_fifo               */
/* Register template: cap_dprmem_csr::sta_srams_ecc_dpr_ohi_fifo           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 927 */
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ohi_fifo.bist_done_pass */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_PASS_MSB 27
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_PASS_LSB 27
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_PASS_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_PASS_FIELD_MASK 0x08000000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_PASS_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_PASS_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ohi_fifo.bist_done_fail */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_FAIL_MSB 26
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_FAIL_LSB 26
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_FAIL_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_FAIL_FIELD_MASK 0x04000000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_FAIL_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ohi_fifo.addr           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_ADDR_MSB 25
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_ADDR_LSB 22
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_ADDR_WIDTH 4
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_ADDR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_ADDR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_ADDR_FIELD_MASK 0x03c00000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_ADDR_GET(x) \
   (((x) & 0x03c00000) >> 22)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_ADDR_SET(x) \
   (((x) << 22) & 0x03c00000)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_ADDR_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000) | ((r) & 0xfc3fffff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ohi_fifo.syndrome       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_SYNDROME_MSB 21
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_SYNDROME_LSB 2
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_SYNDROME_WIDTH 20
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_SYNDROME_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_SYNDROME_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_SYNDROME_FIELD_MASK 0x003ffffc
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_SYNDROME_GET(x) \
   (((x) & 0x003ffffc) >> 2)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_SYNDROME_SET(x) \
   (((x) << 2) & 0x003ffffc)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x003ffffc) | ((r) & 0xffc00003))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ohi_fifo.correctable    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_CORRECTABLE_MSB 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_CORRECTABLE_LSB 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_CORRECTABLE_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_CORRECTABLE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_CORRECTABLE_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ohi_fifo.uncorrectable  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_UNCORRECTABLE_MSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_UNCORRECTABLE_LSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_UNCORRECTABLE_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_UNCORRECTABLE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_OHI_FIFO_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dprmem_csr::sta_ff_ptr_dpr_ohi_fifo                  */
/* Register template: cap_dprmem_csr::sta_ff_ptr_dpr_ohi_fifo              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 938 */
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_ohi_fifo.sta_full          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_FULL_MSB 9
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_FULL_LSB 9
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_FULL_WIDTH 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_FULL_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_FULL_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_FULL_FIELD_MASK 0x00000200
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_FULL_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_FULL_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_FULL_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_ohi_fifo.sta_empty         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_EMPTY_MSB 8
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_EMPTY_LSB 8
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_EMPTY_WIDTH 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_EMPTY_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_EMPTY_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_EMPTY_FIELD_MASK 0x00000100
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_EMPTY_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_EMPTY_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_EMPTY_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_ohi_fifo.sta_ptr_rptr      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_RPTR_MSB 7
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_RPTR_LSB 4
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_RPTR_WIDTH 4
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_RPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_RPTR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_RPTR_FIELD_MASK 0x000000f0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_RPTR_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_RPTR_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_ohi_fifo.sta_ptr_wptr      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_WPTR_MSB 3
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_WPTR_LSB 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_WPTR_WIDTH 4
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_WPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_WPTR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_WPTR_FIELD_MASK 0x0000000f
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_WPTR_GET(x) \
   ((x) & 0x0000000f)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_WPTR_SET(x) \
   ((x) & 0x0000000f)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_OHI_FIFO_STA_PTR_WPTR_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_dprmem_csr::cfw_ff_dpr_ohi_fifo                      */
/* Register template: cap_dprmem_csr::cfw_ff_dpr_ohi_fifo                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 947 */
/* Field member: cap_dprmem_csr::cfw_ff_dpr_ohi_fifo.fifo_flush            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 982 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_FLUSH_MSB 10
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_FLUSH_LSB 10
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_FLUSH_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_FLUSH_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_FLUSH_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_FLUSH_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_FLUSH_FIELD_MASK 0x00000400
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_FLUSH_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_FLUSH_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_FLUSH_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_ohi_fifo.fifo_offline          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 974 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_OFFLINE_MSB 9
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_OFFLINE_LSB 9
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_OFFLINE_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_OFFLINE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_OFFLINE_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_OFFLINE_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_OFFLINE_FIELD_MASK 0x00000200
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_OFFLINE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_OFFLINE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_OFFLINE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_ohi_fifo.fifo_ptr_rptr         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 966 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_RPTR_MSB 8
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_RPTR_LSB 5
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_RPTR_WIDTH 4
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_RPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_RPTR_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_RPTR_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_RPTR_FIELD_MASK 0x000001e0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_RPTR_GET(x) \
   (((x) & 0x000001e0) >> 5)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_RPTR_SET(x) \
   (((x) << 5) & 0x000001e0)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0) | ((r) & 0xfffffe1f))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_ohi_fifo.fifo_ptr_wptr         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 958 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WPTR_MSB 4
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WPTR_LSB 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WPTR_WIDTH 4
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WPTR_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WPTR_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WPTR_FIELD_MASK 0x0000001e
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WPTR_GET(x) \
   (((x) & 0x0000001e) >> 1)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WPTR_SET(x) \
   (((x) << 1) & 0x0000001e)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WPTR_MODIFY(r, x) \
   ((((x) << 1) & 0x0000001e) | ((r) & 0xffffffe1))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_ohi_fifo.fifo_ptr_written      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 950 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WRITTEN_MSB 0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WRITTEN_LSB 0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WRITTEN_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WRITTEN_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WRITTEN_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WRITTEN_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WRITTEN_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WRITTEN_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WRITTEN_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_OHI_FIFO_FIFO_PTR_WRITTEN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram                 */
/* Wide Memory template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 994 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_SIZE 0x800
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_BYTE_SIZE 0x2000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRIES 0x20
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_MSB 1289
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_WIDTH 1290
/* Wide Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram.entry       */
/* Wide Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry */
/* Wide Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_0_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_0_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_0_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_BYTE_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_1_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_1_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_1_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_OFFSET 0x1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_BYTE_OFFSET 0x4
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_2_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_2_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_2_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_OFFSET 0x2
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_BYTE_OFFSET 0x8
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_3_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_3_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_3_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_OFFSET 0x3
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_BYTE_OFFSET 0xc
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_4_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_4_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_4_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_OFFSET 0x4
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_BYTE_OFFSET 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_5_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_5_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_5_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_OFFSET 0x5
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_BYTE_OFFSET 0x14
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_6_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_6_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_6_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_OFFSET 0x6
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_BYTE_OFFSET 0x18
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_7_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_7_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_7_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_OFFSET 0x7
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_BYTE_OFFSET 0x1c
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_8_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_8_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_8_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_OFFSET 0x8
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_BYTE_OFFSET 0x20
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_9_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_9_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_9_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_OFFSET 0x9
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_BYTE_OFFSET 0x24
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_10_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_10_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_10_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_OFFSET 0xa
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_BYTE_OFFSET 0x28
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_11_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_11_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_11_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_OFFSET 0xb
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_BYTE_OFFSET 0x2c
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_12_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_12_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_12_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_OFFSET 0xc
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_BYTE_OFFSET 0x30
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_13_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_13_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_13_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_OFFSET 0xd
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_BYTE_OFFSET 0x34
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_14_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_14_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_14_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_OFFSET 0xe
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_BYTE_OFFSET 0x38
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_15_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_15_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_15_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_OFFSET 0xf
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_BYTE_OFFSET 0x3c
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_16_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_16_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_16_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_OFFSET 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_BYTE_OFFSET 0x40
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_17_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_17_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_17_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_OFFSET 0x11
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_BYTE_OFFSET 0x44
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_18_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_18_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_18_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_OFFSET 0x12
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_BYTE_OFFSET 0x48
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_19_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_19_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_19_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_OFFSET 0x13
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_BYTE_OFFSET 0x4c
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_20_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_20_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_20_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_OFFSET 0x14
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_BYTE_OFFSET 0x50
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_21_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_21_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_21_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_OFFSET 0x15
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_BYTE_OFFSET 0x54
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_22_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_22_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_22_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_OFFSET 0x16
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_BYTE_OFFSET 0x58
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_23_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_23_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_23_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_OFFSET 0x17
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_BYTE_OFFSET 0x5c
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_24_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_24_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_24_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_OFFSET 0x18
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_BYTE_OFFSET 0x60
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_25_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_25_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_25_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_OFFSET 0x19
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_BYTE_OFFSET 0x64
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_26_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_26_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_26_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_OFFSET 0x1a
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_BYTE_OFFSET 0x68
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_27_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_27_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_27_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_OFFSET 0x1b
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_BYTE_OFFSET 0x6c
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_28_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_28_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_28_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_OFFSET 0x1c
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_BYTE_OFFSET 0x70
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_29_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_29_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_29_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_OFFSET 0x1d
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_BYTE_OFFSET 0x74
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_30_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_30_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_30_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_OFFSET 0x1e
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_BYTE_OFFSET 0x78
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_31_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_31_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_31_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_OFFSET 0x1f
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_BYTE_OFFSET 0x7c
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_32_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_32_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_32_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_OFFSET 0x20
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_BYTE_OFFSET 0x80
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_33_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_33_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_33_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_OFFSET 0x21
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_BYTE_OFFSET 0x84
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_34_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_34_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_34_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_OFFSET 0x22
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_BYTE_OFFSET 0x88
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_35_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_35_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_35_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_OFFSET 0x23
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_BYTE_OFFSET 0x8c
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_36_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_36_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_36_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_OFFSET 0x24
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_BYTE_OFFSET 0x90
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_37_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_37_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_37_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_OFFSET 0x25
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_BYTE_OFFSET 0x94
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_38_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_38_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_38_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_OFFSET 0x26
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_BYTE_OFFSET 0x98
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_39_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_39_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_39_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_OFFSET 0x27
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_BYTE_OFFSET 0x9c
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_40_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_40_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_40_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_OFFSET 0x28
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_BYTE_OFFSET 0xa0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_RESET_MASK 0xfffffc00
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_WRITE_MASK 0x000003ff
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_41_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_41_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_41_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_41_64_OFFSET 0x29
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_41_64_BYTE_OFFSET 0xa4
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_41_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_41_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_41_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_41_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_41_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_41_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_42_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_42_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_42_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_42_64_OFFSET 0x2a
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_42_64_BYTE_OFFSET 0xa8
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_42_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_42_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_42_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_42_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_42_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_42_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_43_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_43_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_43_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_43_64_OFFSET 0x2b
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_43_64_BYTE_OFFSET 0xac
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_43_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_43_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_43_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_43_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_43_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_43_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_44_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_44_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_44_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_44_64_OFFSET 0x2c
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_44_64_BYTE_OFFSET 0xb0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_44_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_44_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_44_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_44_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_44_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_44_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_45_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_45_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_45_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_45_64_OFFSET 0x2d
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_45_64_BYTE_OFFSET 0xb4
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_45_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_45_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_45_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_45_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_45_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_45_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_46_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_46_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_46_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_46_64_OFFSET 0x2e
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_46_64_BYTE_OFFSET 0xb8
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_46_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_46_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_46_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_46_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_46_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_46_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_47_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_47_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_47_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_47_64_OFFSET 0x2f
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_47_64_BYTE_OFFSET 0xbc
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_47_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_47_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_47_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_47_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_47_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_47_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_48_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_48_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_48_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_48_64_OFFSET 0x30
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_48_64_BYTE_OFFSET 0xc0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_48_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_48_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_48_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_48_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_48_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_48_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_49_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_49_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_49_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_49_64_OFFSET 0x31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_49_64_BYTE_OFFSET 0xc4
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_49_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_49_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_49_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_49_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_49_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_49_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_50_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_50_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_50_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_50_64_OFFSET 0x32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_50_64_BYTE_OFFSET 0xc8
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_50_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_50_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_50_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_50_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_50_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_50_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_51_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_51_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_51_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_51_64_OFFSET 0x33
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_51_64_BYTE_OFFSET 0xcc
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_51_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_51_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_51_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_51_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_51_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_51_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_52_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_52_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_52_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_52_64_OFFSET 0x34
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_52_64_BYTE_OFFSET 0xd0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_52_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_52_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_52_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_52_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_52_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_52_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_53_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_53_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_53_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_53_64_OFFSET 0x35
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_53_64_BYTE_OFFSET 0xd4
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_53_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_53_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_53_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_53_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_53_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_53_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_54_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_54_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_54_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_54_64_OFFSET 0x36
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_54_64_BYTE_OFFSET 0xd8
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_54_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_54_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_54_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_54_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_54_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_54_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_55_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_55_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_55_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_55_64_OFFSET 0x37
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_55_64_BYTE_OFFSET 0xdc
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_55_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_55_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_55_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_55_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_55_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_55_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_56_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_56_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_56_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_56_64_OFFSET 0x38
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_56_64_BYTE_OFFSET 0xe0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_56_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_56_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_56_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_56_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_56_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_56_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_57_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_57_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_57_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_57_64_OFFSET 0x39
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_57_64_BYTE_OFFSET 0xe4
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_57_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_57_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_57_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_57_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_57_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_57_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_58_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_58_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_58_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_58_64_OFFSET 0x3a
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_58_64_BYTE_OFFSET 0xe8
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_58_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_58_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_58_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_58_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_58_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_58_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_59_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_59_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_59_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_59_64_OFFSET 0x3b
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_59_64_BYTE_OFFSET 0xec
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_59_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_59_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_59_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_59_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_59_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_59_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_60_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_60_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_60_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_60_64_OFFSET 0x3c
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_60_64_BYTE_OFFSET 0xf0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_60_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_60_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_60_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_60_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_60_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_60_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_61_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_61_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_61_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_61_64_OFFSET 0x3d
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_61_64_BYTE_OFFSET 0xf4
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_61_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_61_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_61_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_61_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_61_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_61_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_62_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_62_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_62_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_62_64_OFFSET 0x3e
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_62_64_BYTE_OFFSET 0xf8
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_62_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_62_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_62_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_62_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_62_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_62_64_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry.entry_63_64 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_63_64 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_63_64 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_63_64_OFFSET 0x3f
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_63_64_BYTE_OFFSET 0xfc
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_63_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_63_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_63_64_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_63_64_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_63_64_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_63_64_WRITE_MASK 0x00000000

/* Wide Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry        */
/* Wide Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_SIZE 0x1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_BYTE_SIZE 0x100

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_0_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_0_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_0_64.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_DATA_31_0_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_DATA_31_0_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_DATA_31_0_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_DATA_31_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_DATA_31_0_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_0_64_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_1_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_1_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_1_64.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_DATA_63_32_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_DATA_63_32_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_DATA_63_32_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_DATA_63_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_DATA_63_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_1_64_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_2_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_2_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_2_64.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_DATA_95_64_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_DATA_95_64_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_DATA_95_64_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_DATA_95_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_DATA_95_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_2_64_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_3_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_3_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_3_64.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_DATA_127_96_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_DATA_127_96_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_DATA_127_96_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_DATA_127_96_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_DATA_127_96_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_3_64_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_4_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_4_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_4_64.data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_DATA_159_128_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_DATA_159_128_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_DATA_159_128_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_DATA_159_128_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_DATA_159_128_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_4_64_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_5_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_5_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_5_64.data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_DATA_191_160_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_DATA_191_160_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_DATA_191_160_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_DATA_191_160_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_DATA_191_160_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_5_64_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_6_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_6_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_6_64.data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_DATA_223_192_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_DATA_223_192_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_DATA_223_192_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_DATA_223_192_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_DATA_223_192_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_6_64_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_7_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_7_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_7_64.data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_DATA_255_224_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_DATA_255_224_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_DATA_255_224_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_DATA_255_224_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_DATA_255_224_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_7_64_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_8_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_8_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_8_64.data_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_DATA_287_256_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_DATA_287_256_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_DATA_287_256_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_DATA_287_256_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_DATA_287_256_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_8_64_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_9_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_9_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_9_64.data_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_DATA_319_288_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_DATA_319_288_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_DATA_319_288_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_DATA_319_288_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_DATA_319_288_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_9_64_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_10_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_10_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_10_64.data_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_DATA_351_320_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_DATA_351_320_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_DATA_351_320_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_DATA_351_320_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_DATA_351_320_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_10_64_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_11_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_11_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_11_64.data_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_DATA_383_352_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_DATA_383_352_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_DATA_383_352_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_DATA_383_352_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_DATA_383_352_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_11_64_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_12_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_12_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_12_64.data_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_DATA_415_384_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_DATA_415_384_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_DATA_415_384_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_DATA_415_384_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_DATA_415_384_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_12_64_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_13_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_13_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_13_64.data_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_DATA_447_416_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_DATA_447_416_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_DATA_447_416_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_DATA_447_416_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_DATA_447_416_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_13_64_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_14_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_14_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_14_64.data_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_DATA_479_448_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_DATA_479_448_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_DATA_479_448_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_DATA_479_448_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_DATA_479_448_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_14_64_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_15_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_15_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_15_64.data_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_DATA_511_480_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_DATA_511_480_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_DATA_511_480_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_DATA_511_480_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_DATA_511_480_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_15_64_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_16_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_16_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_16_64.data_543_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_DATA_543_512_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_DATA_543_512_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_DATA_543_512_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_DATA_543_512_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_DATA_543_512_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_DATA_543_512_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_DATA_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_DATA_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_16_64_DATA_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_17_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_17_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_17_64.data_575_544 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_DATA_575_544_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_DATA_575_544_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_DATA_575_544_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_DATA_575_544_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_DATA_575_544_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_DATA_575_544_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_DATA_575_544_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_DATA_575_544_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_17_64_DATA_575_544_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_18_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_18_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_18_64.data_607_576 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_DATA_607_576_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_DATA_607_576_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_DATA_607_576_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_DATA_607_576_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_DATA_607_576_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_DATA_607_576_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_DATA_607_576_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_DATA_607_576_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_18_64_DATA_607_576_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_19_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_19_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_19_64.data_639_608 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_DATA_639_608_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_DATA_639_608_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_DATA_639_608_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_DATA_639_608_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_DATA_639_608_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_DATA_639_608_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_DATA_639_608_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_DATA_639_608_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_19_64_DATA_639_608_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_20_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_20_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_20_64.data_671_640 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_DATA_671_640_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_DATA_671_640_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_DATA_671_640_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_DATA_671_640_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_DATA_671_640_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_DATA_671_640_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_DATA_671_640_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_DATA_671_640_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_20_64_DATA_671_640_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_21_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_21_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_21_64.data_703_672 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_DATA_703_672_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_DATA_703_672_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_DATA_703_672_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_DATA_703_672_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_DATA_703_672_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_DATA_703_672_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_DATA_703_672_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_DATA_703_672_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_21_64_DATA_703_672_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_22_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_22_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_22_64.data_735_704 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_DATA_735_704_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_DATA_735_704_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_DATA_735_704_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_DATA_735_704_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_DATA_735_704_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_DATA_735_704_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_DATA_735_704_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_DATA_735_704_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_22_64_DATA_735_704_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_23_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_23_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_23_64.data_767_736 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_DATA_767_736_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_DATA_767_736_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_DATA_767_736_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_DATA_767_736_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_DATA_767_736_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_DATA_767_736_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_DATA_767_736_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_DATA_767_736_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_23_64_DATA_767_736_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_24_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_24_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_24_64.data_799_768 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_DATA_799_768_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_DATA_799_768_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_DATA_799_768_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_DATA_799_768_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_DATA_799_768_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_DATA_799_768_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_DATA_799_768_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_DATA_799_768_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_24_64_DATA_799_768_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_25_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_25_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_25_64.data_831_800 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_DATA_831_800_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_DATA_831_800_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_DATA_831_800_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_DATA_831_800_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_DATA_831_800_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_DATA_831_800_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_DATA_831_800_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_DATA_831_800_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_25_64_DATA_831_800_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_26_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_26_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_26_64.data_863_832 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_DATA_863_832_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_DATA_863_832_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_DATA_863_832_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_DATA_863_832_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_DATA_863_832_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_DATA_863_832_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_DATA_863_832_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_DATA_863_832_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_26_64_DATA_863_832_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_27_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_27_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_27_64.data_895_864 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_DATA_895_864_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_DATA_895_864_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_DATA_895_864_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_DATA_895_864_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_DATA_895_864_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_DATA_895_864_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_DATA_895_864_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_DATA_895_864_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_27_64_DATA_895_864_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_28_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_28_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_28_64.data_927_896 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_DATA_927_896_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_DATA_927_896_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_DATA_927_896_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_DATA_927_896_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_DATA_927_896_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_DATA_927_896_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_DATA_927_896_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_DATA_927_896_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_28_64_DATA_927_896_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_29_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_29_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_29_64.data_959_928 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_DATA_959_928_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_DATA_959_928_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_DATA_959_928_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_DATA_959_928_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_DATA_959_928_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_DATA_959_928_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_DATA_959_928_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_DATA_959_928_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_29_64_DATA_959_928_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_30_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_30_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_30_64.data_991_960 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_DATA_991_960_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_DATA_991_960_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_DATA_991_960_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_DATA_991_960_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_DATA_991_960_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_DATA_991_960_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_DATA_991_960_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_DATA_991_960_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_30_64_DATA_991_960_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_31_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_31_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_31_64.data_1023_992 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_DATA_1023_992_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_DATA_1023_992_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_DATA_1023_992_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_DATA_1023_992_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_DATA_1023_992_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_DATA_1023_992_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_DATA_1023_992_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_DATA_1023_992_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_31_64_DATA_1023_992_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_32_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_32_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_32_64.data_1055_1024 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_DATA_1055_1024_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_DATA_1055_1024_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_DATA_1055_1024_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_DATA_1055_1024_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_DATA_1055_1024_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_DATA_1055_1024_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_DATA_1055_1024_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_DATA_1055_1024_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_32_64_DATA_1055_1024_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_33_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_33_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_33_64.data_1087_1056 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_DATA_1087_1056_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_DATA_1087_1056_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_DATA_1087_1056_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_DATA_1087_1056_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_DATA_1087_1056_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_DATA_1087_1056_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_DATA_1087_1056_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_DATA_1087_1056_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_33_64_DATA_1087_1056_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_34_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_34_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_34_64.data_1119_1088 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_DATA_1119_1088_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_DATA_1119_1088_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_DATA_1119_1088_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_DATA_1119_1088_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_DATA_1119_1088_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_DATA_1119_1088_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_DATA_1119_1088_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_DATA_1119_1088_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_34_64_DATA_1119_1088_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_35_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_35_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_35_64.data_1151_1120 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_DATA_1151_1120_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_DATA_1151_1120_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_DATA_1151_1120_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_DATA_1151_1120_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_DATA_1151_1120_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_DATA_1151_1120_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_DATA_1151_1120_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_DATA_1151_1120_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_35_64_DATA_1151_1120_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_36_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_36_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_36_64.data_1183_1152 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_DATA_1183_1152_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_DATA_1183_1152_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_DATA_1183_1152_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_DATA_1183_1152_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_DATA_1183_1152_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_DATA_1183_1152_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_DATA_1183_1152_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_DATA_1183_1152_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_36_64_DATA_1183_1152_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_37_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_37_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_37_64.data_1215_1184 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_DATA_1215_1184_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_DATA_1215_1184_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_DATA_1215_1184_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_DATA_1215_1184_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_DATA_1215_1184_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_DATA_1215_1184_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_DATA_1215_1184_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_DATA_1215_1184_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_37_64_DATA_1215_1184_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_38_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_38_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_38_64.ecc_29_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_ECC_29_0_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_ECC_29_0_LSB 2
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_ECC_29_0_WIDTH 30
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_ECC_29_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_ECC_29_0_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_ECC_29_0_FIELD_MASK 0xfffffffc
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_ECC_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_ECC_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_ECC_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_38_64.data_1217_1216 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_DATA_1217_1216_MSB 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_DATA_1217_1216_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_DATA_1217_1216_WIDTH 2
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_DATA_1217_1216_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_DATA_1217_1216_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_DATA_1217_1216_FIELD_MASK 0x00000003
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_DATA_1217_1216_GET(x) \
   ((x) & 0x00000003)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_DATA_1217_1216_SET(x) \
   ((x) & 0x00000003)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_38_64_DATA_1217_1216_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_39_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_39_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_39_64.ecc_61_30 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_ECC_61_30_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_ECC_61_30_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_ECC_61_30_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_ECC_61_30_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_ECC_61_30_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_ECC_61_30_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_ECC_61_30_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_ECC_61_30_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_39_64_ECC_61_30_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_40_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_40_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
/* Field member: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_40_64.ecc_71_62 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_ECC_71_62_MSB 9
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_ECC_71_62_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_ECC_71_62_WIDTH 10
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_ECC_71_62_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_ECC_71_62_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_ECC_71_62_FIELD_MASK 0x000003ff
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_ECC_71_62_GET(x) \
   ((x) & 0x000003ff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_ECC_71_62_SET(x) \
   ((x) & 0x000003ff)
#define CAP_DPRMEM_CSR_DHS_DPR_PTR_FIFO_SRAM_ENTRY_ENTRY_40_64_ECC_71_62_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_41_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_41_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_42_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_42_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_43_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_43_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_44_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_44_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_45_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_45_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_46_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_46_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_47_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_47_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_48_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_48_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_49_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_49_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_50_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_50_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_51_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_51_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_52_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_52_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_53_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_53_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_54_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_54_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_55_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_55_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_56_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_56_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_57_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_57_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_58_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_58_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_59_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_59_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_60_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_60_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_61_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_61_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_62_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_62_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_63_64 */
/* Register template: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry::entry_63_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */

/* Register type: cap_dprmem_csr::cfg_dpr_ptr_fifo                         */
/* Register template: cap_dprmem_csr::cfg_dpr_ptr_fifo                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1007 */
/* Field member: cap_dprmem_csr::cfg_dpr_ptr_fifo.bist_run                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_BIST_RUN_MSB 3
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_BIST_RUN_LSB 3
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_BIST_RUN_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_BIST_RUN_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_BIST_RUN_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_BIST_RUN_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dprmem_csr::cfg_dpr_ptr_fifo.ecc_bypass               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_BYPASS_MSB 2
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_BYPASS_LSB 2
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_BYPASS_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_BYPASS_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_BYPASS_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_BYPASS_FIELD_MASK 0x00000004
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_BYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_BYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dprmem_csr::cfg_dpr_ptr_fifo.ecc_correct              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_CORRECT_MSB 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_CORRECT_LSB 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_CORRECT_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_CORRECT_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_CORRECT_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_CORRECT_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_CORRECT_FIELD_MASK 0x00000002
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_CORRECT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_CORRECT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_CORRECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprmem_csr::cfg_dpr_ptr_fifo.ecc_detect               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_DETECT_MSB 0
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_DETECT_LSB 0
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_DETECT_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_DETECT_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_DETECT_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_DETECT_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_DETECT_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_DETECT_GET(x) ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_DETECT_SET(x) ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFG_DPR_PTR_FIFO_ECC_DETECT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo          */
/* Wide Register template: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1017 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_SIZE 0x4
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_BYTE_SIZE 0x10

/* Register type: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_0_3 */
/* Register template: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_0_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1017 */
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_0_3.syndrome_29_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_SYNDROME_29_0_MSB 31
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_SYNDROME_29_0_LSB 2
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_SYNDROME_29_0_WIDTH 30
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_SYNDROME_29_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_SYNDROME_29_0_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_SYNDROME_29_0_FIELD_MASK 0xfffffffc
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_SYNDROME_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_SYNDROME_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_SYNDROME_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_0_3.correctable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_CORRECTABLE_MSB 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_CORRECTABLE_LSB 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_CORRECTABLE_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_CORRECTABLE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_CORRECTABLE_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_0_3.uncorrectable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_UNCORRECTABLE_MSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_UNCORRECTABLE_LSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_UNCORRECTABLE_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_UNCORRECTABLE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_0_3_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_1_3 */
/* Register template: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_1_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1017 */
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_1_3.syndrome_61_30 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_SYNDROME_61_30_MSB 31
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_SYNDROME_61_30_LSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_SYNDROME_61_30_WIDTH 32
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_SYNDROME_61_30_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_SYNDROME_61_30_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_SYNDROME_61_30_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_SYNDROME_61_30_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_SYNDROME_61_30_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_1_3_SYNDROME_61_30_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_2_3 */
/* Register template: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_2_3 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1017 */
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_2_3.bist_done_pass */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_PASS_MSB 16
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_PASS_LSB 16
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_PASS_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_PASS_FIELD_MASK 0x00010000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_PASS_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_2_3.bist_done_fail */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_FAIL_MSB 15
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_FAIL_LSB 15
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_FAIL_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_FAIL_FIELD_MASK 0x00008000
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_FAIL_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_2_3.addr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_ADDR_MSB 14
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_ADDR_LSB 10
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_ADDR_WIDTH 5
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_ADDR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_ADDR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_ADDR_FIELD_MASK 0x00007c00
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_ADDR_GET(x) \
   (((x) & 0x00007c00) >> 10)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_ADDR_SET(x) \
   (((x) << 10) & 0x00007c00)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x00007c00) | ((r) & 0xffff83ff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo::sta_srams_ecc_dpr_ptr_fifo_2_3.syndrome_71_62 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_SYNDROME_71_62_MSB 9
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_SYNDROME_71_62_LSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_SYNDROME_71_62_WIDTH 10
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_SYNDROME_71_62_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_SYNDROME_71_62_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_SYNDROME_71_62_FIELD_MASK 0x000003ff
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_SYNDROME_71_62_GET(x) \
   ((x) & 0x000003ff)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_SYNDROME_71_62_SET(x) \
   ((x) & 0x000003ff)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PTR_FIFO_STA_SRAMS_ECC_DPR_PTR_FIFO_2_3_SYNDROME_71_62_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_dprmem_csr::sta_ff_ptr_dpr_ptr_fifo                  */
/* Register template: cap_dprmem_csr::sta_ff_ptr_dpr_ptr_fifo              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1028 */
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_ptr_fifo.sta_full          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_FULL_MSB 11
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_FULL_LSB 11
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_FULL_WIDTH 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_FULL_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_FULL_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_FULL_FIELD_MASK 0x00000800
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_FULL_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_FULL_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_FULL_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_ptr_fifo.sta_empty         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_EMPTY_MSB 10
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_EMPTY_LSB 10
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_EMPTY_WIDTH 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_EMPTY_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_EMPTY_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_EMPTY_FIELD_MASK 0x00000400
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_EMPTY_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_EMPTY_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_EMPTY_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_ptr_fifo.sta_ptr_rptr      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_RPTR_MSB 9
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_RPTR_LSB 5
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_RPTR_WIDTH 5
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_RPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_RPTR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_RPTR_FIELD_MASK 0x000003e0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_RPTR_GET(x) \
   (((x) & 0x000003e0) >> 5)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_RPTR_SET(x) \
   (((x) << 5) & 0x000003e0)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 5) & 0x000003e0) | ((r) & 0xfffffc1f))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_ptr_fifo.sta_ptr_wptr      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_WPTR_MSB 4
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_WPTR_LSB 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_WPTR_WIDTH 5
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_WPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_WPTR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_WPTR_FIELD_MASK 0x0000001f
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_WPTR_GET(x) \
   ((x) & 0x0000001f)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_WPTR_SET(x) \
   ((x) & 0x0000001f)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PTR_FIFO_STA_PTR_WPTR_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_dprmem_csr::cfw_ff_dpr_ptr_fifo                      */
/* Register template: cap_dprmem_csr::cfw_ff_dpr_ptr_fifo                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1037 */
/* Field member: cap_dprmem_csr::cfw_ff_dpr_ptr_fifo.fifo_flush            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1072 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_FLUSH_MSB 12
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_FLUSH_LSB 12
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_FLUSH_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_FLUSH_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_FLUSH_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_FLUSH_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_FLUSH_FIELD_MASK 0x00001000
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_FLUSH_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_FLUSH_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_FLUSH_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_ptr_fifo.fifo_offline          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1064 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_OFFLINE_MSB 11
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_OFFLINE_LSB 11
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_OFFLINE_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_OFFLINE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_OFFLINE_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_OFFLINE_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_OFFLINE_FIELD_MASK 0x00000800
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_OFFLINE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_OFFLINE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_OFFLINE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_ptr_fifo.fifo_ptr_rptr         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1056 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_RPTR_MSB 10
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_RPTR_LSB 6
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_RPTR_WIDTH 5
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_RPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_RPTR_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_RPTR_RESET 0x00
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_RPTR_FIELD_MASK 0x000007c0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_RPTR_GET(x) \
   (((x) & 0x000007c0) >> 6)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_RPTR_SET(x) \
   (((x) << 6) & 0x000007c0)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 6) & 0x000007c0) | ((r) & 0xfffff83f))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_ptr_fifo.fifo_ptr_wptr         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1048 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WPTR_MSB 5
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WPTR_LSB 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WPTR_WIDTH 5
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WPTR_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WPTR_RESET 0x00
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WPTR_FIELD_MASK 0x0000003e
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WPTR_GET(x) \
   (((x) & 0x0000003e) >> 1)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WPTR_SET(x) \
   (((x) << 1) & 0x0000003e)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WPTR_MODIFY(r, x) \
   ((((x) << 1) & 0x0000003e) | ((r) & 0xffffffc1))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_ptr_fifo.fifo_ptr_written      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1040 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WRITTEN_MSB 0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WRITTEN_LSB 0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WRITTEN_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WRITTEN_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WRITTEN_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WRITTEN_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WRITTEN_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WRITTEN_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WRITTEN_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PTR_FIFO_FIFO_PTR_WRITTEN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram              */
/* Wide Memory template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1084 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_SIZE 0x200
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_BYTE_SIZE 0x800
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRIES 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_MSB 556
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_WIDTH 557
/* Wide Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram.entry    */
/* Wide Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry */
/* Wide Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_0_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_0_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_0_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_1_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_1_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_1_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_2_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_2_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_2_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_3_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_3_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_3_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_4_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_4_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_4_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_5_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_5_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_5_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_6_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_6_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_6_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_7_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_7_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_7_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_8_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_8_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_8_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_9_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_9_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_9_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_10_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_10_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_10_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_11_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_11_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_11_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_12_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_12_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_12_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_13_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_13_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_13_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_14_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_14_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_14_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_15_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_15_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_15_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_16_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_16_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_16_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_17_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_17_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_17_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_RESET_MASK 0xffffe000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_WRITE_MASK 0x00001fff
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_18_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_18_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_18_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_19_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_19_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_19_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_20_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_20_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_20_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_21_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_21_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_21_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_22_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_22_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_22_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_23_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_23_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_23_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_24_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_24_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_24_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_25_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_25_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_25_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_26_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_26_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_26_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_27_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_27_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_27_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_28_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_28_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_28_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_29_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_29_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_29_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_30_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_30_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_30_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry.entry_31_32 */
/* Register type referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_31_32 */
/* Register template referenced: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_31_32 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry     */
/* Wide Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_SIZE 0x1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_0_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_0_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_0_32.data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_1_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_1_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_1_32.data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_2_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_2_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_2_32.data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_3_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_3_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_3_32.data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_4_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_4_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_4_32.data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_5_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_5_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_5_32.data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_6_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_6_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_6_32.data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_7_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_7_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_7_32.data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_8_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_8_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_8_32.data_287_256 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_9_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_9_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_9_32.data_319_288 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_10_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_10_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_10_32.data_351_320 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_11_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_11_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_11_32.data_383_352 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_12_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_12_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_12_32.data_415_384 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_13_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_13_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_13_32.data_447_416 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_14_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_14_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_14_32.data_479_448 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_15_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_15_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_15_32.data_511_480 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_16_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_16_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_16_32.ecc_22_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_MSB 31
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_LSB 9
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_WIDTH 23
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_FIELD_MASK 0xfffffe00
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_GET(x) \
   (((x) & 0xfffffe00) >> 9)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_SET(x) \
   (((x) << 9) & 0xfffffe00)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_ECC_22_0_MODIFY(r, x) \
   ((((x) << 9) & 0xfffffe00) | ((r) & 0x000001ff))
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_16_32.data_520_512 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_MSB 8
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_WIDTH 9
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_FIELD_MASK 0x000001ff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_GET(x) \
   ((x) & 0x000001ff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_SET(x) \
   ((x) & 0x000001ff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_16_32_DATA_520_512_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_17_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_17_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
/* Field member: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_17_32.ecc_35_23 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_MSB 12
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_LSB 0
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_WIDTH 13
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_READ_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_FIELD_MASK 0x00001fff
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_GET(x) \
   ((x) & 0x00001fff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_SET(x) \
   ((x) & 0x00001fff)
#define CAP_DPRMEM_CSR_DHS_DPR_PKTOUT_FIFO_SRAM_ENTRY_ENTRY_17_32_ECC_35_23_MODIFY(r, x) \
   (((x) & 0x00001fff) | ((r) & 0xffffe000))

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_18_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_18_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_19_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_19_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_20_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_20_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_21_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_21_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_22_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_22_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_23_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_23_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_24_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_24_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_25_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_25_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_26_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_26_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_27_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_27_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_28_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_28_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_29_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_29_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_30_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_30_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_31_32 */
/* Register template: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry::entry_31_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */

/* Register type: cap_dprmem_csr::cfg_dpr_pktout_fifo                      */
/* Register template: cap_dprmem_csr::cfg_dpr_pktout_fifo                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1097 */
/* Field member: cap_dprmem_csr::cfg_dpr_pktout_fifo.bist_run              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_BIST_RUN_MSB 3
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_BIST_RUN_LSB 3
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_BIST_RUN_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_BIST_RUN_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_BIST_RUN_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_BIST_RUN_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_dprmem_csr::cfg_dpr_pktout_fifo.ecc_bypass            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_BYPASS_MSB 2
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_BYPASS_LSB 2
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_BYPASS_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_BYPASS_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_BYPASS_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_BYPASS_FIELD_MASK 0x00000004
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_BYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_BYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_dprmem_csr::cfg_dpr_pktout_fifo.ecc_correct           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_CORRECT_MSB 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_CORRECT_LSB 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_CORRECT_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_CORRECT_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_CORRECT_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_CORRECT_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_CORRECT_FIELD_MASK 0x00000002
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_CORRECT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_CORRECT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_CORRECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprmem_csr::cfg_dpr_pktout_fifo.ecc_detect            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_DETECT_MSB 0
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_DETECT_LSB 0
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_DETECT_WIDTH 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_DETECT_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_DETECT_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_DETECT_RESET 0x0
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_DETECT_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_DETECT_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_DETECT_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFG_DPR_PKTOUT_FIFO_ECC_DETECT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo       */
/* Wide Register template: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1107 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_SIZE 0x2
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_BYTE_SIZE 0x8

/* Register type: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_0_2 */
/* Register template: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1107 */
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_0_2.syndrome_29_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_SYNDROME_29_0_MSB 31
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_SYNDROME_29_0_LSB 2
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_SYNDROME_29_0_WIDTH 30
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_SYNDROME_29_0_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_SYNDROME_29_0_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_SYNDROME_29_0_FIELD_MASK 0xfffffffc
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_SYNDROME_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_SYNDROME_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_SYNDROME_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_0_2.correctable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_CORRECTABLE_MSB 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_CORRECTABLE_LSB 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_CORRECTABLE_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_CORRECTABLE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_0_2.uncorrectable */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_UNCORRECTABLE_MSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_UNCORRECTABLE_LSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_UNCORRECTABLE_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_0_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_1_2 */
/* Register template: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1107 */
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_1_2.bist_done_pass */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_PASS_MSB 11
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_PASS_LSB 11
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_PASS_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_PASS_FIELD_MASK 0x00000800
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_PASS_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_1_2.bist_done_fail */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_FAIL_MSB 10
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_FAIL_LSB 10
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_FAIL_WIDTH 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_FAIL_FIELD_MASK 0x00000400
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_FAIL_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_1_2.addr */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_ADDR_MSB 9
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_ADDR_LSB 6
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_ADDR_WIDTH 4
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_ADDR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_ADDR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_ADDR_FIELD_MASK 0x000003c0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_ADDR_GET(x) \
   (((x) & 0x000003c0) >> 6)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_ADDR_SET(x) \
   (((x) << 6) & 0x000003c0)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_ADDR_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0) | ((r) & 0xfffffc3f))
/* Field member: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo::sta_srams_ecc_dpr_pktout_fifo_1_2.syndrome_35_30 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_SYNDROME_35_30_MSB 5
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_SYNDROME_35_30_LSB 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_SYNDROME_35_30_WIDTH 6
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_SYNDROME_35_30_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_SYNDROME_35_30_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_SYNDROME_35_30_FIELD_MASK 0x0000003f
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_SYNDROME_35_30_GET(x) \
   ((x) & 0x0000003f)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_SYNDROME_35_30_SET(x) \
   ((x) & 0x0000003f)
#define CAP_DPRMEM_CSR_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_STA_SRAMS_ECC_DPR_PKTOUT_FIFO_1_2_SYNDROME_35_30_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_dprmem_csr::sta_ff_ptr_dpr_pktout_fifo               */
/* Register template: cap_dprmem_csr::sta_ff_ptr_dpr_pktout_fifo           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1118 */
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_pktout_fifo.sta_full       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_FULL_MSB 9
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_FULL_LSB 9
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_FULL_WIDTH 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_FULL_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_FULL_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_FULL_FIELD_MASK 0x00000200
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_FULL_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_FULL_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_FULL_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_pktout_fifo.sta_empty      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_EMPTY_MSB 8
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_EMPTY_LSB 8
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_EMPTY_WIDTH 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_EMPTY_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_EMPTY_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_EMPTY_FIELD_MASK 0x00000100
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_EMPTY_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_EMPTY_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_EMPTY_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_pktout_fifo.sta_ptr_rptr   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_RPTR_MSB 7
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_RPTR_LSB 4
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_RPTR_WIDTH 4
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_RPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_RPTR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_RPTR_FIELD_MASK 0x000000f0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_RPTR_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_RPTR_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_dprmem_csr::sta_ff_ptr_dpr_pktout_fifo.sta_ptr_wptr   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_WPTR_MSB 3
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_WPTR_LSB 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_WPTR_WIDTH 4
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_WPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_WPTR_WRITE_ACCESS 0
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_WPTR_FIELD_MASK 0x0000000f
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_WPTR_GET(x) \
   ((x) & 0x0000000f)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_WPTR_SET(x) \
   ((x) & 0x0000000f)
#define CAP_DPRMEM_CSR_STA_FF_PTR_DPR_PKTOUT_FIFO_STA_PTR_WPTR_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_dprmem_csr::cfw_ff_dpr_pktout_fifo                   */
/* Register template: cap_dprmem_csr::cfw_ff_dpr_pktout_fifo               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1127 */
/* Field member: cap_dprmem_csr::cfw_ff_dpr_pktout_fifo.fifo_flush         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1162 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_FLUSH_MSB 10
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_FLUSH_LSB 10
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_FLUSH_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_FLUSH_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_FLUSH_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_FLUSH_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_FLUSH_FIELD_MASK 0x00000400
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_FLUSH_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_FLUSH_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_FLUSH_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_pktout_fifo.fifo_offline       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1154 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_OFFLINE_MSB 9
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_OFFLINE_LSB 9
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_OFFLINE_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_OFFLINE_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_OFFLINE_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_OFFLINE_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_OFFLINE_FIELD_MASK 0x00000200
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_OFFLINE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_OFFLINE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_OFFLINE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_pktout_fifo.fifo_ptr_rptr      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1146 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_RPTR_MSB 8
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_RPTR_LSB 5
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_RPTR_WIDTH 4
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_RPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_RPTR_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_RPTR_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_RPTR_FIELD_MASK 0x000001e0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_RPTR_GET(x) \
   (((x) & 0x000001e0) >> 5)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_RPTR_SET(x) \
   (((x) << 5) & 0x000001e0)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_RPTR_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0) | ((r) & 0xfffffe1f))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_pktout_fifo.fifo_ptr_wptr      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1138 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WPTR_MSB 4
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WPTR_LSB 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WPTR_WIDTH 4
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WPTR_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WPTR_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WPTR_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WPTR_FIELD_MASK 0x0000001e
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WPTR_GET(x) \
   (((x) & 0x0000001e) >> 1)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WPTR_SET(x) \
   (((x) << 1) & 0x0000001e)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WPTR_MODIFY(r, x) \
   ((((x) << 1) & 0x0000001e) | ((r) & 0xffffffe1))
/* Field member: cap_dprmem_csr::cfw_ff_dpr_pktout_fifo.fifo_ptr_written   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1130 */
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WRITTEN_MSB 0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WRITTEN_LSB 0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WRITTEN_WIDTH 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WRITTEN_READ_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WRITTEN_WRITE_ACCESS 1
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WRITTEN_RESET 0x0
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WRITTEN_FIELD_MASK 0x00000001
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WRITTEN_GET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WRITTEN_SET(x) \
   ((x) & 0x00000001)
#define CAP_DPRMEM_CSR_CFW_FF_DPR_PKTOUT_FIFO_FIFO_PTR_WRITTEN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: cap_dpr_csr::cfg_global_hw                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1313 */
typedef struct {
   volatile uint32_t cfg_global_hw_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_global_hw_1_2; /**< Offset 0x4 (R/W) */
} Cap_dpr_csr_cfg_global_hw, *PTR_Cap_dpr_csr_cfg_global_hw;

/* Typedef for Wide Register: cap_dpr_csr::cfg_global_1                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1333 */
typedef struct {
   volatile uint32_t cfg_global_1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_global_1_1_2; /**< Offset 0x4 (R/W) */
} Cap_dpr_csr_cfg_global_1, *PTR_Cap_dpr_csr_cfg_global_1;

/* Typedef for Wide Register: cap_dpr_csr::cfg_global_2                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1376 */
typedef struct {
   volatile uint32_t cfg_global_2_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_global_2_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_global_2_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_dpr_csr_cfg_global_2, *PTR_Cap_dpr_csr_cfg_global_2;

/* Typedef for Wide Register: cap_dpr_csr::cfg_global_err_code             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1397 */
typedef struct {
   volatile uint32_t cfg_global_err_code_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_global_err_code_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_global_err_code_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_dpr_csr_cfg_global_err_code, *PTR_Cap_dpr_csr_cfg_global_err_code;

/* Typedef for Wide Register: cap_dpr_csr::cfg_pkt_padding                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1425 */
typedef struct {
   volatile uint32_t cfg_pkt_padding_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_pkt_padding_1_2; /**< Offset 0x4 (R/W) */
} Cap_dpr_csr_cfg_pkt_padding, *PTR_Cap_dpr_csr_cfg_pkt_padding;

/* Typedef for Wide Register: cap_dpr_csr::cfg_pkt_truncation              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1437 */
typedef struct {
   volatile uint32_t cfg_pkt_truncation_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_pkt_truncation_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_pkt_truncation_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_dpr_csr_cfg_pkt_truncation, *PTR_Cap_dpr_csr_cfg_pkt_truncation;

/* Typedef for Wide Register: cap_dpr_csr::cfg_error_mask                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1449 */
typedef struct {
   volatile uint32_t cfg_error_mask_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_error_mask_1_2; /**< Offset 0x4 (R/W) */
} Cap_dpr_csr_cfg_error_mask, *PTR_Cap_dpr_csr_cfg_error_mask;

/* Typedef for Wide Register: cap_dpr_csr::cfg_interrupt_mask              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1478 */
typedef struct {
   volatile uint32_t cfg_interrupt_mask_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_interrupt_mask_1_2; /**< Offset 0x4 (R/W) */
} Cap_dpr_csr_cfg_interrupt_mask, *PTR_Cap_dpr_csr_cfg_interrupt_mask;

/* Typedef for Group: cap_dpr_csr::int_srams_ecc                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1552 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpr_csr_int_srams_ecc, *PTR_Cap_dpr_csr_int_srams_ecc;

/* Typedef for Group: cap_dpr_csr::int_groups                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1574 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_dpr_csr_int_groups, *PTR_Cap_dpr_csr_int_groups;

/* Typedef for Group: cap_dpr_csr::int_reg1                                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1575 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpr_csr_int_reg1, *PTR_Cap_dpr_csr_int_reg1;

/* Typedef for Group: cap_dpr_csr::int_reg2                                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1576 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpr_csr_int_reg2, *PTR_Cap_dpr_csr_int_reg2;

/* Typedef for Group: cap_dpr_csr::int_fifo                                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1577 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpr_csr_int_fifo, *PTR_Cap_dpr_csr_int_fifo;

/* Typedef for Group: cap_dpr_csr::int_flop_fifo_0                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1579 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpr_csr_int_flop_fifo_0, *PTR_Cap_dpr_csr_int_flop_fifo_0;

/* Typedef for Group: cap_dpr_csr::int_flop_fifo_1                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1581 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpr_csr_int_flop_fifo_1, *PTR_Cap_dpr_csr_int_flop_fifo_1;

/* Typedef for Group: cap_dpr_csr::int_credit                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1586 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpr_csr_int_credit, *PTR_Cap_dpr_csr_int_credit;

/* Typedef for Group: cap_dpr_csr::int_spare                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1588 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_dpr_csr_int_spare, *PTR_Cap_dpr_csr_int_spare;

/* Typedef for Wide Register: cap_dprhdrfld_csr::cfg_ingress_rw_phv_info   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 10 */
typedef struct {
   volatile uint32_t cfg_ingress_rw_phv_info_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_ingress_rw_phv_info_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprhdrfld_csr_cfg_ingress_rw_phv_info,
  *PTR_Cap_dprhdrfld_csr_cfg_ingress_rw_phv_info;

/* Typedef for Addressmap: cap_dprhdrfld_csr                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 37 */
typedef struct {
   volatile Cap_dprhdrfld_csr_cfg_ingress_rw_phv_info cfg_ingress_rw_phv_info[0x4]; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x3e0];
   volatile uint32_t cfg_hdrfld_info[0x100]; /**< Offset 0x400 (R/W) */
   volatile uint32_t cfg_spare_hdrfld[0x4]; /**< Offset 0x800 (R/W) */
   uint8_t _pad1[0x7f0];
} Cap_dprhdrfld_csr, *PTR_Cap_dprhdrfld_csr;

/* Typedef for Addressmap: cap_dprcfg_csr                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 66 */
typedef struct {
   volatile uint32_t cfg_static_field[0x40]; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x100];
   volatile uint32_t cfg_spare_cfg[0x80]; /**< Offset 0x200 (R/W) */
} Cap_dprcfg_csr, *PTR_Cap_dprcfg_csr;

/* Typedef for Wide Register: cap_dprstats_csr::sym_phv0_capture           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 94 */
typedef struct {
   volatile uint32_t sym_phv0_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_phv0_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_phv0_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_phv0_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_phv0_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_phv0_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_phv0_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_phv0_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_phv0_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_phv0_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_phv0_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_phv0_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_phv0_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_phv0_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_phv0_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_phv0_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_phv0_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_phv0_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_phv0_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_phv0_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_phv0_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_phv0_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_phv0_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_phv0_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_phv0_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_phv0_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_phv0_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_phv0_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_phv0_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_phv0_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_phv0_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_phv0_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dprstats_csr_sym_phv0_capture, *PTR_Cap_dprstats_csr_sym_phv0_capture;

/* Typedef for Wide Register: cap_dprstats_csr::sym_phv1_capture           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 100 */
typedef struct {
   volatile uint32_t sym_phv1_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_phv1_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_phv1_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_phv1_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_phv1_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_phv1_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_phv1_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_phv1_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_phv1_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_phv1_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_phv1_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_phv1_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_phv1_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_phv1_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_phv1_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_phv1_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_phv1_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_phv1_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_phv1_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_phv1_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_phv1_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_phv1_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_phv1_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_phv1_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_phv1_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_phv1_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_phv1_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_phv1_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_phv1_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_phv1_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_phv1_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_phv1_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dprstats_csr_sym_phv1_capture, *PTR_Cap_dprstats_csr_sym_phv1_capture;

/* Typedef for Wide Register: cap_dprstats_csr::sym_phv2_capture           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 106 */
typedef struct {
   volatile uint32_t sym_phv2_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_phv2_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_phv2_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_phv2_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_phv2_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_phv2_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_phv2_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_phv2_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_phv2_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_phv2_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_phv2_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_phv2_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_phv2_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_phv2_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_phv2_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_phv2_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_phv2_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_phv2_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_phv2_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_phv2_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_phv2_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_phv2_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_phv2_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_phv2_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_phv2_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_phv2_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_phv2_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_phv2_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_phv2_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_phv2_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_phv2_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_phv2_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dprstats_csr_sym_phv2_capture, *PTR_Cap_dprstats_csr_sym_phv2_capture;

/* Typedef for Wide Register: cap_dprstats_csr::sym_phv3_capture           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 112 */
typedef struct {
   volatile uint32_t sym_phv3_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_phv3_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_phv3_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_phv3_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_phv3_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_phv3_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_phv3_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_phv3_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_phv3_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_phv3_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_phv3_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_phv3_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_phv3_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_phv3_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_phv3_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_phv3_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_phv3_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_phv3_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_phv3_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_phv3_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_phv3_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_phv3_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_phv3_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_phv3_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_phv3_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_phv3_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_phv3_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_phv3_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_phv3_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_phv3_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_phv3_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_phv3_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dprstats_csr_sym_phv3_capture, *PTR_Cap_dprstats_csr_sym_phv3_capture;

/* Typedef for Wide Register: cap_dprstats_csr::sym_phv4_capture           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 118 */
typedef struct {
   volatile uint32_t sym_phv4_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_phv4_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_phv4_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_phv4_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_phv4_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_phv4_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_phv4_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_phv4_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_phv4_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_phv4_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_phv4_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_phv4_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_phv4_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_phv4_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_phv4_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_phv4_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_phv4_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_phv4_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_phv4_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_phv4_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_phv4_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_phv4_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_phv4_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_phv4_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_phv4_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_phv4_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_phv4_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_phv4_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_phv4_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_phv4_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_phv4_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_phv4_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dprstats_csr_sym_phv4_capture, *PTR_Cap_dprstats_csr_sym_phv4_capture;

/* Typedef for Wide Register: cap_dprstats_csr::sym_phv5_capture           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 124 */
typedef struct {
   volatile uint32_t sym_phv5_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_phv5_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_phv5_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_phv5_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_phv5_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_phv5_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_phv5_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_phv5_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_phv5_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_phv5_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_phv5_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_phv5_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_phv5_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_phv5_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_phv5_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_phv5_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_phv5_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_phv5_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_phv5_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_phv5_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_phv5_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_phv5_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_phv5_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_phv5_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_phv5_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_phv5_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_phv5_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_phv5_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_phv5_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_phv5_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_phv5_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_phv5_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dprstats_csr_sym_phv5_capture, *PTR_Cap_dprstats_csr_sym_phv5_capture;

/* Typedef for Wide Register: cap_dprstats_csr::sym_ohi_capture            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 130 */
typedef struct {
   volatile uint32_t sym_ohi_capture_0_32; /**< Offset 0x0 (R) */
   volatile uint32_t sym_ohi_capture_1_32; /**< Offset 0x4 (R) */
   volatile uint32_t sym_ohi_capture_2_32; /**< Offset 0x8 (R) */
   volatile uint32_t sym_ohi_capture_3_32; /**< Offset 0xc (R) */
   volatile uint32_t sym_ohi_capture_4_32; /**< Offset 0x10 (R) */
   volatile uint32_t sym_ohi_capture_5_32; /**< Offset 0x14 (R) */
   volatile uint32_t sym_ohi_capture_6_32; /**< Offset 0x18 (R) */
   volatile uint32_t sym_ohi_capture_7_32; /**< Offset 0x1c (R) */
   volatile uint32_t sym_ohi_capture_8_32; /**< Offset 0x20 (R) */
   volatile uint32_t sym_ohi_capture_9_32; /**< Offset 0x24 (R) */
   volatile uint32_t sym_ohi_capture_10_32; /**< Offset 0x28 (R) */
   volatile uint32_t sym_ohi_capture_11_32; /**< Offset 0x2c (R) */
   volatile uint32_t sym_ohi_capture_12_32; /**< Offset 0x30 (R) */
   volatile uint32_t sym_ohi_capture_13_32; /**< Offset 0x34 (R) */
   volatile uint32_t sym_ohi_capture_14_32; /**< Offset 0x38 (R) */
   volatile uint32_t sym_ohi_capture_15_32; /**< Offset 0x3c (R) */
   volatile uint32_t sym_ohi_capture_16_32; /**< Offset 0x40 (R) */
   volatile uint32_t sym_ohi_capture_17_32; /**< Offset 0x44 (R) */
   volatile uint32_t sym_ohi_capture_18_32; /**< Offset 0x48 (R) */
   volatile uint32_t sym_ohi_capture_19_32; /**< Offset 0x4c (R) */
   volatile uint32_t sym_ohi_capture_20_32; /**< Offset 0x50 (R) */
   volatile uint32_t sym_ohi_capture_21_32; /**< Offset 0x54 (R) */
   volatile uint32_t sym_ohi_capture_22_32; /**< Offset 0x58 (R) */
   volatile uint32_t sym_ohi_capture_23_32; /**< Offset 0x5c (R) */
   volatile uint32_t sym_ohi_capture_24_32; /**< Offset 0x60 (R) */
   volatile uint32_t sym_ohi_capture_25_32; /**< Offset 0x64 (R) */
   volatile uint32_t sym_ohi_capture_26_32; /**< Offset 0x68 (R) */
   volatile uint32_t sym_ohi_capture_27_32; /**< Offset 0x6c (R) */
   volatile uint32_t sym_ohi_capture_28_32; /**< Offset 0x70 (R) */
   volatile uint32_t sym_ohi_capture_29_32; /**< Offset 0x74 (R) */
   volatile uint32_t sym_ohi_capture_30_32; /**< Offset 0x78 (R) */
   volatile uint32_t sym_ohi_capture_31_32; /**< Offset 0x7c (R) */
} Cap_dprstats_csr_sym_ohi_capture, *PTR_Cap_dprstats_csr_sym_ohi_capture;

/* Typedef for Wide Register: cap_dprstats_csr::sta_flop_fifo              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 178 */
typedef struct {
   volatile uint32_t sta_flop_fifo_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_flop_fifo_1_2; /**< Offset 0x4 (R) */
} Cap_dprstats_csr_sta_flop_fifo, *PTR_Cap_dprstats_csr_sta_flop_fifo;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_interface              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 228 */
typedef struct {
   volatile uint32_t CNT_interface_0_11; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_interface_1_11; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_interface_2_11; /**< Offset 0x8 (R/W) */
   volatile uint32_t CNT_interface_3_11; /**< Offset 0xc (R/W) */
   volatile uint32_t CNT_interface_4_11; /**< Offset 0x10 (R/W) */
   volatile uint32_t CNT_interface_5_11; /**< Offset 0x14 (R/W) */
   volatile uint32_t CNT_interface_6_11; /**< Offset 0x18 (R/W) */
   volatile uint32_t CNT_interface_7_11; /**< Offset 0x1c (R/W) */
   volatile uint32_t CNT_interface_8_11; /**< Offset 0x20 (R/W) */
   volatile uint32_t CNT_interface_9_11; /**< Offset 0x24 (R/W) */
   volatile uint32_t CNT_interface_10_11; /**< Offset 0x28 (R/W) */
   uint8_t _pad0[0x14];
} Cap_dprstats_csr_CNT_interface, *PTR_Cap_dprstats_csr_CNT_interface;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_drop                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 244 */
typedef struct {
   volatile uint32_t CNT_drop_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_drop_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_drop_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_dprstats_csr_CNT_drop, *PTR_Cap_dprstats_csr_CNT_drop;

/* Typedef for Wide Register: cap_dprstats_csr::SAT_dpr_err                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 249 */
typedef struct {
   volatile uint32_t SAT_dpr_err_0_9; /**< Offset 0x0 (R/W) */
   volatile uint32_t SAT_dpr_err_1_9; /**< Offset 0x4 (R/W) */
   volatile uint32_t SAT_dpr_err_2_9; /**< Offset 0x8 (R/W) */
   volatile uint32_t SAT_dpr_err_3_9; /**< Offset 0xc (R/W) */
   volatile uint32_t SAT_dpr_err_4_9; /**< Offset 0x10 (R/W) */
   volatile uint32_t SAT_dpr_err_5_9; /**< Offset 0x14 (R/W) */
   volatile uint32_t SAT_dpr_err_6_9; /**< Offset 0x18 (R/W) */
   volatile uint32_t SAT_dpr_err_7_9; /**< Offset 0x1c (R/W) */
   volatile uint32_t SAT_dpr_err_8_9; /**< Offset 0x20 (R/W) */
   uint8_t _pad0[0x1c];
} Cap_dprstats_csr_SAT_dpr_err, *PTR_Cap_dprstats_csr_SAT_dpr_err;

/* Typedef for Wide Register: cap_dprstats_csr::SAT_dpr_ff_err             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 291 */
typedef struct {
   volatile uint32_t SAT_dpr_ff_err_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t SAT_dpr_ff_err_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t SAT_dpr_ff_err_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_dprstats_csr_SAT_dpr_ff_err, *PTR_Cap_dprstats_csr_SAT_dpr_ff_err;

/* Typedef for Wide Register: cap_dprstats_csr::SAT_dpr_flop_ff_ovfl_err   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 306 */
typedef struct {
   volatile uint32_t SAT_dpr_flop_ff_ovfl_err_0_6; /**< Offset 0x0 (R/W) */
   volatile uint32_t SAT_dpr_flop_ff_ovfl_err_1_6; /**< Offset 0x4 (R/W) */
   volatile uint32_t SAT_dpr_flop_ff_ovfl_err_2_6; /**< Offset 0x8 (R/W) */
   volatile uint32_t SAT_dpr_flop_ff_ovfl_err_3_6; /**< Offset 0xc (R/W) */
   volatile uint32_t SAT_dpr_flop_ff_ovfl_err_4_6; /**< Offset 0x10 (R/W) */
   volatile uint32_t SAT_dpr_flop_ff_ovfl_err_5_6; /**< Offset 0x14 (R/W) */
   uint8_t _pad0[0x8];
} Cap_dprstats_csr_SAT_dpr_flop_ff_ovfl_err,
  *PTR_Cap_dprstats_csr_SAT_dpr_flop_ff_ovfl_err;

/* Typedef for Wide Register: cap_dprstats_csr::SAT_dpr_flop_ff_undflow_err */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 332 */
typedef struct {
   volatile uint32_t SAT_dpr_flop_ff_undflow_err_0_6; /**< Offset 0x0 (R/W) */
   volatile uint32_t SAT_dpr_flop_ff_undflow_err_1_6; /**< Offset 0x4 (R/W) */
   volatile uint32_t SAT_dpr_flop_ff_undflow_err_2_6; /**< Offset 0x8 (R/W) */
   volatile uint32_t SAT_dpr_flop_ff_undflow_err_3_6; /**< Offset 0xc (R/W) */
   volatile uint32_t SAT_dpr_flop_ff_undflow_err_4_6; /**< Offset 0x10 (R/W) */
   volatile uint32_t SAT_dpr_flop_ff_undflow_err_5_6; /**< Offset 0x14 (R/W) */
   uint8_t _pad0[0x8];
} Cap_dprstats_csr_SAT_dpr_flop_ff_undflow_err,
  *PTR_Cap_dprstats_csr_SAT_dpr_flop_ff_undflow_err;

/* Typedef for Wide Register: cap_dprstats_csr::SAT_dpr_spare_err          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 369 */
typedef struct {
   volatile uint32_t SAT_dpr_spare_err_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t SAT_dpr_spare_err_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t SAT_dpr_spare_err_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t SAT_dpr_spare_err_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t SAT_dpr_spare_err_4_8; /**< Offset 0x10 (R/W) */
   volatile uint32_t SAT_dpr_spare_err_5_8; /**< Offset 0x14 (R/W) */
   volatile uint32_t SAT_dpr_spare_err_6_8; /**< Offset 0x18 (R/W) */
   volatile uint32_t SAT_dpr_spare_err_7_8; /**< Offset 0x1c (R/W) */
} Cap_dprstats_csr_SAT_dpr_spare_err, *PTR_Cap_dprstats_csr_SAT_dpr_spare_err;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_ecc_err                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 407 */
typedef struct {
   volatile uint32_t CNT_ecc_err_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ecc_err_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_ecc_err_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_dprstats_csr_CNT_ecc_err, *PTR_Cap_dprstats_csr_CNT_ecc_err;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_phv                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 412 */
typedef struct {
   volatile uint32_t CNT_dpr_phv_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_phv_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_phv, *PTR_Cap_dprstats_csr_CNT_dpr_phv;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_ohi                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 418 */
typedef struct {
   volatile uint32_t CNT_dpr_ohi_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_ohi_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_ohi, *PTR_Cap_dprstats_csr_CNT_dpr_ohi;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_pktin              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 424 */
typedef struct {
   volatile uint32_t CNT_dpr_pktin_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_pktin_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_pktin, *PTR_Cap_dprstats_csr_CNT_dpr_pktin;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_pktout             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 430 */
typedef struct {
   volatile uint32_t CNT_dpr_pktout_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_pktout_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_pktout, *PTR_Cap_dprstats_csr_CNT_dpr_pktout;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_phv_drop           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 436 */
typedef struct {
   volatile uint32_t CNT_dpr_phv_drop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_phv_drop_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_phv_drop, *PTR_Cap_dprstats_csr_CNT_dpr_phv_drop;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_phv_no_data        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 442 */
typedef struct {
   volatile uint32_t CNT_dpr_phv_no_data_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_phv_no_data_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_phv_no_data,
  *PTR_Cap_dprstats_csr_CNT_dpr_phv_no_data;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_phv_drop_no_data   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 448 */
typedef struct {
   volatile uint32_t CNT_dpr_phv_drop_no_data_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_phv_drop_no_data_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_phv_drop_no_data,
  *PTR_Cap_dprstats_csr_CNT_dpr_phv_drop_no_data;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_phv_drop_no_data_drop */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 454 */
typedef struct {
   volatile uint32_t CNT_dpr_phv_drop_no_data_drop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_phv_drop_no_data_drop_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_phv_drop_no_data_drop,
  *PTR_Cap_dprstats_csr_CNT_dpr_phv_drop_no_data_drop;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_padded             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 460 */
typedef struct {
   volatile uint32_t CNT_dpr_padded_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_padded_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_padded, *PTR_Cap_dprstats_csr_CNT_dpr_padded;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_pktout_phv_drop    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 466 */
typedef struct {
   volatile uint32_t CNT_dpr_pktout_phv_drop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_pktout_phv_drop_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_pktout_phv_drop,
  *PTR_Cap_dprstats_csr_CNT_dpr_pktout_phv_drop;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_crc_rw             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 472 */
typedef struct {
   volatile uint32_t CNT_dpr_crc_rw_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_crc_rw_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_crc_rw, *PTR_Cap_dprstats_csr_CNT_dpr_crc_rw;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_csum_rw_0          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 478 */
typedef struct {
   volatile uint32_t CNT_dpr_csum_rw_0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_csum_rw_0_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_csum_rw_0, *PTR_Cap_dprstats_csr_CNT_dpr_csum_rw_0;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_csum_rw_1          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 483 */
typedef struct {
   volatile uint32_t CNT_dpr_csum_rw_1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_csum_rw_1_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_csum_rw_1, *PTR_Cap_dprstats_csr_CNT_dpr_csum_rw_1;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_csum_rw_2          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 488 */
typedef struct {
   volatile uint32_t CNT_dpr_csum_rw_2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_csum_rw_2_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_csum_rw_2, *PTR_Cap_dprstats_csr_CNT_dpr_csum_rw_2;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_csum_rw_3          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 493 */
typedef struct {
   volatile uint32_t CNT_dpr_csum_rw_3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_csum_rw_3_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_csum_rw_3, *PTR_Cap_dprstats_csr_CNT_dpr_csum_rw_3;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_csum_rw_4          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 498 */
typedef struct {
   volatile uint32_t CNT_dpr_csum_rw_4_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_csum_rw_4_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_csum_rw_4, *PTR_Cap_dprstats_csr_CNT_dpr_csum_rw_4;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_0            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 503 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_0_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_0, *PTR_Cap_dprstats_csr_CNT_dpr_spare_0;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_1            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 509 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_1_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_1, *PTR_Cap_dprstats_csr_CNT_dpr_spare_1;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_2            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 515 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_2_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_2, *PTR_Cap_dprstats_csr_CNT_dpr_spare_2;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_3            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 521 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_3_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_3, *PTR_Cap_dprstats_csr_CNT_dpr_spare_3;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_4            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 527 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_4_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_4_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_4, *PTR_Cap_dprstats_csr_CNT_dpr_spare_4;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_5            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 533 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_5_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_5_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_5, *PTR_Cap_dprstats_csr_CNT_dpr_spare_5;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_6            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 539 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_6_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_6_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_6, *PTR_Cap_dprstats_csr_CNT_dpr_spare_6;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_7            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 545 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_7_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_7_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_7, *PTR_Cap_dprstats_csr_CNT_dpr_spare_7;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_8            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 551 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_8_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_8_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_8, *PTR_Cap_dprstats_csr_CNT_dpr_spare_8;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_9            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 557 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_9_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_9_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_9, *PTR_Cap_dprstats_csr_CNT_dpr_spare_9;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_10           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 563 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_10_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_10_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_10, *PTR_Cap_dprstats_csr_CNT_dpr_spare_10;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_11           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 569 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_11_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_11_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_11, *PTR_Cap_dprstats_csr_CNT_dpr_spare_11;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_12           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 575 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_12_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_12_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_12, *PTR_Cap_dprstats_csr_CNT_dpr_spare_12;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_13           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 581 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_13_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_13_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_13, *PTR_Cap_dprstats_csr_CNT_dpr_spare_13;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_14           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 587 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_14_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_14_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_14, *PTR_Cap_dprstats_csr_CNT_dpr_spare_14;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_15           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 593 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_15_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_15_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_15, *PTR_Cap_dprstats_csr_CNT_dpr_spare_15;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_byte_0       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 599 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_byte_0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_byte_0_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_byte_0,
  *PTR_Cap_dprstats_csr_CNT_dpr_spare_byte_0;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_byte_1       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 605 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_byte_1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_byte_1_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_byte_1,
  *PTR_Cap_dprstats_csr_CNT_dpr_spare_byte_1;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_byte_2       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 611 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_byte_2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_byte_2_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_byte_2,
  *PTR_Cap_dprstats_csr_CNT_dpr_spare_byte_2;

/* Typedef for Wide Register: cap_dprstats_csr::CNT_dpr_spare_byte_3       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 617 */
typedef struct {
   volatile uint32_t CNT_dpr_spare_byte_3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_dpr_spare_byte_3_1_2; /**< Offset 0x4 (R/W) */
} Cap_dprstats_csr_CNT_dpr_spare_byte_3,
  *PTR_Cap_dprstats_csr_CNT_dpr_spare_byte_3;

/* Typedef for Addressmap: cap_dprstats_csr                                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 623 */
typedef struct {
   volatile uint32_t cfg_capture; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x1c];
   volatile uint32_t cfg_spare_stats[0x8]; /**< Offset 0x20 (R/W) */
   uint8_t _pad1[0x40];
   volatile Cap_dprstats_csr_sym_phv0_capture sym_phv0_capture; /**< Offset 0x80 (R) */
   volatile Cap_dprstats_csr_sym_phv1_capture sym_phv1_capture; /**< Offset 0x100 (R) */
   volatile Cap_dprstats_csr_sym_phv2_capture sym_phv2_capture; /**< Offset 0x180 (R) */
   volatile Cap_dprstats_csr_sym_phv3_capture sym_phv3_capture; /**< Offset 0x200 (R) */
   volatile Cap_dprstats_csr_sym_phv4_capture sym_phv4_capture; /**< Offset 0x280 (R) */
   volatile Cap_dprstats_csr_sym_phv5_capture sym_phv5_capture; /**< Offset 0x300 (R) */
   volatile Cap_dprstats_csr_sym_ohi_capture sym_ohi_capture; /**< Offset 0x380 (R) */
   volatile uint32_t sym_pktin_info_capture; /**< Offset 0x400 (R) */
   volatile uint32_t sta_spare; /**< Offset 0x404 (R) */
   volatile uint32_t sta_credit; /**< Offset 0x408 (R) */
   volatile uint32_t sta_fifo; /**< Offset 0x40c (R) */
   volatile Cap_dprstats_csr_sta_flop_fifo sta_flop_fifo; /**< Offset 0x410 (R) */
   uint8_t _pad2[0x28];
   volatile Cap_dprstats_csr_CNT_interface CNT_interface; /**< Offset 0x440 (R/W) */
   volatile Cap_dprstats_csr_CNT_drop CNT_drop; /**< Offset 0x480 (R/W) */
   uint8_t _pad3[0x30];
   volatile Cap_dprstats_csr_SAT_dpr_err SAT_dpr_err; /**< Offset 0x4c0 (R/W) */
   volatile Cap_dprstats_csr_SAT_dpr_ff_err SAT_dpr_ff_err; /**< Offset 0x500 (R/W) */
   uint8_t _pad4[0x10];
   volatile Cap_dprstats_csr_SAT_dpr_flop_ff_ovfl_err SAT_dpr_flop_ff_ovfl_err; /**< Offset 0x520 (R/W) */
   volatile Cap_dprstats_csr_SAT_dpr_flop_ff_undflow_err SAT_dpr_flop_ff_undflow_err; /**< Offset 0x540 (R/W) */
   volatile uint32_t SAT_dpr_credit_err; /**< Offset 0x560 (R/W) */
   uint8_t _pad5[0x1c];
   volatile Cap_dprstats_csr_SAT_dpr_spare_err SAT_dpr_spare_err; /**< Offset 0x580 (R/W) */
   volatile Cap_dprstats_csr_CNT_ecc_err CNT_ecc_err; /**< Offset 0x5a0 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_phv CNT_dpr_phv; /**< Offset 0x5b0 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_ohi CNT_dpr_ohi; /**< Offset 0x5b8 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_pktin CNT_dpr_pktin; /**< Offset 0x5c0 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_pktout CNT_dpr_pktout; /**< Offset 0x5c8 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_phv_drop CNT_dpr_phv_drop; /**< Offset 0x5d0 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_phv_no_data CNT_dpr_phv_no_data; /**< Offset 0x5d8 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_phv_drop_no_data CNT_dpr_phv_drop_no_data; /**< Offset 0x5e0 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_phv_drop_no_data_drop CNT_dpr_phv_drop_no_data_drop; /**< Offset 0x5e8 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_padded CNT_dpr_padded; /**< Offset 0x5f0 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_pktout_phv_drop CNT_dpr_pktout_phv_drop; /**< Offset 0x5f8 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_crc_rw CNT_dpr_crc_rw; /**< Offset 0x600 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_csum_rw_0 CNT_dpr_csum_rw_0; /**< Offset 0x608 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_csum_rw_1 CNT_dpr_csum_rw_1; /**< Offset 0x610 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_csum_rw_2 CNT_dpr_csum_rw_2; /**< Offset 0x618 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_csum_rw_3 CNT_dpr_csum_rw_3; /**< Offset 0x620 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_csum_rw_4 CNT_dpr_csum_rw_4; /**< Offset 0x628 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_0 CNT_dpr_spare_0; /**< Offset 0x630 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_1 CNT_dpr_spare_1; /**< Offset 0x638 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_2 CNT_dpr_spare_2; /**< Offset 0x640 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_3 CNT_dpr_spare_3; /**< Offset 0x648 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_4 CNT_dpr_spare_4; /**< Offset 0x650 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_5 CNT_dpr_spare_5; /**< Offset 0x658 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_6 CNT_dpr_spare_6; /**< Offset 0x660 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_7 CNT_dpr_spare_7; /**< Offset 0x668 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_8 CNT_dpr_spare_8; /**< Offset 0x670 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_9 CNT_dpr_spare_9; /**< Offset 0x678 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_10 CNT_dpr_spare_10; /**< Offset 0x680 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_11 CNT_dpr_spare_11; /**< Offset 0x688 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_12 CNT_dpr_spare_12; /**< Offset 0x690 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_13 CNT_dpr_spare_13; /**< Offset 0x698 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_14 CNT_dpr_spare_14; /**< Offset 0x6a0 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_15 CNT_dpr_spare_15; /**< Offset 0x6a8 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_byte_0 CNT_dpr_spare_byte_0; /**< Offset 0x6b0 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_byte_1 CNT_dpr_spare_byte_1; /**< Offset 0x6b8 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_byte_2 CNT_dpr_spare_byte_2; /**< Offset 0x6c0 (R/W) */
   volatile Cap_dprstats_csr_CNT_dpr_spare_byte_3 CNT_dpr_spare_byte_3; /**< Offset 0x6c8 (R/W) */
   uint8_t _pad6[0x130];
} Cap_dprstats_csr, *PTR_Cap_dprstats_csr;

/* Typedef for Wide Register: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram::entry */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 641 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   volatile uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_dprmem_csr_dhs_dpr_pktin_fifo_sram_entry,
  *PTR_Cap_dprmem_csr_dhs_dpr_pktin_fifo_sram_entry;

/* Typedef for Wide Memory: cap_dprmem_csr::dhs_dpr_pktin_fifo_sram        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 634 */
typedef struct {
   volatile Cap_dprmem_csr_dhs_dpr_pktin_fifo_sram_entry entry[0x340]; /**< Offset 0x0 (R/W) */
} Cap_dprmem_csr_dhs_dpr_pktin_fifo_sram,
  *PTR_Cap_dprmem_csr_dhs_dpr_pktin_fifo_sram;

/* Typedef for Wide Register: cap_dprmem_csr::sta_srams_ecc_dpr_pktin_fifo */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 657 */
typedef struct {
   volatile uint32_t sta_srams_ecc_dpr_pktin_fifo_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_srams_ecc_dpr_pktin_fifo_1_2; /**< Offset 0x4 (R) */
} Cap_dprmem_csr_sta_srams_ecc_dpr_pktin_fifo,
  *PTR_Cap_dprmem_csr_sta_srams_ecc_dpr_pktin_fifo;

/* Typedef for Wide Register: cap_dprmem_csr::dhs_dpr_csum_fifo_sram::entry */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 731 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   volatile uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_dprmem_csr_dhs_dpr_csum_fifo_sram_entry,
  *PTR_Cap_dprmem_csr_dhs_dpr_csum_fifo_sram_entry;

/* Typedef for Wide Memory: cap_dprmem_csr::dhs_dpr_csum_fifo_sram         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 724 */
typedef struct {
   volatile Cap_dprmem_csr_dhs_dpr_csum_fifo_sram_entry entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_dprmem_csr_dhs_dpr_csum_fifo_sram,
  *PTR_Cap_dprmem_csr_dhs_dpr_csum_fifo_sram;

/* Typedef for Wide Register: cap_dprmem_csr::sta_srams_ecc_dpr_csum_fifo  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 747 */
typedef struct {
   volatile uint32_t sta_srams_ecc_dpr_csum_fifo_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_srams_ecc_dpr_csum_fifo_1_2; /**< Offset 0x4 (R) */
} Cap_dprmem_csr_sta_srams_ecc_dpr_csum_fifo,
  *PTR_Cap_dprmem_csr_sta_srams_ecc_dpr_csum_fifo;

/* Typedef for Wide Register: cap_dprmem_csr::dhs_dpr_phv_fifo_sram::entry */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 821 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   volatile uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_dprmem_csr_dhs_dpr_phv_fifo_sram_entry,
  *PTR_Cap_dprmem_csr_dhs_dpr_phv_fifo_sram_entry;

/* Typedef for Wide Memory: cap_dprmem_csr::dhs_dpr_phv_fifo_sram          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 814 */
typedef struct {
   volatile Cap_dprmem_csr_dhs_dpr_phv_fifo_sram_entry entry[0x40]; /**< Offset 0x0 (R/W) */
} Cap_dprmem_csr_dhs_dpr_phv_fifo_sram,
  *PTR_Cap_dprmem_csr_dhs_dpr_phv_fifo_sram;

/* Typedef for Wide Register: cap_dprmem_csr::sta_srams_ecc_dpr_phv_fifo   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 837 */
typedef struct {
   volatile uint32_t sta_srams_ecc_dpr_phv_fifo_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_srams_ecc_dpr_phv_fifo_1_2; /**< Offset 0x4 (R) */
} Cap_dprmem_csr_sta_srams_ecc_dpr_phv_fifo,
  *PTR_Cap_dprmem_csr_sta_srams_ecc_dpr_phv_fifo;

/* Typedef for Wide Register: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram::entry */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 911 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_dprmem_csr_dhs_dpr_ohi_fifo_sram_entry,
  *PTR_Cap_dprmem_csr_dhs_dpr_ohi_fifo_sram_entry;

/* Typedef for Wide Memory: cap_dprmem_csr::dhs_dpr_ohi_fifo_sram          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 904 */
typedef struct {
   volatile Cap_dprmem_csr_dhs_dpr_ohi_fifo_sram_entry entry[0x10]; /**< Offset 0x0 (R/W) */
} Cap_dprmem_csr_dhs_dpr_ohi_fifo_sram,
  *PTR_Cap_dprmem_csr_dhs_dpr_ohi_fifo_sram;

/* Typedef for Wide Register: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram::entry */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1001 */
typedef struct {
   volatile uint32_t entry_0_64; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_64; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_64; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_64; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_64; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_64; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_64; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_64; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_64; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_64; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_64; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_64; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_64; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_64; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_64; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_64; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_64; /**< Offset 0x40 (R/W) */
   volatile uint32_t entry_17_64; /**< Offset 0x44 (R/W) */
   volatile uint32_t entry_18_64; /**< Offset 0x48 (R/W) */
   volatile uint32_t entry_19_64; /**< Offset 0x4c (R/W) */
   volatile uint32_t entry_20_64; /**< Offset 0x50 (R/W) */
   volatile uint32_t entry_21_64; /**< Offset 0x54 (R/W) */
   volatile uint32_t entry_22_64; /**< Offset 0x58 (R/W) */
   volatile uint32_t entry_23_64; /**< Offset 0x5c (R/W) */
   volatile uint32_t entry_24_64; /**< Offset 0x60 (R/W) */
   volatile uint32_t entry_25_64; /**< Offset 0x64 (R/W) */
   volatile uint32_t entry_26_64; /**< Offset 0x68 (R/W) */
   volatile uint32_t entry_27_64; /**< Offset 0x6c (R/W) */
   volatile uint32_t entry_28_64; /**< Offset 0x70 (R/W) */
   volatile uint32_t entry_29_64; /**< Offset 0x74 (R/W) */
   volatile uint32_t entry_30_64; /**< Offset 0x78 (R/W) */
   volatile uint32_t entry_31_64; /**< Offset 0x7c (R/W) */
   volatile uint32_t entry_32_64; /**< Offset 0x80 (R/W) */
   volatile uint32_t entry_33_64; /**< Offset 0x84 (R/W) */
   volatile uint32_t entry_34_64; /**< Offset 0x88 (R/W) */
   volatile uint32_t entry_35_64; /**< Offset 0x8c (R/W) */
   volatile uint32_t entry_36_64; /**< Offset 0x90 (R/W) */
   volatile uint32_t entry_37_64; /**< Offset 0x94 (R/W) */
   volatile uint32_t entry_38_64; /**< Offset 0x98 (R/W) */
   volatile uint32_t entry_39_64; /**< Offset 0x9c (R/W) */
   volatile uint32_t entry_40_64; /**< Offset 0xa0 (R/W) */
   uint32_t entry_41_64; /**< Offset 0xa4 (R/W) */
   uint32_t entry_42_64; /**< Offset 0xa8 (R/W) */
   uint32_t entry_43_64; /**< Offset 0xac (R/W) */
   uint32_t entry_44_64; /**< Offset 0xb0 (R/W) */
   uint32_t entry_45_64; /**< Offset 0xb4 (R/W) */
   uint32_t entry_46_64; /**< Offset 0xb8 (R/W) */
   uint32_t entry_47_64; /**< Offset 0xbc (R/W) */
   uint32_t entry_48_64; /**< Offset 0xc0 (R/W) */
   uint32_t entry_49_64; /**< Offset 0xc4 (R/W) */
   uint32_t entry_50_64; /**< Offset 0xc8 (R/W) */
   uint32_t entry_51_64; /**< Offset 0xcc (R/W) */
   uint32_t entry_52_64; /**< Offset 0xd0 (R/W) */
   uint32_t entry_53_64; /**< Offset 0xd4 (R/W) */
   uint32_t entry_54_64; /**< Offset 0xd8 (R/W) */
   uint32_t entry_55_64; /**< Offset 0xdc (R/W) */
   uint32_t entry_56_64; /**< Offset 0xe0 (R/W) */
   uint32_t entry_57_64; /**< Offset 0xe4 (R/W) */
   uint32_t entry_58_64; /**< Offset 0xe8 (R/W) */
   uint32_t entry_59_64; /**< Offset 0xec (R/W) */
   uint32_t entry_60_64; /**< Offset 0xf0 (R/W) */
   uint32_t entry_61_64; /**< Offset 0xf4 (R/W) */
   uint32_t entry_62_64; /**< Offset 0xf8 (R/W) */
   uint32_t entry_63_64; /**< Offset 0xfc (R/W) */
} Cap_dprmem_csr_dhs_dpr_ptr_fifo_sram_entry,
  *PTR_Cap_dprmem_csr_dhs_dpr_ptr_fifo_sram_entry;

/* Typedef for Wide Memory: cap_dprmem_csr::dhs_dpr_ptr_fifo_sram          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 994 */
typedef struct {
   volatile Cap_dprmem_csr_dhs_dpr_ptr_fifo_sram_entry entry[0x20]; /**< Offset 0x0 (R/W) */
} Cap_dprmem_csr_dhs_dpr_ptr_fifo_sram,
  *PTR_Cap_dprmem_csr_dhs_dpr_ptr_fifo_sram;

/* Typedef for Wide Register: cap_dprmem_csr::sta_srams_ecc_dpr_ptr_fifo   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1017 */
typedef struct {
   volatile uint32_t sta_srams_ecc_dpr_ptr_fifo_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_srams_ecc_dpr_ptr_fifo_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_srams_ecc_dpr_ptr_fifo_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_dprmem_csr_sta_srams_ecc_dpr_ptr_fifo,
  *PTR_Cap_dprmem_csr_sta_srams_ecc_dpr_ptr_fifo;

/* Typedef for Wide Register: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram::entry */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1091 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   volatile uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_dprmem_csr_dhs_dpr_pktout_fifo_sram_entry,
  *PTR_Cap_dprmem_csr_dhs_dpr_pktout_fifo_sram_entry;

/* Typedef for Wide Memory: cap_dprmem_csr::dhs_dpr_pktout_fifo_sram       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1084 */
typedef struct {
   volatile Cap_dprmem_csr_dhs_dpr_pktout_fifo_sram_entry entry[0x10]; /**< Offset 0x0 (R/W) */
} Cap_dprmem_csr_dhs_dpr_pktout_fifo_sram,
  *PTR_Cap_dprmem_csr_dhs_dpr_pktout_fifo_sram;

/* Typedef for Wide Register: cap_dprmem_csr::sta_srams_ecc_dpr_pktout_fifo */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1107 */
typedef struct {
   volatile uint32_t sta_srams_ecc_dpr_pktout_fifo_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_srams_ecc_dpr_pktout_fifo_1_2; /**< Offset 0x4 (R) */
} Cap_dprmem_csr_sta_srams_ecc_dpr_pktout_fifo,
  *PTR_Cap_dprmem_csr_sta_srams_ecc_dpr_pktout_fifo;

/* Typedef for Addressmap: cap_dprmem_csr                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1174 */
typedef struct {
   Cap_dprmem_csr_dhs_dpr_pktin_fifo_sram dhs_dpr_pktin_fifo_sram; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_dpr_pktin_fifo; /**< Offset 0x20000 (R/W) */
   uint8_t _pad0[0x4];
   volatile Cap_dprmem_csr_sta_srams_ecc_dpr_pktin_fifo sta_srams_ecc_dpr_pktin_fifo; /**< Offset 0x20008 (R) */
   volatile uint32_t sta_ff_ptr_dpr_pktin_fifo; /**< Offset 0x20010 (R) */
   volatile uint32_t cfw_ff_dpr_pktin_fifo; /**< Offset 0x20014 (R/W) */
   uint8_t _pad1[0xffe8];
   Cap_dprmem_csr_dhs_dpr_csum_fifo_sram dhs_dpr_csum_fifo_sram; /**< Offset 0x30000 (R/W) */
   volatile uint32_t cfg_dpr_csum_fifo; /**< Offset 0x40000 (R/W) */
   uint8_t _pad2[0x4];
   volatile Cap_dprmem_csr_sta_srams_ecc_dpr_csum_fifo sta_srams_ecc_dpr_csum_fifo; /**< Offset 0x40008 (R) */
   volatile uint32_t sta_ff_ptr_dpr_csum_fifo; /**< Offset 0x40010 (R) */
   volatile uint32_t cfw_ff_dpr_csum_fifo; /**< Offset 0x40014 (R/W) */
   uint8_t _pad3[0x1fe8];
   Cap_dprmem_csr_dhs_dpr_phv_fifo_sram dhs_dpr_phv_fifo_sram; /**< Offset 0x42000 (R/W) */
   volatile uint32_t cfg_dpr_phv_fifo; /**< Offset 0x44000 (R/W) */
   uint8_t _pad4[0x4];
   volatile Cap_dprmem_csr_sta_srams_ecc_dpr_phv_fifo sta_srams_ecc_dpr_phv_fifo; /**< Offset 0x44008 (R) */
   volatile uint32_t sta_ff_ptr_dpr_phv_fifo; /**< Offset 0x44010 (R) */
   volatile uint32_t cfw_ff_dpr_phv_fifo; /**< Offset 0x44014 (R/W) */
   uint8_t _pad5[0x7e8];
   Cap_dprmem_csr_dhs_dpr_ohi_fifo_sram dhs_dpr_ohi_fifo_sram; /**< Offset 0x44800 (R/W) */
   volatile uint32_t cfg_dpr_ohi_fifo; /**< Offset 0x45000 (R/W) */
   volatile uint32_t sta_srams_ecc_dpr_ohi_fifo; /**< Offset 0x45004 (R) */
   volatile uint32_t sta_ff_ptr_dpr_ohi_fifo; /**< Offset 0x45008 (R) */
   volatile uint32_t cfw_ff_dpr_ohi_fifo; /**< Offset 0x4500c (R/W) */
   uint8_t _pad6[0xff0];
   Cap_dprmem_csr_dhs_dpr_ptr_fifo_sram dhs_dpr_ptr_fifo_sram; /**< Offset 0x46000 (R/W) */
   volatile uint32_t cfg_dpr_ptr_fifo; /**< Offset 0x48000 (R/W) */
   uint8_t _pad7[0xc];
   volatile Cap_dprmem_csr_sta_srams_ecc_dpr_ptr_fifo sta_srams_ecc_dpr_ptr_fifo; /**< Offset 0x48010 (R) */
   volatile uint32_t sta_ff_ptr_dpr_ptr_fifo; /**< Offset 0x48020 (R) */
   volatile uint32_t cfw_ff_dpr_ptr_fifo; /**< Offset 0x48024 (R/W) */
   uint8_t _pad8[0x7d8];
   Cap_dprmem_csr_dhs_dpr_pktout_fifo_sram dhs_dpr_pktout_fifo_sram; /**< Offset 0x48800 (R/W) */
   volatile uint32_t cfg_dpr_pktout_fifo; /**< Offset 0x49000 (R/W) */
   uint8_t _pad9[0x4];
   volatile Cap_dprmem_csr_sta_srams_ecc_dpr_pktout_fifo sta_srams_ecc_dpr_pktout_fifo; /**< Offset 0x49008 (R) */
   volatile uint32_t sta_ff_ptr_dpr_pktout_fifo; /**< Offset 0x49010 (R) */
   volatile uint32_t cfw_ff_dpr_pktout_fifo; /**< Offset 0x49014 (R/W) */
   uint8_t _pad10[0x36fe8];
} Cap_dprmem_csr, *PTR_Cap_dprmem_csr;

/* Typedef for Addressmap: cap_dpr_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/dpr.gcsr, line: 1864 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_global; /**< Offset 0x4 (R/W) */
   volatile Cap_dpr_csr_cfg_global_hw cfg_global_hw; /**< Offset 0x8 (R/W) */
   volatile Cap_dpr_csr_cfg_global_1 cfg_global_1; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_global_hw_1; /**< Offset 0x18 (R/W) */
   uint8_t _pad0[0x4];
   volatile Cap_dpr_csr_cfg_global_2 cfg_global_2; /**< Offset 0x20 (R/W) */
   volatile Cap_dpr_csr_cfg_global_err_code cfg_global_err_code; /**< Offset 0x30 (R/W) */
   volatile Cap_dpr_csr_cfg_pkt_padding cfg_pkt_padding; /**< Offset 0x40 (R/W) */
   uint8_t _pad1[0x8];
   volatile Cap_dpr_csr_cfg_pkt_truncation cfg_pkt_truncation; /**< Offset 0x50 (R/W) */
   volatile Cap_dpr_csr_cfg_error_mask cfg_error_mask; /**< Offset 0x60 (R/W) */
   volatile Cap_dpr_csr_cfg_interrupt_mask cfg_interrupt_mask; /**< Offset 0x68 (R/W) */
   volatile uint32_t cfg_interrupt_flop_fifo_mask; /**< Offset 0x70 (R/W) */
   volatile uint32_t cfg_interrupt_fifo_mask; /**< Offset 0x74 (R/W) */
   uint8_t _pad2[0x8];
   Cap_dpr_csr_int_srams_ecc int_srams_ecc; /**< Offset 0x80 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x90 (R/W) */
   uint8_t _pad3[0xc];
   Cap_dpr_csr_int_groups int_groups; /**< Offset 0xa0 (R/W) */
   Cap_dpr_csr_int_reg1 int_reg1; /**< Offset 0xb0 (R/W) */
   Cap_dpr_csr_int_reg2 int_reg2; /**< Offset 0xc0 (R/W) */
   Cap_dpr_csr_int_fifo int_fifo; /**< Offset 0xd0 (R/W) */
   Cap_dpr_csr_int_flop_fifo_0 int_flop_fifo_0; /**< Offset 0xe0 (R/W) */
   Cap_dpr_csr_int_flop_fifo_1 int_flop_fifo_1; /**< Offset 0xf0 (R/W) */
   Cap_dpr_csr_int_credit int_credit; /**< Offset 0x100 (R/W) */
   Cap_dpr_csr_int_spare int_spare; /**< Offset 0x110 (R/W) */
   uint8_t _pad4[0x20];
   volatile uint32_t cfg_spare_csr[0x10]; /**< Offset 0x140 (R/W) */
   volatile uint32_t cfw_dpr_spare; /**< Offset 0x180 (R/W) */
   uint8_t _pad5[0xe7c];
   Cap_dprhdrfld_csr hdrfld; /**< Offset 0x1000 (R/W) */
   Cap_dprcfg_csr cfg; /**< Offset 0x2000 (R/W) */
   uint8_t _pad6[0x400];
   Cap_dprstats_csr stats; /**< Offset 0x2800 (R/W) */
   uint8_t _pad7[0x7d000];
   Cap_dprmem_csr mem; /**< Offset 0x80000 (R/W) */
} Cap_dpr_csr, *PTR_Cap_dpr_csr;
#endif

#endif
