#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/DoorLockSystem/ADVANCESIM31.zip_unpacked/COMPONENT/CANBUS.bcm
1.3893114466666666E8,7.252395733333333E7,8.789190266666667E7,8.801372966666667E7:(T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite))
7.176494566666667E7,5.6141217666666664E7,4.1379168E7,8.362178333333333E7:not((T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite))) => (pv:INT) & (ppriority:INT) & (ppriority=3)
5.0952359333333336E7,5.4643215333333336E7,4.1612065E7,8.8577209E7:not((T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite))) & (pr:INT) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE)
8.836153933333333E7,5.5865018333333336E7,5.2560385333333336E7,8.913128266666667E7:not((T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite))) & not((T1_timer<5) & (T1_evaluated=FALSE))
5.0917252333333336E7,5.2113586666666664E7,7.595425866666667E7,6.796299533333333E7:not(not((T1_timer<5) & (T1_evaluated=FALSE))) => not((T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)))
5.5750571666666664E7,6.0443859333333336E7,1.04473644E8,5.2414463333333336E7:not((T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite))) => T2_evaluated:BOOL
1.2497632033333333E8,5.7286172333333336E7,6.837117133333333E7,8.673274766666667E7:(T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_timer:INT) & (T1_cycle_offset:INT) & (T2_timer:INT) & (T2_evaluated:BOOL) & (BUSwrite:POW(INT ** INT)) & (T2_cycle_offset:INT) & (BUSread:INT) & (T1_evaluated:BOOL)
5.7442011666666664E7,5.5977695333333336E7,4.3419162333333336E7,9.5409689E7:(T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (not((pv:INT) & (ppriority:INT) & (ppriority=3)) => (pr:INT) & (pr=BUSread) & (T2_timer<10) & (T2_evaluated=FALSE))
5.7903825E7,6.0102568333333336E7,3.5161873333333336E7,1.0514183866666667E8:(T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (pv:INT) & (ppriority:INT) & (ppriority=3) & (preadprime:INT) & (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))
5.2996031333333336E7,5.9873768666666664E7,4.9313067666666664E7,1.0394273366666667E8:(T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & ((pv:INT) & (ppriority:INT) & (ppriority=3) => not((preadprime:INT) & (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite)))))))
5.1955047E7,5.9944098666666664E7,4.9161139666666664E7,1.2332378333333333E8:(T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_timer<5) & (T1_evaluated=FALSE) & not((preadprime:INT) & (T1_timer>0 or T1_evaluated=TRUE) & (T2_timer>0 or T2_evaluated=TRUE) & ((BUSwrite=({} oftype POW(INT**INT))&preadprime=BUSread)or(BUSwrite/=({} oftype POW(INT**INT))&preadprime=BUSwrite(max(dom(BUSwrite))))))
