From 93e68ad3c4396c8c3a9e1cf9d015cea351586c18 Mon Sep 17 00:00:00 2001
From: Tejas Upadhyay <tejas.upadhyay@xilinx.com>
Date: Tue, 6 Jun 2017 11:15:38 -0700
Subject: [PATCH 151/532] drm: xilinx: dp: loop for all linkrates is not needed

commit 50771090df3f14b1f07352742ef308179f70595e from
https://github.com/Xilinx/linux-xlnx.git

If dp can't work on R1 linkrate which is higher than
R2 linkrate but lower than pixel clock, then we
should not check for R2, rather increase lane.
Remove extra loop for linkrates.

Signed-off-by: Tejas Upadhyay <tejasu@xilinx.com>
Reviewed-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 drivers/gpu/drm/xilinx/xilinx_drm_dp.c | 26 ++++++++++++--------------
 1 file changed, 12 insertions(+), 14 deletions(-)

diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
index 5614a17..aa5e0471 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
@@ -893,7 +893,7 @@ static int xilinx_drm_dp_mode_configure(struct xilinx_drm_dp *dp, int pclock,
 	u8 max_link_rate_code = drm_dp_link_rate_to_bw_code(max_rate);
 	u8 bpp = dp->config.bpp;
 	u8 lane_cnt;
-	s8 clock, i;
+	s8 i;
 
 	for (i = ARRAY_SIZE(bws) - 1; i >= 0; i--) {
 		if (current_bw && bws[i] >= current_bw)
@@ -904,19 +904,17 @@ static int xilinx_drm_dp_mode_configure(struct xilinx_drm_dp *dp, int pclock,
 	}
 
 	for (lane_cnt = 1; lane_cnt <= max_lanes; lane_cnt <<= 1) {
-		for (clock = i; clock >= 0; clock--) {
-			int bw;
-			u32 rate;
-
-			bw = drm_dp_bw_code_to_link_rate(bws[clock]);
-			rate = xilinx_drm_dp_max_rate(bw, lane_cnt, bpp);
-			if (pclock <= rate) {
-				dp->mode.bw_code = bws[clock];
-				dp->mode.lane_cnt = lane_cnt;
-				dp->mode.pclock = pclock;
-				xilinx_dp_debugfs_mode_config(dp);
-				return dp->mode.bw_code;
-			}
+		int bw;
+		u32 rate;
+
+		bw = drm_dp_bw_code_to_link_rate(bws[i]);
+		rate = xilinx_drm_dp_max_rate(bw, lane_cnt, bpp);
+		if (pclock <= rate) {
+			dp->mode.bw_code = bws[i];
+			dp->mode.lane_cnt = lane_cnt;
+			dp->mode.pclock = pclock;
+			xilinx_dp_debugfs_mode_config(dp);
+			return dp->mode.bw_code;
 		}
 	}
 
-- 
2.7.4

