{"posts": [{"title": "To Do (Summer)", "date": "2022-04-03T23:52:00-00.00", "path": "/Blog/archives/To_do_list/", "text": "\u6211\u60f3\u628a\u5728uva\u8fd9\u4e24\u5e74\u5b66\u4e60\u671f\u95f4\u7684\u4e00\u4e9b\u6536\u83b7\uff0c\u60f3\u6cd5\u5bf9\u8fd9\u4e2a\u884c\u4e1a\u7684\u7406\u89e3\uff0c\u8bb0\u5f55\u4e0b\u6765\u300221\u5e74\u6625\u5b63\u5b66\u671f\u56e0\u4e3a\u4e00\u95e8\u8bfeComputer Architecture and Design, \u6211\u5f00\u59cb\u5bf9\u82af\u7247\u884c\u4e1a\uff0c\u8ba1\u7b97\u673a\u7ed3\u6784\u4ea7\u751f\u4e86\u6d53\u539a\u7684\u5174\u8da3\uff0c\u5f00\u59cb\u9009\u4e86\u5f88\u591a\u76f8\u5173\u7684\u8bfe\uff0c\u5305\u62ecVLSI, ASIC, FPGA, Computer Architecture(CS version), thesis\u4e5f\u5728\u505ariscv soc\u7684\u9879\u76ee\u3002\n\u96c6\u6210\u7535\u8def\u662f\u4eba\u7c7b\u667a\u6167\u7684\u7ed3\u6676\u3002\u73b0\u5728\u4efb\u4f55\u6280\u672f\u7684\u5b9e\u73b0\u90fd\u79bb\u4e0d\u5f00\u8ba1\u7b97\u673a\uff0c\u65e0\u8bba\u662f\u4e00\u90e8pc\uff0c\u4e00\u53f0\u624b\u673a\u5185\u90e8\u7684cpu\uff0c gpu\u8fd8\u662fRAM\uff0c cache\uff0c\u8fd8\u662f\u84dd\u7259\uff0cwifi\uff0c5g\u6280\u672f\u3002\u534a\u5bfc\u4f53\u884c\u4e1a\u662f\u8fd9\u4e00\u5207\u7684\u57fa\u77f3\u3002\u968f\u7740\u6df1\u5ea6\u5b66\u4e60\u7684\u666e\u53ca\uff0c\u4eba\u4eec\u5bf9\u7b97\u529b\u7684\u9700\u6c42\u4e5f\u8d8a\u6765\u8d8a\u9ad8\u3002\u6240\u6709\u6bcf\u4e00\u6b21\u534a\u5bfc\u4f53\u4f01\u4e1a\u7684\u9769\u65b0\u90fd\u6781\u5176\u91cd\u8981\u3002\u4eba\u4eec\u603b\u662f\u5728\u8bf4\u6469\u5c14\u5b9a\u5f8b\u6b63\u5728\u6d88\u4ea1\uff0c\u4f46\u5de5\u7a0b\u5e08\u4eec\u4e00\u6b21\u53c8\u4e00\u6b21\u7528\u5b9e\u9645\u884c\u52a8\u5ef6\u7eed\u7740\u6469\u5c14\u5b9a\u5f8b\u3002\n\u82af\u7247\u4ea7\u4e1a\u662f\u5de5\u7a0b\u5e08\u4eec\u667a\u6167\u7684\u7ed3\u6676\u3002\u6211\u4e5f\u60f3\u52a0\u5165\u5230\u8fd9\u4e2a\u884c\u5217\uff0c\u7528\u81ea\u5df1\u7684\u80fd\u529b\u5728\u8fd9\u4e2a\u4e16\u754c\u4e0a\u7559\u4e0b\u4e00\u70b9\u8db3\u8ff9\u3002\n\nVLSI \u6574\u7406\u653e\u5728blog\n\n\u6211\u60f3\u628a\u5728uva\u8fd9\u4e24\u5e74\u5b66\u4e60\u671f\u95f4\u7684\u4e00\u4e9b\u6536\u83b7\uff0c\u60f3\u6cd5\u5bf9\u8fd9\u4e2a\u884c\u4e1a\u7684\u7406\u89e3\uff0c\u8bb0\u5f55\u4e0b\u6765\u3002\n21\u5e74\u6625\u5b63\u5b66\u671f\u56e0\u4e3a\u4e00\u95e8\u8bfeComputer Architecture and Design, \u6211\u5f00\u59cb\u5bf9\u82af\u7247\u884c\u4e1a\uff0c\u8ba1\u7b97\u673a\u7ed3\u6784\u4ea7\u751f\u4e86\u6d53\u539a\u7684\u5174\u8da3\uff0c\u5f00\u59cb\u9009\u4e86\u5f88\u591a\u76f8\u5173\u7684\u8bfe\uff0c\u5305\u62ecVLSI, ASIC, FPGA, Computer Architecture(CS version), thesis\u4e5f\u5728\u505ariscv soc\u7684\u9879\u76ee\u3002\n\u96c6\u6210\u7535\u8def\u662f\u4eba\u7c7b\u667a\u6167\u7684\u7ed3\u6676\u3002\u73b0\u5728\u4efb\u4f55\u6280\u672f\u7684\u5b9e\u73b0\u90fd\u79bb\u4e0d\u5f00\u8ba1\u7b97\u673a\uff0c\u65e0\u8bba\u662f\u4e00\u90e8pc\uff0c\u4e00\u53f0\u624b\u673a\u5185\u90e8\u7684cpu\uff0c gpu\u8fd8\u662fRAM\uff0c cache\uff0c\u8fd8\u662f\u84dd\u7259\uff0cwifi\uff0c5g\u6280\u672f\u3002\u534a\u5bfc\u4f53\u884c\u4e1a\u662f\u8fd9\u4e00\u5207\u7684\u57fa\u77f3\u3002\u968f\u7740\u6df1\u5ea6\u5b66\u4e60\u7684\u666e\u53ca\uff0c\u4eba\u4eec\u5bf9\u7b97\u529b\u7684\u9700\u6c42\u4e5f\u8d8a\u6765\u8d8a\u9ad8\u3002\u6240\u6709\u6bcf\u4e00\u6b21\u534a\u5bfc\u4f53\u4f01\u4e1a\u7684\u9769\u65b0\u90fd\u6781\u5176\u91cd\u8981\u3002\u4eba\u4eec\u603b\u662f\u5728\u8bf4\u6469\u5c14\u5b9a\u5f8b\u6b63\u5728\u6d88\u4ea1\uff0c\u4f46\u5de5\u7a0b\u5e08\u4eec\u4e00\u6b21\u53c8\u4e00\u6b21\u7528\u5b9e\u9645\u884c\u52a8\u5ef6\u7eed\u7740\u6469\u5c14\u5b9a\u5f8b\u3002\n\u82af\u7247\u4ea7\u4e1a\u662f\u5de5\u7a0b\u5e08\u4eec\u667a\u6167\u7684\u7ed3\u6676\u3002\u6211\u4e5f\u60f3\u52a0\u5165\u5230\u8fd9\u4e2a\u884c\u5217\uff0c\u7528\u81ea\u5df1\u7684\u80fd\u529b\u5728\u8fd9\u4e2a\u4e16\u754c\u4e0a\u7559\u4e0b\u4e00\u70b9\u8db3\u8ff9\u3002\nVLSI:\ntransistor\nfinfet\nLayout\nLatch, flip flop\nAdder\nMultiplier\nMux\n3 to 8 decoder\nLSFR\nOscillator\n\nASIC flow\n\n\u590f\u5929\u518d\u6574\u7406\u4e00\u4e9b\u914d\u7f6e\u6d41\u7a0b\uff1a\n\n\u914d\u7f6e\u865a\u62df\u673a\uff0c linux\uff0c \u73af\u5883\uff0c add to path \u6574\u7406\u653e\u5728blog\n\u914d\u7f6egcc\uff0c \u5728terminal\u8dd1c/c++, \u914d\u7f6evisual studio\npython virtula env\uff0c conda\ngithub\uff0c git \u6307\u4ee4cheat sheet\nLitex workflow\n\n", "categories": [{"name": "VLSI_ASIC_FPGA", "slug": "VLSI_ASIC_FPGA", "permalink": "/Blog/category/VLSI_ASIC_FPGA/"}], "tags": [{"name": "Notes", "slug": "Notes", "permalink": "/Blog/tag/Notes/"}, {"name": "GitHub", "slug": "GitHub", "permalink": "/Blog/tag/GitHub/"}]}, {"title": "Verilog Cheat Sheet", "date": "2022-04-03T23:52:00-00.00", "path": "/Blog/archives/verilog_cheat_sheet/", "text": "\u8bb0\u5f55\u4e00\u4e0b\u5237\u9898\u8fc7\u7a0b\u4e2dVerilog\u603b\u5fd8\uff0c\u603b\u641e\u6df7\u7684\u8bed\u6cd5\uff01If Statement\nWhen there are more than one commands, add begin ... end syntax for that branch.\nif ()\nelse if()\nelse\n\nCase\nAgain add begin ... end syntax when there are more than one commands.\ncase (A)\n3&#39;b001:\n3&#39;b010:\n3&#39;b100:\ndefault:\nendcase\n\nLoop\nInside always block...\ninteger i;\nalways @(posedge clk) begin\n  for (i=1; i&lt;100; i=i+1) begin\n  end\nend\n\nOutside always block...\ngenvar i;\ngenerate\n  for (i=0; i&lt;255; i=i+1) begin loop_name\n  end\nendgenerate\n\nDuplication\nSome examples...\nassign a = {51{1&#39;b1}};\nassign b = {width{A}};\nassign {b, a[2:1], c} = {};\nassign out = {{24{in[7]}}, in}; // Sign bit extension\nassign out = {in[0], in[1], in[2], in[3]}; // Reverse\n\nOnehot\nmodule onehot(input [255:0] r1, input [7:0] addr, output out);\n  assign out = r[addr];\nendmodule\n\nMasking\nassign Q = r1[addr*4+3 -: 4];\n\nDefine a Register File\nmodule regfile(\n    input clk,\n    input we3,\n    input [4:0] ra1, ra2, wa3,\n    input [63:0] wd3,\n    output [63:0] rd1, rd2\n  );\n  reg [63:0] rf [31:0];\n\n  always @(posedge clk)\n    if (we3) rf[wa3] &lt;= wd3;\n\n  assign rd1 = (ra1!=0)? rf[ra1] : 0;\n  assign rd2 = (ra2!=0)? rf[ra2] : 0;\n\n  endmodule\n\nTypical problems in HDLBits\nCreate a set of counters suitable for use as a 12-hour clock (with am/pm indicator). Your counters are clocked by a fast-running clk, with a pulse on ena whenever your clock should increment (i.e., once per second).\nreset resets the clock to 12:00 AM. pm is 0 for AM and 1 for PM. hh, mm, and ss are two BCD (Binary-Coded Decimal) digits each for hours (01-12), minutes (00-59), and seconds (00-59). Reset has higher priority than enable, and can occur even when not enabled.\nThe following timing diagram shows the rollover behaviour from 11:59:59 AM to 12:00:00 PM and the synchronous reset and enable behaviour.\nmodule top_module(\n    input clk,\n    input reset,\n    input ena,\n    output pm,\n    output [7:0] hh,\n    output [7:0] mm,\n    output [7:0] ss); \n    wire enable[4:1];\n\n    cnt #(.START(0), .END(9)) ss0(clk, reset, ena, ss[3:0]);\n    cnt #(.START(0), .END(5)) ss1(clk, reset, enable[1], ss[7:4]);\n    cnt #(.START(0), .END(9)) mm0(clk, reset, enable[2], mm[3:0]);\n    cnt #(.START(0), .END(5)) mm1(clk, reset, enable[3], mm[7:4]);\n    cnt_hour h(clk, reset, enable[4], hh[7:0], pm);\n\n    assign enable[1] = ena &amp;&amp; ss[3:0] == 4&#39;h9;\n    assign enable[2] = enable[1] &amp;&amp; ss[7:4] == 4&#39;h5;\n    assign enable[3] = enable[2] &amp;&amp; mm[3:0] == 4&#39;h9;\n    assign enable[4] = enable[3] &amp;&amp; mm[7:4] == 4&#39;h5;\n\nendmodule\n\nmodule cnt (\n    input clk,\n    input reset,\n    input ena,\n    output reg [3:0] q\n);\nparameter START = 0, END = 9;\nalways @(posedge clk)\n    if (reset)\n        q &lt;= START;\n    else if(~ena) q &lt;= q;\n    else q &lt;= q &lt; END? q + 1 : START;\nendmodule\n\nmodule cnt_hour (\n    input clk,\n    input reset,\n    input ena,\n    output reg [7:0] q,\n    output reg pm\n);\nalways @(posedge clk)\n    if (reset) q &lt;= 8&#39;h12;\n    else if(~ena) q &lt;= q;\n    else case (q)\n            8&#39;h12: q &lt;= 8&#39;h01;\n            8&#39;h09: q &lt;= 8&#39;h10;\n            default: q[3:0] &lt;= q[3:0] + 1;\n        endcase\nalways @(posedge clk)\n    if (reset) pm &lt;= 0;\n    else if(ena &amp;&amp; q == 8&#39;h11) pm &lt;= ~pm;\nendmodule\n\n", "categories": [{"name": "IC Interview", "slug": "IC Interview", "permalink": "/Blog/category/IC Interview/"}], "tags": [{"name": "Verilog", "slug": "Verilog", "permalink": "/Blog/tag/Verilog/"}, {"name": "GitHub", "slug": "GitHub", "permalink": "/Blog/tag/GitHub/"}]}, {"title": "\u6211\u7684\u7b2c\u4e00\u7bc7\u6587\u7ae0", "date": "2022-04-02T16:34:00-00.00", "path": "/Blog/archives/my-first-awesome-post/", "text": "\u8fd9\u662f\u6211\u7684\u7b2c\u4e00\u7bc7\u6587\u7ae0\u3002\u6587\u7ae0\u4f7f\u7528 GitHub \u7ba1\u7406\uff0c\u5e76\u901a\u8fc7 GitHub Actions \u81ea\u52a8\u6784\u5efa\u4e0e\u53d1\u5e03\uff01\n", "categories": [{"name": "\u9ed8\u8ba4\u5206\u7c7b", "slug": "\u9ed8\u8ba4\u5206\u7c7b", "permalink": "/Blog/category/\u9ed8\u8ba4\u5206\u7c7b/"}], "tags": [{"name": "\u535a\u5ba2", "slug": "\u535a\u5ba2", "permalink": "/Blog/tag/\u535a\u5ba2/"}, {"name": "GitHub", "slug": "GitHub", "permalink": "/Blog/tag/GitHub/"}]}], "pages": [{"title": "\u5173\u4e8e", "date": "2017-06-28T17:26:00-00.00", "path": "/Blog/about/", "text": "\u8fd9\u91cc\u662f\u6211\u7684\u4e2a\u4eba\u535a\u5ba2\uff0c\u901a\u8fc7 GitHub \u7ba1\u7406\u4e0e\u6784\u5efa\u3002\nContact\nEmail: hi#imalan.cn (replace # with @)\nTelegram\uff1aAlanDecode\n", "categories": [], "tags": []}]}