// Seed: 1023217603
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire  id_7;
  logic id_8;
  ;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_2,
      id_2
  );
  assign id_4[-1-1] = -1;
  parameter id_6 = 1 && -1'b0;
  wire id_7;
  wire id_8, id_9;
  logic [id_5 : id_5] id_10;
  ;
endmodule
