# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CMcnally_Lab2_AdvancedTestbench.srcs/sources_1/imports/new/counter.v" \
"../../../../CMcnally_Lab2_AdvancedTestbench.srcs/sources_1/imports/new/fsm.v" \
"../../../../CMcnally_Lab2_AdvancedTestbench.srcs/sim_1/new/scoreboard.sv" \
"../../../../CMcnally_Lab2_AdvancedTestbench.srcs/sim_1/new/stim_gen.sv" \
"../../../../CMcnally_Lab2_AdvancedTestbench.srcs/sources_1/imports/new/top.v" \
"../../../../CMcnally_Lab2_AdvancedTestbench.srcs/sim_1/new/testbench_wrapper.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
