Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jul 26 15:21:03 2024
| Host         : DESKTOP-3JDODKJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xcku040
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1732 |
| Unused register locations in slices containing registers |   978 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           19283 |         2702 |
| No           | No                    | Yes                    |             916 |          237 |
| No           | Yes                   | No                     |            5139 |          932 |
| Yes          | No                    | No                     |           11745 |         1923 |
| Yes          | No                    | Yes                    |            2121 |          440 |
| Yes          | Yes                   | No                     |            1926 |          334 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                            | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                            | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                1 |              1 |
|  clk_for_all/inst/clk_out1                           | adc_board2/spi_config_adc2/adc_spi_m0/CS_reg_i_1__2_n_0                                                                                                                                                                             | clk_for_all/inst/locked                                                                                                                                                                                                                 |                1 |              1 |
|  clk_for_all/inst/clk_out1                           | adc_board1/spi_config_adc1/adc_spi_m0/CS_reg_i_1_n_0                                                                                                                                                                                | clk_for_all/inst/locked                                                                                                                                                                                                                 |                1 |              1 |
|  clk_for_all/inst/clk_out1                           | adc_board1/spi_config_adc2/adc_spi_m0/CS_reg_i_1__0_n_0                                                                                                                                                                             | clk_for_all/inst/locked                                                                                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_cmd_m0/CS_reg                                                                                                                                                                                          | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              1 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                         | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                  |                1 |              1 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                       | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                  |                0 |              1 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                       | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                  |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                              | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                            | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                            | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out1                           | adc_board2/spi_config_adc1/adc_spi_m0/CS_reg_i_1__1_n_0                                                                                                                                                                             | clk_for_all/inst/locked                                                                                                                                                                                                                 |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                            | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                              | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                              | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                            | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                            | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                              | data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                              | data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                            | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                | data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                         |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                              | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                            | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                              | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                              | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                            | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                            | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                            | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                              | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                            | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                              | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                            | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                            | wr_sd/ila_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                            | wr_sd/ila_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                            | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                              | wr_sd/ila_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                      |                0 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                            | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                0 |              1 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][4]                                                                                                                                           |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                 |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                 |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                 |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][2]                                                                                                                                           |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                 |                0 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                0 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][9]                                                                                                                                           |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/cnt_data_state[1]_i_1_n_0                                                                                                                                                                                   | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][11]                                                                                                                                          |                0 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                  |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/cnt_data_state[1]_i_1_n_0                                                                                                                                                                                   | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                 |                1 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                1 |              2 |
|  data/adc_H_data_package/next_state23_reg[1]_i_2_n_0 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  data/adc_A_data_package/next_state23_reg[1]_i_2_n_0 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_for_all/inst/clk_out1                           |                                                                                                                                                                                                                                     | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                              |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                 |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                 |                1 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                0 |              2 |
|  data/adc_B_data_package/next_state23_reg[1]_i_2_n_0 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][18]                                                                                                                                          |                0 |              2 |
|  data/adc_C_data_package/next_state23_reg[1]_i_2_n_0 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][12]                                                                                                                                          |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/xsdb_memory_read_inst/D[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][14]                                                                                                                                          |                1 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                0 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][16]                                                                                                                                          |                1 |              2 |
|  data/adc_D_data_package/next_state23_reg[1]_i_2_n_0 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/cnt_data_state[1]_i_1_n_0                                                                                                                                                                                   | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][17]                                                                                                                                          |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                 |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                 |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][6]                                                                                                                                           |                1 |              2 |
|  data/adc_E_data_package/next_state23_reg[1]_i_2_n_0 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/cnt_data_state[1]_i_1_n_0                                                                                                                                                                                   | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |
|  data/adc_F_data_package/next_state23_reg[1]_i_2_n_0 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][13]                                                                                                                                          |                0 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                  |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][1]                                                                                                                                           |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                 |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/cnt_data_state[1]_i_1_n_0                                                                                                                                                                                   | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                  |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][5]                                                                                                                                           |                0 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/cnt_data_state[1]_i_1_n_0                                                                                                                                                                                   | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                   | data/uut_1/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                    |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                   | data/uut_1/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                    |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                 |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                 |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][15]                                                                                                                                          |                0 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                  |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                 |                1 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                  |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][10]                                                                                                                                          |                0 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                 |                1 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                  |                1 |              2 |
|  data/adc_G_data_package/next_state23_reg[1]_i_2_n_0 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][8]                                                                                                                                           |                1 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                  |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/cnt_data_state[1]_i_1_n_0                                                                                                                                                                                   | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                 |                1 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                  |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][7]                                                                                                                                           |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][3]                                                                                                                                           |                0 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                   |                0 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                     |                1 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/cnt_data_state[1]_i_1_n_0                                                                                                                                                                                   | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][0]                                                                                                                                           |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                 |                0 |              2 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                0 |              2 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                0 |              3 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |              3 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                0 |              3 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                            |                                                                                                                                                                                                                                         |                0 |              3 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  data/next_state34_reg[2]_i_2_n_0                    |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                            |                                                                                                                                                                                                                                         |                0 |              3 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                0 |              3 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                 |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                  |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                           |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                   | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                    |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                           |                0 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                   | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                    |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                 |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                  |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                           |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                   | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                    |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                           |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                 |                2 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                 |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                  |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                  |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                           |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                 |                2 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                  |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                  |                2 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                    | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                        |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                           |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                   | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                    |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                           |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                           |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                   | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                    |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                   | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                    |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                       |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                    | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                        |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                       |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                       |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                  |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                  |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                     |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                     |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                       |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                      |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                   | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                    |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                    | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                        |                0 |              4 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                    | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                        |                2 |              4 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                       | data/uut_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                           |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                    | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                        |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                   | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                    |                0 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                    | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                        |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                               | data/uut_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                          |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                    | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                        |                0 |              4 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                    | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                0 |              4 |
|  clk_for_all/inst/clk_out1                           | adc_board2/spi_config_adc1/__1/i__n_0                                                                                                                                                                                               | clk_for_all/inst/locked                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                0 |              4 |
|  clk_for_all/inst/clk_out1                           | adc_board2/spi_config_adc2/__1/i__n_0                                                                                                                                                                                               | clk_for_all/inst/locked                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                0 |              4 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                              | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                               |                0 |              4 |
|  clk_for_all/inst/clk_out1                           | adc_board1/spi_config_adc1/__1/i__n_0                                                                                                                                                                                               | clk_for_all/inst/locked                                                                                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                   | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                    |                0 |              4 |
|  clk_for_all/inst/clk_out1                           | adc_board1/spi_config_adc2/__1/i__n_0                                                                                                                                                                                               | clk_for_all/inst/locked                                                                                                                                                                                                                 |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                              |                0 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                    |                2 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                    |                1 |              4 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rdmux_sel_r_reg[0][0]                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              5 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                 |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                1 |              5 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0                                                                                                                                                             | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                3 |              5 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk_div[15]_i_1_n_0                                                                                                                                                                             | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |              5 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                                    |                2 |              6 |
|  clk_for_all/inst/clk_out1                           |                                                                                                                                                                                                                                     | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                         |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                              |                0 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                             |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                             |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                0 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                             |                0 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                              |                0 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                              |                0 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                              |                0 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                             |                0 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                             |                2 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                         |                0 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |              6 |
|  clk_for_all/inst/clk_out1                           | adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_edge_cnt[4]_i_1__2_n_0                                                                                                                                                      | clk_for_all/inst/locked                                                                                                                                                                                                                 |                2 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                              |                1 |              6 |
|  clk_for_all/inst/clk_out1                           | adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_edge_cnt[4]_i_1_n_0                                                                                                                                                         | clk_for_all/inst/locked                                                                                                                                                                                                                 |                1 |              6 |
|  clk_for_all/inst/clk_out1                           | adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_edge_cnt[4]_i_1__0_n_0                                                                                                                                                      | clk_for_all/inst/locked                                                                                                                                                                                                                 |                2 |              6 |
|  clk_for_all/inst/clk_out1                           | adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/clk_edge_cnt[4]_i_1__1_n_0                                                                                                                                                      | clk_for_all/inst/locked                                                                                                                                                                                                                 |                2 |              6 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/spi_master_m0/DCLK_reg_i_1_n_0                                                                                                                                                                                 | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                             |                2 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                              |                0 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                              |                2 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                             |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                             |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                              |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                              |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |              6 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                             |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                         | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                            |                0 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                      | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                            |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                         | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                            |                2 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                              |                0 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                     |                2 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                             |                2 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                      | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                            |                0 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                             |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                     |                1 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                              |                0 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                              |                0 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                              |                0 |              7 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                              | data/uut_1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                        |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                1 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                              |                1 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                              |                1 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                             |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                         | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                            |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                      | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                            |                0 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                              |                0 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                      | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                            |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                     |                2 |              7 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                         | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                            |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                         | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                            |                3 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                             |                0 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                     |                2 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                     |                2 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                         | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                            |                0 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                      | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                            |                2 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                     |                2 |              7 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                         | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                            |                2 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                         | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                            |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                     |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                     |                1 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                              |                2 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                             |                0 |              7 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                      | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                            |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                     |                2 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                     |                2 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                |                2 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                     |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                              | data/uut_1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                        |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                         | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                            |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                     |                2 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                     |                2 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                             |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                     |                2 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                      | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                            |                2 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                              |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                    | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                       |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                      | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                            |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                    | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                       |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                     |                2 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                             |                0 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                      | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                            |                1 |              7 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                     |                2 |              7 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                0 |              7 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_D_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |              8 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                   | wr_sd/ila_m0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                                                |                3 |              8 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_B_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |              8 |
|  clk_for_all/inst/clk_out1                           | adc_board2/spi_config_adc2/adc_spi_m0/send_data[7]_i_1__2_n_0                                                                                                                                                                       | clk_for_all/inst/locked                                                                                                                                                                                                                 |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              8 |
|  clk_for_all/inst/clk_out1                           | adc_board1/spi_config_adc1/adc_spi_m0/send_data[7]_i_1_n_0                                                                                                                                                                          | clk_for_all/inst/locked                                                                                                                                                                                                                 |                3 |              8 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_E_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |              8 |
|  clk_for_all/inst/clk_out1                           | adc_board1/spi_config_adc2/adc_spi_m0/send_data[7]_i_1__0_n_0                                                                                                                                                                       | clk_for_all/inst/locked                                                                                                                                                                                                                 |                2 |              8 |
|  clk_for_all/inst/clk_out1                           | adc_board2/spi_config_adc1/adc_spi_m0/send_data[7]_i_1__1_n_0                                                                                                                                                                       | clk_for_all/inst/locked                                                                                                                                                                                                                 |                2 |              8 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_F_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |              8 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data0                                                                                                                                                                                | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |              8 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              8 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_G_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |              8 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_cmd_m0/send_data_0                                                                                                                                                                                     | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                5 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                1 |              8 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/spi_master_m0/MISO_shift[7]_i_1_n_0                                                                                                                                                                            | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              8 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_A_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |              8 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_H_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |              8 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_C_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |              8 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                      |                3 |              9 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]                                                                                                                                                                    |                5 |              9 |
|  clk_for_all/inst/clk_out1                           | adc_board1/spi_config_adc1/adc_spi_m0/spi_master_m0/MOSI_shift[7]_i_1_n_0                                                                                                                                                           | clk_for_all/inst/locked                                                                                                                                                                                                                 |                0 |              9 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                      |                1 |              9 |
|  clk_for_all/inst/clk_out1                           | adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/MOSI_shift[7]_i_1__0_n_0                                                                                                                                                        | clk_for_all/inst/locked                                                                                                                                                                                                                 |                0 |              9 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                      |                3 |              9 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/spi_master_m0/MOSI_shift[7]_i_1_n_0                                                                                                                                                                            | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              9 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                      |                1 |              9 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                      |                1 |              9 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                      |                1 |              9 |
|  clk_for_all/inst/clk_out1                           | adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/MOSI_shift[7]_i_1__2_n_0                                                                                                                                                        | clk_for_all/inst/locked                                                                                                                                                                                                                 |                0 |              9 |
|  clk_for_all/inst/clk_out1                           | adc_board2/spi_config_adc1/adc_spi_m0/spi_master_m0/MOSI_shift[7]_i_1__1_n_0                                                                                                                                                        | clk_for_all/inst/locked                                                                                                                                                                                                                 |                1 |              9 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                      |                2 |              9 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                      |                2 |              9 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                        | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                       | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                       | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                        |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                       | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                        |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                3 |             10 |
|  clk_for_all/inst/clk_out1                           | adc_board2/spi_config_adc1/adc_spi_m0/E[0]                                                                                                                                                                                          | clk_for_all/inst/locked                                                                                                                                                                                                                 |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                        | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                         |                0 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                       | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/data_cnt[9]_i_1_n_0                                                                                                                                                                                                            | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                5 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_C_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                       | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                        |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |
|  clk_for_all/inst/clk_out2                           | data/tt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                | data/tt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                               |                3 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                       | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_H_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/tt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[0][0]                                                                                                                            | data/tt/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                               |                0 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                        | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                         |                3 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_B_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                       | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                       | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                        |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_D_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                       | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                        |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                        | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                4 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_E_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_F_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                     |                                                                                                                                                                                                                                         |                0 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                       | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |                0 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                       | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                        |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                        | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                2 |             10 |
|  clk_for_all/inst/clk_out1                           | adc_board2/spi_config_adc2/adc_spi_m0/E[0]                                                                                                                                                                                          | clk_for_all/inst/locked                                                                                                                                                                                                                 |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                        | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                         |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |
|  clk_for_all/inst/clk_out1                           | adc_board1/spi_config_adc1/adc_spi_m0/E[0]                                                                                                                                                                                          | clk_for_all/inst/locked                                                                                                                                                                                                                 |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                           | data/adc_A_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                       | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                        | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |
|  clk_for_all/inst/clk_out1                           | adc_board1/spi_config_adc2/adc_spi_m0/E[0]                                                                                                                                                                                          | clk_for_all/inst/locked                                                                                                                                                                                                                 |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                       | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                        |                0 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                        | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                         |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                        | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                         |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                        | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                        | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                        | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                         |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             10 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt                                                                                                                                                                                     | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                       | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                        |                3 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                        | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                         |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                        | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                0 |             10 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                   | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                    |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |             10 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                   | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                              |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                       | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |                1 |             10 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                        | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                         |                0 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                        | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                |                                                                                                                                                                                                                                         |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             10 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                       | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |                1 |             10 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][17]                                                                                                                                          |                3 |             11 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][9]                                                                                                                                           |                4 |             11 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][18]                                                                                                                                          |                2 |             11 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][3]                                                                                                                                           |                2 |             11 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][13]                                                                                                                                          |                3 |             11 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][1]                                                                                                                                           |                5 |             11 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][11]                                                                                                                                          |                2 |             11 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][15]                                                                                                                                          |                5 |             11 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][7]                                                                                                                                           |                3 |             11 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][5]                                                                                                                                           |                7 |             11 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                 |                0 |             11 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                 |                0 |             11 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[12][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                8 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[7][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[15][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[5][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[14][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[2][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[4][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[1][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[9][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[8][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[6][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[3][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[1][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[2][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[3][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[12][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[4][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[0][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[10][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[11][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[13][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[14][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[15][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                4 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[8][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[5][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[7][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[6][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/fifo1[9][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[3][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[13][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[2][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[12][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[10][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                7 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[1][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[0][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[11][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                5 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[9][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[15][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[4][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[14][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[7][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[5][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[6][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[15][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[2][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[13][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[11][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                4 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[5][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[10][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[1][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[9][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[0][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[12][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                5 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[14][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                4 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[6][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[4][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[3][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[8][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/fifo1[7][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[0][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                8 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[10][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                9 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[3][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[14][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[12][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[5][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[8][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[13][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                4 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[9][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[4][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[1][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                4 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[15][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[2][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[11][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[6][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/fifo1[7][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[1][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[9][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[3][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[10][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[5][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[13][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[15][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[7][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[11][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                4 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[14][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[2][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[12][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[6][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[0][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[4][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/fifo1[8][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[12][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[15][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[10][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                8 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[11][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[0][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[13][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                4 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[14][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                4 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[6][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[8][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[2][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[1][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[9][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[3][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[4][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[7][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/fifo1[5][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/fifo1[8][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                 |                0 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                 |                0 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                 |                0 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                 |                1 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                 |                0 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                 |                0 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                 |                0 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                 |                0 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                 |                1 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                 |                1 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                 |                1 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                 |                1 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                 |                1 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                 |                0 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                 |                0 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                 |                0 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                            |                0 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                            |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                          | data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                           |                3 |             12 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                          | data/uut_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                     |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[1][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[2][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[6][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[5][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[3][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[7][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[14][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[9][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[4][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[8][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                0 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[11][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                5 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[0][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                7 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[13][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[10][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                5 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[12][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                4 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/fifo1[15][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[10][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                5 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[11][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[13][11]_i_1_n_0                                                                                                                                                                                       | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             12 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/fifo1[0][11]_i_1_n_0                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                7 |             12 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                 |                2 |             13 |
|  clk_for_all/inst/clk_out2                           | data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                                         | data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                                    |                3 |             13 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                 |                3 |             13 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                 |                0 |             13 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                 |                2 |             13 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                 |                3 |             13 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                     |                                                                                                                                                                                                                                         |                0 |             13 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                 |                3 |             13 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             13 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                 |                2 |             13 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                 |                2 |             13 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                        | wr_sd/ila_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                         |                1 |             13 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                        | wr_sd/ila_m0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                2 |             13 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                      |                0 |             14 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][6]                                                                                                                                           |                5 |             15 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][4]                                                                                                                                           |                7 |             15 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][2]                                                                                                                                           |                5 |             15 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][10]                                                                                                                                          |                4 |             15 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][12]                                                                                                                                          |                6 |             15 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][0]                                                                                                                                           |                5 |             15 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][8]                                                                                                                                           |                5 |             15 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][16]                                                                                                                                          |                3 |             15 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport18_o[0][14]                                                                                                                                          |                4 |             15 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                        |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                               |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                 |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                        |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                               |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                        |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                               |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                               |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_G_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_G_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_F_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_F_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_E_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_E_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_D_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_D_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_C_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_C_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_H_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                               |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]                                                                                               |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_A_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_B_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_B_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                        |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                        |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                        |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                               |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                        |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_H_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_A_data_package/adc_fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                               |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                               |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                |                2 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                        |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                |                1 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                               |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                               |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                   |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                              |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                  |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                0 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                   |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                           |                                                                                                                                                                                                                                         |                0 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt                                                                                                                                                                                        | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                8 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |             16 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             16 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |             17 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             18 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             19 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                8 |             19 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             19 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             19 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_E_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                4 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_A_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                5 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_E_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_H_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_H_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                5 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_B_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                5 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_B_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_A_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_D_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_D_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             20 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[19]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |             20 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r_reg[0][0]                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_G_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                4 |             20 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                        |                3 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_F_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                1 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_F_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                4 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                      | data/adc_C_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                3 |             20 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | data/adc_C_data_package/adc_fifo3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                      |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             21 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             21 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             21 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             25 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                     |                1 |             26 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                     |                3 |             26 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                     |                4 |             26 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                                      |                2 |             26 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                     |                3 |             26 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                     |                5 |             26 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                     |                6 |             26 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                     |                5 |             26 |
|  clk_for_all/inst/clk_out2                           | data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                                    |                4 |             26 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                     |                4 |             26 |
|  clk_for_all/inst/clk_out2                           | data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                    | data/adc_total_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                                                    |                5 |             26 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                   |                3 |             27 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                   |                0 |             27 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                   |                3 |             27 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                   |                4 |             27 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                   |                1 |             27 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                   |                0 |             27 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                   |                0 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                3 |             27 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                   |                0 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             31 |
|  clk_for_all/inst/clk_out2                           | data/event_cnt0                                                                                                                                                                                                                     | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                4 |             32 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr[31]_i_1_n_0                                                                                                                                                                 | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                1 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                2 |             32 |
|  clk_for_all/inst/clk_out2                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             32 |
|  clk_for_all/inst/clk_out1                           |                                                                                                                                                                                                                                     | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                              |                7 |             32 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             33 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             33 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             33 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |             34 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             35 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             36 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                8 |             40 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                8 |             40 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                7 |             40 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                7 |             40 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                8 |             40 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                6 |             40 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                6 |             40 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                7 |             40 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             41 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             41 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             41 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             41 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             41 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             41 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             41 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             41 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req                                                                                                                                                                | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |                6 |             41 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             41 |
|  clk_for_all/inst/clk_out1                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd[45]_i_1_n_0                                                                                                                                                                      | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |               13 |             43 |
|  clk_for_all/inst/clk_out1                           |                                                                                                                                                                                                                                     | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |               12 |             45 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             49 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                 |                9 |             55 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | wr_sd/ila_m0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                6 |             56 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                     |                8 |             66 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |                8 |             74 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |               14 |             74 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |               12 |             74 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |               13 |             74 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |               11 |             74 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |                8 |             74 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |               14 |             74 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |               10 |             74 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             81 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_G_data_package/uut_3/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                |               21 |             87 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_B_data_package/uut_3/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                |               21 |             87 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_C_data_package/uut_3/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                |               27 |             87 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_H_data_package/uut_3/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                |               26 |             87 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_F_data_package/uut_3/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                |               24 |             87 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_E_data_package/uut_3/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                |               18 |             87 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_A_data_package/uut_3/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                |               23 |             87 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/adc_D_data_package/uut_3/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                |               22 |             87 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               25 |             97 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               19 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               25 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               22 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               22 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               21 |            103 |
|  clk_for_all/inst/clk_out2                           | wr_sd/ila_m0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_B_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               23 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_A_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               23 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               22 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               19 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_C_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               22 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_D_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |            103 |
|  clk_for_all/inst/clk_out2                           | data/uut_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               22 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_H_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               20 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_G_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               21 |            103 |
|  clk_for_all/inst/clk_out2                           | data/adc_F_data_package/uut_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               19 |            103 |
|  clk_for_all/inst/clk_out2                           | wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |               25 |            103 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | data/uut_1/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                   |               13 |            118 |
|  clk_for_all/inst/clk_out1                           |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               27 |            119 |
|  clk_for_all/inst/clk_out1                           |                                                                                                                                                                                                                                     | clk_for_all/inst/locked                                                                                                                                                                                                                 |               44 |            208 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     | rst_n_IBUF_inst/O                                                                                                                                                                                                                       |              147 |            540 |
|  clk_for_all/inst/clk_out2                           |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |             2780 |          20390 |
+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    69 |
| 2      |                    79 |
| 3      |                    18 |
| 4      |                   349 |
| 5      |                     5 |
| 6      |                    44 |
| 7      |                    59 |
| 8      |                    22 |
| 9      |                    14 |
| 10     |                    86 |
| 11     |                    12 |
| 12     |                   152 |
| 13     |                    13 |
| 14     |                     1 |
| 15     |                     9 |
| 16+    |                   800 |
+--------+-----------------------+


