$date
	Thu Nov 26 11:52:05 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clock $end
$var reg 8 # in [7:0] $end
$var reg 1 $ l $end
$var reg 1 % sh $end
$var reg 1 & shl $end
$var reg 1 ' si $end
$scope module shifter $end
$var wire 1 " clk $end
$var wire 1 $ cn0 $end
$var wire 1 & cn1 $end
$var wire 1 % cn2 $end
$var wire 1 ' cn3 $end
$var wire 1 ( in0 $end
$var wire 1 ) in1 $end
$var wire 1 * in2 $end
$var wire 1 + in3 $end
$var wire 1 , in4 $end
$var wire 1 - in5 $end
$var wire 1 . in6 $end
$var wire 1 / in7 $end
$var wire 1 0 upd_clk $end
$var wire 4 1 rsf [3:0] $end
$var wire 4 2 rsc [3:0] $end
$var wire 4 3 rs9 [3:0] $end
$var wire 4 4 rs8 [3:0] $end
$var wire 4 5 rs7 [3:0] $end
$var wire 4 6 rs6 [3:0] $end
$var wire 4 7 rs5 [3:0] $end
$var wire 4 8 rs4 [3:0] $end
$var wire 4 9 rs3 [3:0] $end
$var wire 4 : rs2 [3:0] $end
$var wire 4 ; rs10 [3:0] $end
$var wire 4 < rs1 [3:0] $end
$var wire 4 = rs0 [3:0] $end
$var wire 1 > ol9 $end
$var wire 1 ? ol8 $end
$var wire 1 @ ol7 $end
$var wire 1 A ol6 $end
$var wire 1 B ol5 $end
$var wire 1 C ol4 $end
$var wire 1 D ol3 $end
$var wire 1 E ol2 $end
$var wire 1 F ol13 $end
$var wire 1 G ol12 $end
$var wire 1 H ol11 $end
$var wire 1 I ol10 $end
$var wire 1 J ol1 $end
$var wire 1 K ol0 $end
$var reg 1 L out0 $end
$var reg 1 M out1 $end
$var reg 1 N out2 $end
$var reg 1 O out3 $end
$var reg 1 P out4 $end
$var reg 1 Q out5 $end
$var reg 1 R out6 $end
$var reg 1 S out7 $end
$var reg 1 T zero $end
$scope module clk_modifier $end
$var wire 1 " clock $end
$var wire 1 U in1 $end
$var wire 1 V in2 $end
$var wire 1 " in3 $end
$var wire 1 T in4 $end
$var wire 1 T in5 $end
$var reg 33 W mem [32:0] $end
$var reg 1 0 out $end
$var reg 1 X tem $end
$var reg 1 Y tem2 $end
$upscope $end
$scope module l0 $end
$var wire 1 0 clock $end
$var wire 1 ( in1 $end
$var wire 1 Z in2 $end
$var wire 1 [ in3 $end
$var wire 1 \ in4 $end
$var wire 1 ] in5 $end
$var reg 33 ^ mem [32:0] $end
$var reg 1 K out $end
$var reg 1 _ tem $end
$var reg 1 ` tem2 $end
$upscope $end
$scope module l1 $end
$var wire 1 0 clock $end
$var wire 1 ) in1 $end
$var wire 1 a in2 $end
$var wire 1 b in3 $end
$var wire 1 c in4 $end
$var wire 1 d in5 $end
$var reg 33 e mem [32:0] $end
$var reg 1 J out $end
$var reg 1 f tem $end
$var reg 1 g tem2 $end
$upscope $end
$scope module l10 $end
$var wire 1 0 clock $end
$var wire 1 h in1 $end
$var wire 1 i in2 $end
$var wire 1 j in3 $end
$var wire 1 k in4 $end
$var wire 1 l in5 $end
$var reg 33 m mem [32:0] $end
$var reg 1 I out $end
$var reg 1 n tem $end
$var reg 1 o tem2 $end
$upscope $end
$scope module l11 $end
$var wire 1 0 clock $end
$var wire 1 p in1 $end
$var wire 1 q in2 $end
$var wire 1 r in3 $end
$var wire 1 s in4 $end
$var wire 1 t in5 $end
$var reg 33 u mem [32:0] $end
$var reg 1 H out $end
$var reg 1 v tem $end
$var reg 1 w tem2 $end
$upscope $end
$scope module l12 $end
$var wire 1 0 clock $end
$var wire 1 x in1 $end
$var wire 1 y in2 $end
$var wire 1 z in3 $end
$var wire 1 { in4 $end
$var wire 1 | in5 $end
$var reg 33 } mem [32:0] $end
$var reg 1 G out $end
$var reg 1 ~ tem $end
$var reg 1 !" tem2 $end
$upscope $end
$scope module l13 $end
$var wire 1 0 clock $end
$var wire 1 $ in3 $end
$var wire 1 T in4 $end
$var wire 1 T in5 $end
$var wire 1 > in2 $end
$var wire 1 ? in1 $end
$var reg 33 "" mem [32:0] $end
$var reg 1 F out $end
$var reg 1 #" tem $end
$var reg 1 $" tem2 $end
$upscope $end
$scope module l2 $end
$var wire 1 0 clock $end
$var wire 1 * in1 $end
$var wire 1 %" in2 $end
$var wire 1 &" in3 $end
$var wire 1 '" in4 $end
$var wire 1 (" in5 $end
$var reg 33 )" mem [32:0] $end
$var reg 1 E out $end
$var reg 1 *" tem $end
$var reg 1 +" tem2 $end
$upscope $end
$scope module l3 $end
$var wire 1 0 clock $end
$var wire 1 + in1 $end
$var wire 1 ," in2 $end
$var wire 1 -" in3 $end
$var wire 1 ." in4 $end
$var wire 1 /" in5 $end
$var reg 33 0" mem [32:0] $end
$var reg 1 D out $end
$var reg 1 1" tem $end
$var reg 1 2" tem2 $end
$upscope $end
$scope module l4 $end
$var wire 1 0 clock $end
$var wire 1 , in1 $end
$var wire 1 3" in2 $end
$var wire 1 4" in3 $end
$var wire 1 5" in4 $end
$var wire 1 6" in5 $end
$var reg 33 7" mem [32:0] $end
$var reg 1 C out $end
$var reg 1 8" tem $end
$var reg 1 9" tem2 $end
$upscope $end
$scope module l5 $end
$var wire 1 0 clock $end
$var wire 1 - in1 $end
$var wire 1 :" in2 $end
$var wire 1 ;" in3 $end
$var wire 1 <" in4 $end
$var wire 1 =" in5 $end
$var reg 33 >" mem [32:0] $end
$var reg 1 B out $end
$var reg 1 ?" tem $end
$var reg 1 @" tem2 $end
$upscope $end
$scope module l6 $end
$var wire 1 0 clock $end
$var wire 1 . in1 $end
$var wire 1 A" in2 $end
$var wire 1 B" in3 $end
$var wire 1 C" in4 $end
$var wire 1 D" in5 $end
$var reg 33 E" mem [32:0] $end
$var reg 1 A out $end
$var reg 1 F" tem $end
$var reg 1 G" tem2 $end
$upscope $end
$scope module l7 $end
$var wire 1 0 clock $end
$var wire 1 / in1 $end
$var wire 1 H" in2 $end
$var wire 1 I" in3 $end
$var wire 1 J" in4 $end
$var wire 1 K" in5 $end
$var reg 33 L" mem [32:0] $end
$var reg 1 @ out $end
$var reg 1 M" tem $end
$var reg 1 N" tem2 $end
$upscope $end
$scope module l8 $end
$var wire 1 0 clock $end
$var wire 1 O" in1 $end
$var wire 1 P" in2 $end
$var wire 1 Q" in3 $end
$var wire 1 R" in4 $end
$var wire 1 S" in5 $end
$var reg 33 T" mem [32:0] $end
$var reg 1 ? out $end
$var reg 1 U" tem $end
$var reg 1 V" tem2 $end
$upscope $end
$scope module l9 $end
$var wire 1 0 clock $end
$var wire 1 W" in1 $end
$var wire 1 X" in2 $end
$var wire 1 Y" in3 $end
$var wire 1 Z" in4 $end
$var wire 1 [" in5 $end
$var reg 33 \" mem [32:0] $end
$var reg 1 > out $end
$var reg 1 ]" tem $end
$var reg 1 ^" tem2 $end
$upscope $end
$scope module s0 $end
$var wire 4 _" in [3:0] $end
$var wire 4 `" out [3:0] $end
$var reg 16 a" configure [15:0] $end
$upscope $end
$scope module s1 $end
$var wire 4 b" in [3:0] $end
$var wire 4 c" out [3:0] $end
$var reg 16 d" configure [15:0] $end
$upscope $end
$scope module s10 $end
$var wire 4 e" in [3:0] $end
$var wire 4 f" out [3:0] $end
$var reg 16 g" configure [15:0] $end
$upscope $end
$scope module s2 $end
$var wire 4 h" in [3:0] $end
$var wire 4 i" out [3:0] $end
$var reg 16 j" configure [15:0] $end
$upscope $end
$scope module s3 $end
$var wire 4 k" in [3:0] $end
$var wire 4 l" out [3:0] $end
$var reg 16 m" configure [15:0] $end
$upscope $end
$scope module s4 $end
$var wire 4 n" in [3:0] $end
$var wire 4 o" out [3:0] $end
$var reg 16 p" configure [15:0] $end
$upscope $end
$scope module s5 $end
$var wire 4 q" in [3:0] $end
$var wire 4 r" out [3:0] $end
$var reg 16 s" configure [15:0] $end
$upscope $end
$scope module s6 $end
$var wire 4 t" in [3:0] $end
$var wire 4 u" out [3:0] $end
$var reg 16 v" configure [15:0] $end
$upscope $end
$scope module s7 $end
$var wire 4 w" in [3:0] $end
$var wire 4 x" out [3:0] $end
$var reg 16 y" configure [15:0] $end
$upscope $end
$scope module s8 $end
$var wire 4 z" in [3:0] $end
$var wire 4 {" out [3:0] $end
$var reg 16 |" configure [15:0] $end
$upscope $end
$scope module s9 $end
$var wire 4 }" in [3:0] $end
$var wire 4 ~" out [3:0] $end
$var reg 16 !# configure [15:0] $end
$upscope $end
$scope module sc $end
$var wire 4 "# in [3:0] $end
$var wire 4 ## out [3:0] $end
$var reg 16 $# configure [15:0] $end
$upscope $end
$scope module sf $end
$var wire 4 %# in [3:0] $end
$var wire 4 &# out [3:0] $end
$var reg 16 '# configure [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000001 '#
b0 &#
b0 %#
b1100101 $#
b1 ##
b1 "#
b1000010000100001 !#
b0 ~"
b0 }"
b1000010000100001 |"
b0 {"
b0 z"
b1001000 y"
b0 x"
b1 w"
b1001000 v"
b0 u"
b0 t"
b1001000 s"
b0 r"
b0 q"
b1001000 p"
b0 o"
b11 n"
b1001000 m"
b0 l"
b0 k"
b1001000 j"
b0 i"
b1 h"
b0 g"
b0 f"
b10 e"
b1001000 d"
b0 c"
b0 b"
b1001000 a"
b0 `"
b10 _"
0^"
0]"
b11001100110011001100110011001100 \"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
b10101010101010101010101010101010 T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
b111001100111100001010101000000000 L"
0K"
1J"
0I"
0H"
0G"
1F"
b111001100111100001010101000000000 E"
0D"
1C"
0B"
0A"
0@"
0?"
b111001100111100001010101000000000 >"
0="
1<"
0;"
0:"
09"
08"
b111001100111100001010101000000000 7"
06"
15"
04"
03"
02"
11"
b111001100111100001010101000000000 0"
0/"
1."
0-"
0,"
0+"
0*"
b111001100111100001010101000000000 )"
0("
1'"
0&"
0%"
0$"
0#"
b0 ""
0!"
0~
b0 }
0|
0{
0z
0y
0x
0w
0v
b11111111000000001111111100000000 u
0t
0s
0r
0q
0p
0o
0n
b11110000111100001111000011110000 m
0l
0k
0j
0i
0h
0g
0f
b111001100111100001010101000000000 e
0d
1c
0b
0a
0`
1_
b111001100111100001010101000000000 ^
0]
1\
0[
0Z
0Y
0X
b11100000 W
0V
1U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b1 2
b0 1
00
0/
1.
0-
0,
1+
0*
0)
1(
0'
0&
0%
1$
b1001001 #
0"
b0 !
$end
#10
1L
b10 1
b10 &#
b100 %#
1?
1U"
1x
1p
1h
1W"
1O"
1O
1H
1v
1&"
1;"
1a
1{
1s
1k
1Z"
1R"
13"
b10 :
b10 i"
1H"
b10 7
b10 r"
b1 <
b1 c"
b1001 3
b1001 ~"
b1001 4
b1001 {"
b1 8
b1 o"
b1 5
b1 x"
b1000 b"
1K
b1001 }"
b1001 z"
b1011 n"
b101 h"
1D
b1011 w"
b100 q"
b10 k"
b1001001 !
1R
1A
1`
12"
1G"
10
1Y
1X
1"
#17
1M"
0F"
01"
1f
0_
1I"
1K"
1D"
1="
16"
1/"
1("
1d
1]
1V
b11 5
b11 x"
b11 2
b11 ##
18"
1,
b1111 w"
1'
b1 _"
b1001 n"
b0 e"
0$
b1100 "#
1%
b1011001 #
#20
00
0X
0"
#30
0L
1M
1>
0?
1]"
0U"
1S
0O
0H
1y
1q
1i
1X"
1P"
0x
0p
0h
0W"
0O"
b1 1
b1 &#
1B"
0M"
0;"
1?"
1-"
0v
08"
0&"
1*"
1[
0f
b10 6
b10 u"
0H"
1:"
b10 9
b10 l"
0{
0s
0k
0Z"
0R"
03"
1%"
b10 =
b10 `"
0a
b10 5
b10 x"
b1 7
b1 r"
b10 3
b10 ~"
b10 4
b10 {"
b0 8
b0 o"
b1 :
b1 i"
b0 <
b0 c"
b1 %#
b1 e"
b100 t"
1@
b101 w"
0R
0A
b1010 q"
b100 k"
b10010010 !
1P
1C
b1 n"
0D
b1001 h"
b101 _"
1J
b10 }"
b10 z"
b10 b"
0K
1w
1V"
1N"
0G"
19"
02"
1g
0`
10
1X
1"
#33
1L
b11 1
b11 &#
0M
0>
b101 %#
1?
0]"
1U"
1x
1p
1h
1W"
1O"
0y
0q
0i
0X"
0P"
1O
1H
0[
1v
1&"
0-"
1;"
1a
0%"
b0 =
b0 `"
1{
1s
1k
1Z"
1R"
13"
0:"
b0 9
b0 l"
1H"
b1 <
b1 c"
b10 :
b10 i"
b1001 3
b1001 ~"
b1001 4
b1001 {"
b1 8
b1 o"
b10 7
b10 r"
b11 5
b11 x"
1K
0J
b1001 }"
b1001 z"
b1001 n"
b101 h"
1D
b1000 b"
0P
0C
b1111 w"
b100 q"
b10 k"
b11001001 !
1R
1A
1`
0g
12"
09"
1G"
0V"
1^"
0w
1M"
1F"
01"
0_
10
1?"
1*"
1X
0J"
0C"
0<"
05"
0."
0'"
0c
0\
0U
1K"
1D"
1="
16"
1/"
1("
1d
1]
1V
b10 2
b10 ##
b0 _"
0,
b101 e"
1&
b1010 "#
0%
b1001001 #
#40
00
0X
0"
#49
0F"
0?"
0*"
0M"
0K"
0D"
0="
06"
0/"
0("
0d
0]
0V
0I"
b0 2
b0 ##
b1 5
b1 x"
b1011 w"
0'
b1 e"
b0 "#
0&
#50
0Y
1"
#60
0"
#65
1M"
1F"
1?"
18"
11"
1*"
1f
1_
1J"
1C"
1<"
15"
1."
1'"
1c
1\
1U
b1 2
b1 ##
b101 q"
1)
b101 t"
1*
1,
b1001 b"
1-
b11 k"
1/
b11 _"
b1011 n"
b11 e"
b1 "#
1$
b11111111 #
#70
1N
1I
1M
1>
1n
1]"
1y
1q
1i
1X"
1P"
14"
1-"
1z
1r
1j
1Y"
1Q"
1b
1[
1A"
b11 8
b11 o"
1:"
b1111 3
b1111 ~"
b1111 4
b1111 {"
1,"
b11 <
b11 c"
1%"
b10 =
b10 `"
b11 6
b11 u"
b11 7
b11 r"
b11 9
b11 l"
b11 :
b11 i"
b1111 t"
b1111 n"
1Q
1B
b1111 q"
b11111111 !
1P
1C
b1111 k"
b1111 b"
1E
b1111 }"
b1111 z"
b1111 h"
b111 _"
1J
1w
0^"
1V"
1@"
19"
1+"
1g
10
1Y
1X
1"
#80
00
0X
0"
#81
0J"
0C"
0<"
05"
0."
0'"
0c
0\
0U
1K"
1D"
1="
16"
1/"
1("
1d
1]
1V
b10 2
b10 ##
1f
1*"
18"
1?"
0M"
b1110 q"
0)
b1110 t"
0*
0,
b1110 b"
0-
b1110 k"
0/
b100 _"
b1101 n"
0$
b101 e"
b10 "#
1&
b1001001 #
#90
b1111111 !
0S
0F"
b10 1
b10 &#
0B"
b1 6
b1 u"
b100 %#
b100 e"
b1010 t"
0@
0N"
1^"
1o
10
1X
1"
#100
00
0X
0"
#110
0?"
0;"
0H"
b1 7
b1 r"
b0 5
b0 x"
b1 w"
b1010 q"
b1100 k"
b111111 !
0R
0A
0G"
10
1X
1"
#113
1F"
1?"
0_
1I"
1J"
1C"
1<"
15"
1."
1'"
1c
1\
1U
b10 5
b10 x"
b11 2
b11 ##
b101 _"
1,
b101 w"
1'
b0 e"
0&
b1100 "#
1%
b1011001 #
#120
00
0X
0"
#130
0L
b0 1
b0 &#
b0 %#
0?
0U"
0x
0p
0h
0W"
0O"
b1110 3
b1110 ~"
b1110 4
b1110 {"
0f
1M"
1;"
0a
1H"
b11 7
b11 r"
b10 <
b10 c"
b11 5
b11 x"
b1110 }"
b1110 z"
b110 b"
0K
b1111 w"
b1110 q"
b1110 k"
b1111110 !
1R
1A
0`
1G"
10
1X
1"
#140
00
0X
0"
#150
0M
0>
0]"
b11111100 !
1S
0y
0q
0i
0X"
0P"
b1 1
b1 &#
1B"
b1100 3
b1100 ~"
b1100 4
b1100 {"
0*"
0[
b11 6
b11 u"
0%"
b0 =
b0 `"
b10 :
b10 i"
b1 %#
b1 e"
b1110 t"
1@
b1100 }"
b1100 z"
b111 h"
b1 _"
0J
0V"
1N"
0g
10
1X
1"
#160
00
0X
0"
#170
b11111000 !
0N
0I
0n
0z
0r
0j
0Y"
0Q"
01"
0b
b1000 3
b1000 ~"
b1000 4
b1000 {"
0,"
b0 <
b0 c"
b10 9
b10 l"
b1000 }"
b1000 z"
b110 k"
b10 b"
0E
0+"
0^"
10
1X
1"
#177
