A 5 u Ic_cell_template 5cabaa8ecb0c.03.7f.00.00.01.00.54.00 1 4 5 0
V v 1 2 5cabac5a4737.03.7f.00.00.01.00.54.00
F f 1 "and3.iccel_1"
F o 0 
O 1
R csduv 1 "$GENERIC13/process/generic13" 75 Ic_persist_process 51bf7c9f2c7e.03.93.22.28.46.00.31.23 4aef38f1eeca.03.93.22.28.e1.00.3f.b3
R csduv 2 "$VLSI/Project/and3/viewpoints/and3_SDL_HIER" 1 Eddm_design_viewpoint 5cabaa8ec8ae.03.7f.00.00.01.01.54.00 5cabaa8ec8ae.03.7f.00.00.01.00.54.00
R csduv 3 "$VLSI/Project/and/and" 3 Ic_cell_template 5cab934ad8b4.03.7f.00.00.01.00.25.4a 5ca3b1c7aa85.03.7f.00.00.01.00.11.3a
R csdni 4 "$GENERIC13/process/sdl_process_rules" 1 Mgc_file
