INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alexa/Desktop/VHDL/Assignment 2/Assignment 2 Attempt 2/Assignment 2 Attempt 2.srcs/sources_1/new/Test_lap_design_top_calc.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'Test_lab_design_top_calc'
ERROR: [VRFC 10-2989] 'lab_design_top_calc' is not declared [C:/Users/alexa/Desktop/VHDL/Assignment 2/Assignment 2 Attempt 2/Assignment 2 Attempt 2.srcs/sources_1/new/Test_lap_design_top_calc.vhd:55]
ERROR: [VRFC 10-9458] unit 'structure' is ignored due to previous errors [C:/Users/alexa/Desktop/VHDL/Assignment 2/Assignment 2 Attempt 2/Assignment 2 Attempt 2.srcs/sources_1/new/Test_lap_design_top_calc.vhd:30]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/alexa/Desktop/VHDL/Assignment 2/Assignment 2 Attempt 2/Assignment 2 Attempt 2.srcs/sources_1/new/Test_lap_design_top_calc.vhd' is ignored due to errors
