// Seed: 2156433555
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = {id_4};
  assign module_1.id_1 = 0;
  assign id_4 = -1;
  genvar id_9;
  supply0 id_10;
  tri0 id_11, id_12, id_13;
  id_14(
      -1
  );
  assign id_12 = id_1;
  initial
    if (id_11)
      if (-1) id_9 = id_4;
      else id_10 = id_13;
  assign id_12 = -1;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
