	component DigitalLock is
		port (
			clk_clk              : in  std_logic                     := 'X';             -- clk
			hex_external_export  : out std_logic_vector(27 downto 0);                    -- export
			ledg_external_export : out std_logic_vector(7 downto 0);                     -- export
			ledr_external_export : out std_logic_vector(9 downto 0);                     -- export
			key_external_export  : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			sw_external_export   : in  std_logic_vector(9 downto 0)  := (others => 'X')  -- export
		);
	end component DigitalLock;

