--------------------------------------------------------------------------------
Release 12.1 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

E:\Programs\Xilinx\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Pattern_Identification.twx Pattern_Identification.ncd -o
Pattern_Identification.twr Pattern_Identification.pcf

Design file:              Pattern_Identification.ncd
Physical constraint file: Pattern_Identification.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRELIMINARY 1.08 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    1.159(R)|      SLOW  |    0.065(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |         8.484(R)|      SLOW  |         3.570(R)|      FAST  |clock_BUFGP       |   0.000|
b           |         8.373(R)|      SLOW  |         3.581(R)|      FAST  |clock_BUFGP       |   0.000|
c           |         8.590(R)|      SLOW  |         3.619(R)|      FAST  |clock_BUFGP       |   0.000|
d           |         8.156(R)|      SLOW  |         3.458(R)|      FAST  |clock_BUFGP       |   0.000|
e           |         8.726(R)|      SLOW  |         3.522(R)|      FAST  |clock_BUFGP       |   0.000|
f           |         8.459(R)|      SLOW  |         3.557(R)|      FAST  |clock_BUFGP       |   0.000|
g           |         8.751(R)|      SLOW  |         3.535(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.902|         |         |         |
pattern<0>     |    2.038|    4.763|         |         |
pattern<1>     |    1.862|    4.763|         |         |
pattern<2>     |    2.282|    4.763|         |         |
pattern<3>     |    1.847|    4.763|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pattern<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pattern<0>     |         |         |         |    1.402|
pattern<1>     |         |         |         |    1.402|
pattern<2>     |         |         |         |    1.402|
pattern<3>     |         |         |         |    1.402|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pattern<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pattern<0>     |         |         |         |    1.402|
pattern<1>     |         |         |         |    1.402|
pattern<2>     |         |         |         |    1.402|
pattern<3>     |         |         |         |    1.402|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pattern<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pattern<0>     |         |         |         |    1.402|
pattern<1>     |         |         |         |    1.402|
pattern<2>     |         |         |         |    1.402|
pattern<3>     |         |         |         |    1.402|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pattern<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pattern<0>     |         |         |         |    1.402|
pattern<1>     |         |         |         |    1.402|
pattern<2>     |         |         |         |    1.402|
pattern<3>     |         |         |         |    1.402|
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 28 11:33:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 158 MB



