
---------- Begin Simulation Statistics ----------
final_tick                               168157945000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 324490                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693504                       # Number of bytes of host memory used
host_op_rate                                   325127                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   308.18                       # Real time elapsed on the host
host_tick_rate                              545655417                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168158                       # Number of seconds simulated
sim_ticks                                168157945000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694037                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095458                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101889                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727830                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477949                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.681579                       # CPI: cycles per instruction
system.cpu.discardedOps                        190868                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610529                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402755                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001545                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35072876                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.594679                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168157945                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133085069                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       175435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        384035                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1526                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1054373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          542                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2109770                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            542                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 168157945000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              70423                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       114723                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60704                       # Transaction distribution
system.membus.trans_dist::ReadExReq            138185                       # Transaction distribution
system.membus.trans_dist::ReadExResp           138185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70423                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       592643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 592643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20693184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20693184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            208608                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  208608    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              208608                       # Request fanout histogram
system.membus.respLayer1.occupancy         1127862750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           842927000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 168157945000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            671732                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1081593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          148495                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383665                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       670974                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3163406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3165167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    129376576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              129440768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          175961                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7342272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1231359                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001680                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040957                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1229290     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2069      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1231359                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4044000000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3163920996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2274000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 168157945000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               846693                       # number of demand (read+write) hits
system.l2.demand_hits::total                   846785                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  92                       # number of overall hits
system.l2.overall_hits::.cpu.data              846693                       # number of overall hits
system.l2.overall_hits::total                  846785                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             207947                       # number of demand (read+write) misses
system.l2.demand_misses::total                 208613                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            207947                       # number of overall misses
system.l2.overall_misses::total                208613                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21680900000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21747023000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66123000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21680900000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21747023000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1054640                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1055398                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1054640                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1055398                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.878628                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.197173                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.197663                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.878628                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.197173                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.197663                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99283.783784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104261.662828                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104245.770877                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99283.783784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104261.662828                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104245.770877                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              114723                       # number of writebacks
system.l2.writebacks::total                    114723                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        207943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            208609                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       207943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           208609                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52803000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17521770000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17574573000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52803000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17521770000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17574573000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.878628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.197170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.197659                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.878628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.197170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.197659                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79283.783784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84262.369976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84246.475464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79283.783784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84262.369976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84246.475464                       # average overall mshr miss latency
system.l2.replacements                         175961                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       966870                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           966870                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       966870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       966870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          234                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              234                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          234                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          234                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            245480                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                245480                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          138186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              138186                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14681434000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14681434000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.360173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.360173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106244.004458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106244.004458                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       138186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         138186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11917734000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11917734000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.360173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.360173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86244.149190                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86244.149190                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66123000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66123000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.878628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.878628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99283.783784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99283.783784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52803000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52803000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.878628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.878628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79283.783784                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79283.783784                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        601213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            601213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6999466000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6999466000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       670974                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        670974                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.103970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100334.943593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100334.943593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5604036000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5604036000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80336.539702                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80336.539702                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 168157945000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32184.204534                       # Cycle average of tags in use
system.l2.tags.total_refs                     2108231                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    208729                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.100326                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.767587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        87.804056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32066.632891                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982184                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          905                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8497                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4425217                       # Number of tag accesses
system.l2.tags.data_accesses                  4425217                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 168157945000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13308288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13350912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7342272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7342272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          207942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              208608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       114723                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             114723                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            253476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          79141595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79395071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       253476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           253476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       43662950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43662950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       43662950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           253476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         79141595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            123058021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    207853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.026924509750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6802                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6802                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              565465                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             107997                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      208608                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     114723                       # Number of write requests accepted
system.mem_ctrls.readBursts                    208608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   114723                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     89                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7045                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2937326750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1042595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6847058000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14086.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32836.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   133332                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71627                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                208608                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               114723                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       118237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.940839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.761815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.724056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        83907     70.97%     70.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12114     10.25%     81.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5025      4.25%     85.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1100      0.93%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8648      7.31%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          591      0.50%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          374      0.32%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          437      0.37%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6041      5.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       118237                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.652749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.237447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.210500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6669     98.04%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          125      1.84%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6802                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.861658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.830250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.039495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3941     57.94%     57.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      1.23%     59.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2592     38.11%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              155      2.28%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.32%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6802                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13345216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7340352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13350912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7342272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        79.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  168157759000                       # Total gap between requests
system.mem_ctrls.avgGap                     520079.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13302592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7340352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 253475.980572907225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 79107722.207237958908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 43651532.492264933884                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       207942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       114723                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18618500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6828439500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3983820712500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27955.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32838.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34725562.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            419760600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            223077690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           744823380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          295483320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13273765440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35354556090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34800393120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        85111859640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.142363                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  90094020750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5614960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72448964250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            424565820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            225631725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           744002280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          303214140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13273765440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35541212280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34643208960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        85155600645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.402482                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  89685037000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5614960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72857948000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    168157945000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 168157945000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663242                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663242                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663242                       # number of overall hits
system.cpu.icache.overall_hits::total         9663242                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            758                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          758                       # number of overall misses
system.cpu.icache.overall_misses::total           758                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71884000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71884000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71884000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71884000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9664000                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9664000                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9664000                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9664000                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94833.773087                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94833.773087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94833.773087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94833.773087                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.icache.writebacks::total               245                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70368000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70368000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92833.773087                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92833.773087                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92833.773087                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92833.773087                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663242                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663242                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           758                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71884000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71884000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9664000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9664000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94833.773087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94833.773087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92833.773087                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92833.773087                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 168157945000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.183555                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9664000                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12749.340369                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.183555                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.412289                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.412289                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9664758                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9664758                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 168157945000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168157945000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 168157945000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50960122                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50960122                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50960525                       # number of overall hits
system.cpu.dcache.overall_hits::total        50960525                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1105860                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1105860                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1113859                       # number of overall misses
system.cpu.dcache.overall_misses::total       1113859                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46157534000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46157534000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46157534000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46157534000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52065982                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52065982                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52074384                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52074384                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021240                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021240                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021390                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021390                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41739.039300                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41739.039300                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41439.297074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41439.297074                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       106693                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2991                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.671347                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       966870                       # number of writebacks
system.cpu.dcache.writebacks::total            966870                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59214                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59214                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59214                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59214                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1046646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1046646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1054640                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1054640                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42304412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42304412000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  43177366992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43177366992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020102                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020102                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020253                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020253                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40419.026108                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40419.026108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40940.384389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40940.384389                       # average overall mshr miss latency
system.cpu.dcache.replacements                1054127                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40449280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40449280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       666601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        666601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22579675000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22579675000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33872.848976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33872.848976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3503                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3503                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       663098                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       663098                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21096215000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21096215000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31814.626194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31814.626194                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10510842                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10510842                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       439259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       439259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23577859000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23577859000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53676.439185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53676.439185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55711                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55711                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383548                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383548                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21208197000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21208197000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55294.766235                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55294.766235                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          403                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           403                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7999                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7999                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8402                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8402                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.952035                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.952035                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    872954992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    872954992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.951440                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.951440                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 109201.274956                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 109201.274956                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 168157945000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.555596                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52015240                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1054639                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.320421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.555596                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53129099                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53129099                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 168157945000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 168157945000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
