# This clock wizard IP is used for the simulation, not the actual design
IP/clk_wiz_0/clk_wiz_0.xci

# Block design for the 64 channel TDC implementation with two BRAMs
BD/TDC_64ch_2BRAM/design_64ch_2BRAM.bd