#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: E:\PDS\PDS1\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-K7MPPOL0
Generated by Fabric Compiler (version 2020.3 build 62942) at Thu Jul 21 20:47:27 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Jul 21 20:47:40 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               189           2  {sys_clk}
 coms_pclk                10.000       {0 5}          Declared                69           0  {cmos_pclk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          15.384       {0 7.692}      Generated (sys_clk)   5049           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    356           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      98.883 MHz         20.000         10.113          9.887
 coms_pclk                  100.000 MHz     136.240 MHz         10.000          7.340          2.660
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                             65.003 MHz       7.902 MHz         15.384        126.544       -111.160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     118.245 MHz         10.000          8.457          1.543
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     102.659 MHz         20.000          9.741         10.259
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1360.544 MHz          2.500          0.735          1.765
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      9.887       0.000              0            862
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     10.938       0.000              0              1
 coms_pclk              coms_pclk                    2.660       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.748       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                  -111.160   -6688.517            110          13875
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.803    -124.788             44             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.543       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    10.481       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.732     -14.693             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    10.259       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     1.939       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.765       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.528       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.314       0.000              0            862
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      6.412       0.000              0              1
 coms_pclk              coms_pclk                    0.203       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.889       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.003       0.000              0          13875
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.289      -0.864              7             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.161       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -3.698     -47.985             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.197      -0.889              9             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.334       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.138       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.957       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     10.261       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.652       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.937     -59.383             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.301       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.255       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.980       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.057       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.082      -0.262              5             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.635       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.618       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.298       0.000              0            189
 coms_pclk                                           4.011       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     6.750       0.000              0           5049
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.734       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.392       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     11.353       0.000              0            862
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     12.627       0.000              0              1
 coms_pclk              coms_pclk                    3.811       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    3.790       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                   -89.590   -5155.927            103          13875
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.260    -105.801             44             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.096       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    10.532       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.367     -11.417             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    12.152       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.370       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.850       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.427       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.306       0.000              0            862
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.653       0.000              0              1
 coms_pclk              coms_pclk                    0.225       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.457       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.052       0.000              0          13875
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.168      -0.299              3             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.210       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.869     -36.865             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.079      -0.204              3             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.308       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.374       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.863       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     11.867       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    3.956       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.501     -46.789             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.824       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.743       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.241       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    3.606       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.025       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.588       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.573       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.662       0.000              0            189
 coms_pclk                                           4.400       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     7.077       0.000              0           5049
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.971       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.386       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK
Endpoint    : ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.785
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.874       4.438         sys_clk_g        
 CLMA_22_361/CLK                                                           r       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK

 CLMA_22_361/Q0                    tco                   0.261       4.699 r       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/Q
                                   net (fanout=9)        3.802       8.501         ISP/uart_test/tx_cnt3 [0]
 CLMA_86_364/Y1                    td                    0.169       8.670 r       ISP/uart_test/N31_10/gateop_perm/Z
                                   net (fanout=1)        0.289       8.959         ISP/uart_test/_N22798
 CLMS_86_369/Y1                    td                    0.169       9.128 r       ISP/uart_test/N31_12/gateop_perm/Z
                                   net (fanout=10)       4.009      13.137         ISP/uart_test/N31
 CLMA_26_356/Y3                    td                    0.381      13.518 r       ISP/uart_test/N3711/gateop_perm/Z
                                   net (fanout=3)        0.706      14.224         ISP/uart_test/N3711
 CLMA_22_361/CE                                                            r       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CE

 Data arrival time                                                  14.224         Logic Levels: 3  
                                                                                   Logic: 0.980ns(10.014%), Route: 8.806ns(89.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.593      23.785         sys_clk_g        
 CLMA_22_361/CLK                                                           r       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK
 clock pessimism                                         0.653      24.438                          
 clock uncertainty                                      -0.050      24.388                          

 Setup time                                             -0.277      24.111                          

 Data required time                                                 24.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.111                          
 Data arrival time                                                 -14.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.887                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK
Endpoint    : ISP/uart_test/tx_cnt3[1]/opit_0_L5Q/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.785
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.874       4.438         sys_clk_g        
 CLMA_22_361/CLK                                                           r       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK

 CLMA_22_361/Q0                    tco                   0.261       4.699 r       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/Q
                                   net (fanout=9)        3.802       8.501         ISP/uart_test/tx_cnt3 [0]
 CLMA_86_364/Y1                    td                    0.169       8.670 r       ISP/uart_test/N31_10/gateop_perm/Z
                                   net (fanout=1)        0.289       8.959         ISP/uart_test/_N22798
 CLMS_86_369/Y1                    td                    0.169       9.128 r       ISP/uart_test/N31_12/gateop_perm/Z
                                   net (fanout=10)       4.009      13.137         ISP/uart_test/N31
 CLMA_26_356/Y3                    td                    0.381      13.518 r       ISP/uart_test/N3711/gateop_perm/Z
                                   net (fanout=3)        0.706      14.224         ISP/uart_test/N3711
 CLMA_22_361/CE                                                            r       ISP/uart_test/tx_cnt3[1]/opit_0_L5Q/CE

 Data arrival time                                                  14.224         Logic Levels: 3  
                                                                                   Logic: 0.980ns(10.014%), Route: 8.806ns(89.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.593      23.785         sys_clk_g        
 CLMA_22_361/CLK                                                           r       ISP/uart_test/tx_cnt3[1]/opit_0_L5Q/CLK
 clock pessimism                                         0.653      24.438                          
 clock uncertainty                                      -0.050      24.388                          

 Setup time                                             -0.277      24.111                          

 Data required time                                                 24.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.111                          
 Data arrival time                                                 -14.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.887                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK
Endpoint    : ISP/uart_test/tx_cnt3[2]/opit_0_L5Q/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.782
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.874       4.438         sys_clk_g        
 CLMA_22_361/CLK                                                           r       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK

 CLMA_22_361/Q0                    tco                   0.261       4.699 r       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/Q
                                   net (fanout=9)        3.802       8.501         ISP/uart_test/tx_cnt3 [0]
 CLMA_86_364/Y1                    td                    0.169       8.670 r       ISP/uart_test/N31_10/gateop_perm/Z
                                   net (fanout=1)        0.289       8.959         ISP/uart_test/_N22798
 CLMS_86_369/Y1                    td                    0.169       9.128 r       ISP/uart_test/N31_12/gateop_perm/Z
                                   net (fanout=10)       4.009      13.137         ISP/uart_test/N31
 CLMA_26_356/Y3                    td                    0.381      13.518 r       ISP/uart_test/N3711/gateop_perm/Z
                                   net (fanout=3)        0.382      13.900         ISP/uart_test/N3711
 CLMA_26_360/CE                                                            r       ISP/uart_test/tx_cnt3[2]/opit_0_L5Q/CE

 Data arrival time                                                  13.900         Logic Levels: 3  
                                                                                   Logic: 0.980ns(10.357%), Route: 8.482ns(89.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.590      23.782         sys_clk_g        
 CLMA_26_360/CLK                                                           r       ISP/uart_test/tx_cnt3[2]/opit_0_L5Q/CLK
 clock pessimism                                         0.601      24.383                          
 clock uncertainty                                      -0.050      24.333                          

 Setup time                                             -0.277      24.056                          

 Data required time                                                 24.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.056                          
 Data arrival time                                                 -13.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.156                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.454
  Launch Clock Delay      :  3.785
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.593       3.785         sys_clk_g        
 CLMA_146_245/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/CLK

 CLMA_146_245/Q2                   tco                   0.223       4.008 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.144       4.152         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [6]
 CLMA_146_245/COUT                 td                    0.135       4.287 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.287         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMA_146_249/CIN                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.287         Logic Levels: 1  
                                                                                   Logic: 0.358ns(71.315%), Route: 0.144ns(28.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.890       4.454         sys_clk_g        
 CLMA_146_249/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.372       4.082                          
 clock uncertainty                                       0.000       4.082                          

 Hold time                                              -0.109       3.973                          

 Data required time                                                  3.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.973                          
 Data arrival time                                                  -4.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_cnt1[0]/opit_0_L5Q/CLK
Endpoint    : ISP/uart_test/tx_cnt1[1]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.798
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.606       3.798         sys_clk_g        
 CLMA_18_368/CLK                                                           r       ISP/uart_test/tx_cnt1[0]/opit_0_L5Q/CLK

 CLMA_18_368/Q0                    tco                   0.224       4.022 r       ISP/uart_test/tx_cnt1[0]/opit_0_L5Q/Q
                                   net (fanout=7)        0.142       4.164         ISP/uart_test/N19 [1]
 CLMS_18_369/M0                                                            r       ISP/uart_test/tx_cnt1[1]/opit_0/D

 Data arrival time                                                   4.164         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.202%), Route: 0.142ns(38.798%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.887       4.451         sys_clk_g        
 CLMS_18_369/CLK                                                           r       ISP/uart_test/tx_cnt1[1]/opit_0/CLK
 clock pessimism                                        -0.620       3.831                          
 clock uncertainty                                       0.000       3.831                          

 Hold time                                              -0.012       3.819                          

 Data required time                                                  3.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.819                          
 Data arrival time                                                  -4.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  3.786
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.594       3.786         sys_clk_g        
 CLMA_146_260/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_146_260/Q0                   tco                   0.223       4.009 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.114       4.123         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state [2]
 CLMA_146_252/A4                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.123         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.885       4.449         sys_clk_g        
 CLMA_146_252/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.620       3.829                          
 clock uncertainty                                       0.000       3.829                          

 Hold time                                              -0.081       3.748                          

 Data required time                                                  3.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.748                          
 Data arrival time                                                  -4.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.730
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.817       7.387         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.261       7.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       5.333      12.981         nt_ddr_init_done 
 CLMA_138_301/B4                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.981         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.666%), Route: 5.333ns(95.334%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.538      23.730         sys_clk_g        
 CLMA_138_301/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      24.102                          
 clock uncertainty                                      -0.050      24.052                          

 Setup time                                             -0.133      23.919                          

 Data required time                                                 23.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.919                          
 Data arrival time                                                 -12.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.383
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.539       6.270         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.223       6.493 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       3.896      10.389         nt_ddr_init_done 
 CLMA_138_301/B4                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.389         Logic Levels: 0  
                                                                                   Logic: 0.223ns(5.414%), Route: 3.896ns(94.586%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.819       4.383         sys_clk_g        
 CLMA_138_301/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.011                          
 clock uncertainty                                       0.050       4.061                          

 Hold time                                              -0.084       3.977                          

 Data required time                                                  3.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.977                          
 Data arrival time                                                 -10.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.412                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.987
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.851       3.987         cmos_pclk_g      
 CLMA_50_117/CLK                                                           r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_50_117/Q0                    tco                   0.261       4.248 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        2.159       6.407         write_en         
                                                         0.276       6.683 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.683         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9141
 CLMA_126_92/COUT                  td                    0.097       6.780 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.780         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9143
                                                         0.060       6.840 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.840         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
 CLMA_126_96/Y3                    td                    0.380       7.220 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        1.388       8.608         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_102_88/Y2                    td                    0.284       8.892 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.942       9.834         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_130_88/COUT                  td                    0.431      10.265 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.265         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_130_92/Y0                    td                    0.130      10.395 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.451      10.846         _N190            
 CLMS_126_101/B4                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.846         Logic Levels: 5  
                                                                                   Logic: 1.919ns(27.978%), Route: 4.940ns(72.022%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.553      13.377         cmos_pclk_g      
 CLMS_126_101/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.312      13.689                          
 clock uncertainty                                      -0.050      13.639                          

 Setup time                                             -0.133      13.506                          

 Data required time                                                 13.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.506                          
 Data arrival time                                                 -10.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.660                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/L0
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.329
  Launch Clock Delay      :  3.987
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.851       3.987         cmos_pclk_g      
 CLMA_50_117/CLK                                                           r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_50_117/Q0                    tco                   0.261       4.248 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        2.159       6.407         write_en         
                                                         0.276       6.683 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.683         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9141
 CLMA_126_92/Y2                    td                    0.198       6.881 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=2)        2.323       9.204         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [2]
 CLMA_114_64/A0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   9.204         Logic Levels: 1  
                                                                                   Logic: 0.735ns(14.089%), Route: 4.482ns(85.911%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.505      13.329         cmos_pclk_g      
 CLMA_114_64/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.312      13.641                          
 clock uncertainty                                      -0.050      13.591                          

 Setup time                                             -0.180      13.411                          

 Data required time                                                 13.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.411                          
 Data arrival time                                                  -9.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.207                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.329
  Launch Clock Delay      :  3.987
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.851       3.987         cmos_pclk_g      
 CLMA_50_117/CLK                                                           r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_50_117/Q0                    tco                   0.261       4.248 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        2.159       6.407         write_en         
                                                         0.276       6.683 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.683         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9141
 CLMA_126_92/Y3                    td                    0.380       7.063 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        1.716       8.779         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3]
 CLMA_114_64/A1                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   8.779         Logic Levels: 1  
                                                                                   Logic: 0.917ns(19.136%), Route: 3.875ns(80.864%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.505      13.329         cmos_pclk_g      
 CLMA_114_64/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.312      13.641                          
 clock uncertainty                                      -0.050      13.591                          

 Setup time                                             -0.248      13.343                          

 Data required time                                                 13.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.343                          
 Data arrival time                                                  -8.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.564                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_i_d0[3]/opit_0/CLK
Endpoint    : cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.998
  Launch Clock Delay      :  3.408
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.584       3.408         cmos_pclk_g      
 CLMA_58_121/CLK                                                           r       cmos_8_16bit_m0/pdata_i_d0[3]/opit_0/CLK

 CLMA_58_121/Q1                    tco                   0.223       3.631 f       cmos_8_16bit_m0/pdata_i_d0[3]/opit_0/Q
                                   net (fanout=1)        0.174       3.805         cmos_8_16bit_m0/pdata_i_d0 [3]
 CLMA_58_124/B4                                                            f       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.805         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.171%), Route: 0.174ns(43.829%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.862       3.998         cmos_pclk_g      
 CLMA_58_124/CLK                                                           r       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.312       3.686                          
 clock uncertainty                                       0.000       3.686                          

 Hold time                                              -0.084       3.602                          

 Data required time                                                  3.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.602                          
 Data arrival time                                                  -3.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_i_d0[5]/opit_0/CLK
Endpoint    : cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.998
  Launch Clock Delay      :  3.408
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.584       3.408         cmos_pclk_g      
 CLMA_58_121/CLK                                                           r       cmos_8_16bit_m0/pdata_i_d0[5]/opit_0/CLK

 CLMA_58_121/Q0                    tco                   0.223       3.631 f       cmos_8_16bit_m0/pdata_i_d0[5]/opit_0/Q
                                   net (fanout=1)        0.245       3.876         cmos_8_16bit_m0/pdata_i_d0 [5]
 CLMA_58_124/C4                                                            f       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.876         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.862       3.998         cmos_pclk_g      
 CLMA_58_124/CLK                                                           r       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.312       3.686                          
 clock uncertainty                                       0.000       3.686                          

 Hold time                                              -0.082       3.604                          

 Data required time                                                  3.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.604                          
 Data arrival time                                                  -3.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_i_d0[6]/opit_0/CLK
Endpoint    : cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.998
  Launch Clock Delay      :  3.408
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.584       3.408         cmos_pclk_g      
 CLMA_58_121/CLK                                                           r       cmos_8_16bit_m0/pdata_i_d0[6]/opit_0/CLK

 CLMA_58_121/Q2                    tco                   0.223       3.631 f       cmos_8_16bit_m0/pdata_i_d0[6]/opit_0/Q
                                   net (fanout=1)        0.245       3.876         cmos_8_16bit_m0/pdata_i_d0 [6]
 CLMA_58_124/D4                                                            f       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.876         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.862       3.998         cmos_pclk_g      
 CLMA_58_124/CLK                                                           r       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.312       3.686                          
 clock uncertainty                                       0.000       3.686                          

 Hold time                                              -0.083       3.603                          

 Data required time                                                  3.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.603                          
 Data arrival time                                                  -3.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.360
  Launch Clock Delay      :  7.383
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.810       7.383         ntclkbufg_1      
 CLMA_98_76/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_98_76/Q0                     tco                   0.261       7.644 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.851      10.495         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3]
 CLMA_130_85/M0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                  10.495         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.387%), Route: 2.851ns(91.613%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.536      13.360         cmos_pclk_g      
 CLMA_130_85/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      13.360                          
 clock uncertainty                                      -0.050      13.310                          

 Setup time                                             -0.067      13.243                          

 Data required time                                                 13.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.243                          
 Data arrival time                                                 -10.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.748                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.357
  Launch Clock Delay      :  7.381
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.808       7.381         ntclkbufg_1      
 CLMS_94_73/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_94_73/Q3                     tco                   0.261       7.642 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.477       9.119         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1]
 CLMS_126_85/M0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D

 Data arrival time                                                   9.119         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.017%), Route: 1.477ns(84.983%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.533      13.357         cmos_pclk_g      
 CLMS_126_85/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      13.357                          
 clock uncertainty                                      -0.050      13.307                          

 Setup time                                             -0.067      13.240                          

 Data required time                                                 13.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.240                          
 Data arrival time                                                  -9.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.121                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.360
  Launch Clock Delay      :  7.383
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.810       7.383         ntclkbufg_1      
 CLMA_98_76/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_98_76/Q1                     tco                   0.261       7.644 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.131       8.775         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [4]
 CLMA_130_85/M2                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   8.775         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.750%), Route: 1.131ns(81.250%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.536      13.360         cmos_pclk_g      
 CLMA_130_85/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      13.360                          
 clock uncertainty                                      -0.050      13.310                          

 Setup time                                             -0.067      13.243                          

 Data required time                                                 13.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.243                          
 Data arrival time                                                  -8.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.468                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.950
  Launch Clock Delay      :  6.274
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.540       6.274         ntclkbufg_1      
 CLMA_114_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_114_92/Q0                    tco                   0.223       6.497 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.376       6.873         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0]
 CLMA_130_84/M0                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D

 Data arrival time                                                   6.873         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.229%), Route: 0.376ns(62.771%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.814       3.950         cmos_pclk_g      
 CLMA_130_84/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000       3.950                          
 clock uncertainty                                       0.050       4.000                          

 Hold time                                              -0.016       3.984                          

 Data required time                                                  3.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.984                          
 Data arrival time                                                  -6.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.889                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.984
  Launch Clock Delay      :  6.299
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.565       6.299         ntclkbufg_1      
 CLMS_46_113/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMS_46_113/Q2                    tco                   0.223       6.522 f       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.244       6.766         write_req_ack    
 CLMS_46_117/A1                                                            f       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.766         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.848       3.984         cmos_pclk_g      
 CLMS_46_117/CLK                                                           r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.984                          
 clock uncertainty                                       0.050       4.034                          

 Hold time                                              -0.166       3.868                          

 Data required time                                                  3.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.868                          
 Data arrival time                                                  -6.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.898                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.987
  Launch Clock Delay      :  6.291
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.557       6.291         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.223       6.514 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.628       7.142         frame_read_write_m0/write_fifo_aclr
 DRM_34_104/RSTA[0]                                                        f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.142         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.204%), Route: 0.628ns(73.796%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.851       3.987         cmos_pclk_g      
 DRM_34_104/CLKA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       3.987                          
 clock uncertainty                                       0.050       4.037                          

 Hold time                                               0.031       4.068                          

 Data required time                                                  4.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.068                          
 Data arrival time                                                  -7.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.074                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.300
  Launch Clock Delay      :  7.361
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.793       7.361         video_clk        
 CLMA_114_48/CLK                                                           r       ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/CLK

 CLMA_114_48/Q2                    tco                   0.261       7.622 r       ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        5.167      12.789         ISP/judge_single2_inst/feature_inst/a1 [6]
 APM_110_284/P[19]                 td                    2.255      15.044 r       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        2.712      17.756         ISP/judge_single2_inst/feature_inst/_N51
 CLMA_90_73/Y3                     td                    0.209      17.965 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.487      19.452         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.281      19.733 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      19.733         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_106_1/COUT                   td                    0.097      19.830 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.830         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
                                                         0.060      19.890 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      19.890         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [6]
 CLMA_106_5/COUT                   td                    0.097      19.987 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.987         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [8]
                                                         0.060      20.047 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      20.047         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [10]
 CLMA_106_9/Y2                     td                    0.198      20.245 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Y0
                                   net (fanout=1)        1.828      22.073         ISP/judge_single2_inst/feature_inst/_N618
 CLMA_86_20/Y1                     td                    0.276      22.349 r       ISP/judge_single2_inst/feature_inst/N34_sel23[10]/gateop/Z
                                   net (fanout=3)        1.353      23.702         ISP/judge_single2_inst/feature_inst/_N642
                                                         0.382      24.084 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      24.084         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_114_28/COUT                  td                    0.097      24.181 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.181         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      24.241 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      24.241         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_114_32/Y3                    td                    0.340      24.581 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.798      25.379         _N136            
                                                         0.382      25.761 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      25.761         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMA_114_0/COUT                   td                    0.097      25.858 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.858         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.060      25.918 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      25.918         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_114_4/COUT                   td                    0.097      26.015 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.015         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      26.075 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      26.075         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_114_8/COUT                   td                    0.097      26.172 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.172         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      26.232 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      26.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_114_12/COUT                  td                    0.097      26.329 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.329         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.060      26.389 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      26.389         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMA_114_16/COUT                  td                    0.097      26.486 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.486         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [19]
                                                         0.060      26.546 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Cout
                                                         0.000      26.546         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [21]
 CLMA_114_20/Y3                    td                    0.380      26.926 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.237      28.163         ISP/judge_single2_inst/feature_inst/_N703
 CLMA_106_20/Y3                    td                    0.505      28.668 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.924      29.592         _N135            
                                                         0.382      29.974 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      29.974         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMS_102_1/COUT                   td                    0.097      30.071 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.071         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
 CLMS_102_5/Y1                     td                    0.381      30.452 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.419      31.871         ISP/judge_single2_inst/feature_inst/_N734
 CLMA_98_1/COUT                    td                    0.429      32.300 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.300         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [6]
                                                         0.060      32.360 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_4/gateop_A2/Cout
                                                         0.000      32.360         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [10]
 CLMA_98_5/COUT                    td                    0.097      32.457 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [14]
                                                         0.060      32.517 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      32.517         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMA_98_9/Y3                      td                    0.340      32.857 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.504      34.361         _N134            
                                                         0.438      34.799 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      34.799         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [13]
 CLMS_114_13/COUT                  td                    0.097      34.896 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.896         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [15]
                                                         0.060      34.956 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      34.956         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [17]
 CLMS_114_17/COUT                  td                    0.097      35.053 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.053         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [19]
                                                         0.060      35.113 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_20/gateop_A2/Cout
                                                         0.000      35.113         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [21]
 CLMS_114_21/Y3                    td                    0.380      35.493 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        3.335      38.828         ISP/judge_single2_inst/feature_inst/_N801
 CLMA_106_36/Y3                    td                    0.505      39.333 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.680      41.013         _N133            
                                                         0.382      41.395 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      41.395         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_130_0/COUT                   td                    0.097      41.492 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.492         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      41.552 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      41.552         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_130_4/COUT                   td                    0.097      41.649 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      41.709 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      41.709         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_130_8/COUT                   td                    0.097      41.806 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.806         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      41.866 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      41.866         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_130_12/COUT                  td                    0.097      41.963 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.963         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
                                                         0.060      42.023 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      42.023         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [17]
 CLMA_130_16/Y3                    td                    0.380      42.403 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.321      43.724         ISP/judge_single2_inst/feature_inst/_N846
                                                         0.382      44.106 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      44.106         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_118_33/Y3                    td                    0.340      44.446 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.325      45.771         _N132            
                                                         0.382      46.153 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      46.153         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_126_52/COUT                  td                    0.097      46.250 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.250         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.060      46.310 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      46.310         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_126_56/COUT                  td                    0.097      46.407 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.407         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      46.467 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      46.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_126_64/Y3                    td                    0.380      46.847 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.007      48.854         ISP/judge_single2_inst/feature_inst/_N887
                                                         0.382      49.236 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      49.236         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMA_118_40/COUT                  td                    0.097      49.333 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.333         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.060      49.393 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      49.393         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_118_44/Y3                    td                    0.340      49.733 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.344      51.077         _N131            
                                                         0.438      51.515 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      51.515         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMS_114_57/COUT                  td                    0.097      51.612 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.612         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.060      51.672 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      51.672         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMS_114_65/COUT                  td                    0.097      51.769 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.769         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.060      51.829 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      51.829         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMS_114_69/COUT                  td                    0.097      51.926 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.926         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
 CLMS_114_73/Y1                    td                    0.381      52.307 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.907      54.214         ISP/judge_single2_inst/feature_inst/_N942
                                                         0.438      54.652 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      54.652         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_114_49/Y3                    td                    0.340      54.992 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.941      55.933         _N130            
                                                         0.438      56.371 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      56.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [13]
 CLMA_118_64/COUT                  td                    0.097      56.468 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.468         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [15]
                                                         0.060      56.528 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      56.528         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [17]
 CLMA_118_68/Y3                    td                    0.380      56.908 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        2.290      59.198         ISP/judge_single2_inst/feature_inst/_N993
                                                         0.382      59.580 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      59.580         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMA_118_105/Y3                   td                    0.340      59.920 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.515      61.435         _N129            
                                                         0.438      61.873 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      61.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_102_64/COUT                  td                    0.097      61.970 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.970         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.060      62.030 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      62.030         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_102_68/COUT                  td                    0.097      62.127 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.127         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_102_72/Y1                    td                    0.381      62.508 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.419      64.927         ISP/judge_single2_inst/feature_inst/_N1036
 CLMS_114_85/COUT                  td                    0.429      65.356 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.356         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      65.416 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      65.416         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMS_114_89/Y3                    td                    0.340      65.756 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.932      66.688         _N128            
                                                         0.382      67.070 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      67.070         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_114_68/COUT                  td                    0.097      67.167 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.167         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.060      67.227 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      67.227         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_114_72/COUT                  td                    0.097      67.324 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.324         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      67.384 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      67.384         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_114_76/COUT                  td                    0.097      67.481 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.481         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
 CLMA_114_80/Y1                    td                    0.381      67.862 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.262      70.124         ISP/judge_single2_inst/feature_inst/_N1085
 CLMA_106_80/COUT                  td                    0.429      70.553 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.553         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      70.613 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      70.613         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_106_84/Y3                    td                    0.340      70.953 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.314      72.267         _N127            
                                                         0.382      72.649 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      72.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [1]
 CLMA_130_65/COUT                  td                    0.097      72.746 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.746         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [3]
                                                         0.060      72.806 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      72.806         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMA_130_69/COUT                  td                    0.097      72.903 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.903         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.060      72.963 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      72.963         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMA_130_73/Y2                    td                    0.198      73.161 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        2.180      75.341         ISP/judge_single2_inst/feature_inst/_N1131
                                                         0.281      75.622 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      75.622         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_126_84/COUT                  td                    0.097      75.719 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.719         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      75.779 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      75.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_126_88/Y3                    td                    0.340      76.119 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.562      77.681         _N126            
                                                         0.438      78.119 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      78.119         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_94_64/COUT                   td                    0.097      78.216 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.216         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
                                                         0.060      78.276 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      78.276         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMA_94_68/COUT                   td                    0.097      78.373 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.373         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.060      78.433 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      78.433         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMA_94_72/COUT                   td                    0.097      78.530 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.530         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.060      78.590 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      78.590         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMA_94_76/COUT                   td                    0.097      78.687 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.687         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [19]
 CLMA_94_80/Y0                     td                    0.198      78.885 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        2.326      81.211         ISP/judge_single2_inst/feature_inst/_N1190
 CLMS_102_81/Y3                    td                    0.404      81.615 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.788      82.403         _N125            
 CLMA_98_57/Y1                     td                    0.377      82.780 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        2.792      85.572         ISP/judge_single2_inst/feature_inst/_N1220
                                                         0.438      86.010 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_0/gateop_A2/Cout
                                                         0.000      86.010         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [2]
 CLMA_118_57/COUT                  td                    0.097      86.107 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.107         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [6]
                                                         0.060      86.167 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      86.167         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [10]
 CLMA_118_65/COUT                  td                    0.097      86.264 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.264         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [14]
                                                         0.060      86.324 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      86.324         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMA_118_69/Y3                    td                    0.340      86.664 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.979      87.643         _N124            
                                                         0.382      88.025 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Cout
                                                         0.000      88.025         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [1]
 CLMA_106_48/Y2                    td                    0.198      88.223 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_2/gateop_A2/Y0
                                   net (fanout=3)        2.867      91.090         ISP/judge_single2_inst/feature_inst/_N1270
                                                         0.281      91.371 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_0/gateop_A2/Cout
                                                         0.000      91.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [2]
 CLMA_106_77/COUT                  td                    0.097      91.468 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.468         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [6]
                                                         0.060      91.528 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_4/gateop_A2/Cout
                                                         0.000      91.528         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [10]
 CLMA_106_81/COUT                  td                    0.097      91.625 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.625         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [14]
                                                         0.060      91.685 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      91.685         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_106_85/Y3                    td                    0.340      92.025 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.099      93.124         _N123            
                                                         0.382      93.506 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      93.506         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_106_49/COUT                  td                    0.097      93.603 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.603         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
 CLMA_106_53/Y0                    td                    0.198      93.801 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Y0
                                   net (fanout=3)        2.495      96.296         ISP/judge_single2_inst/feature_inst/_N1321
 CLMA_70_45/COUT                   td                    0.326      96.622 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.622         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.060      96.682 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      96.682         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_70_49/COUT                   td                    0.097      96.779 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      96.839 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      96.839         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_70_53/Y3                     td                    0.340      97.179 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.143      98.322         _N122            
                                                         0.382      98.704 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      98.704         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMA_98_44/COUT                   td                    0.097      98.801 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.801         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.060      98.861 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      98.861         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_98_48/COUT                   td                    0.097      98.958 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.958         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      99.018 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      99.018         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_98_52/COUT                   td                    0.097      99.115 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.115         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      99.175 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      99.175         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_98_56/COUT                   td                    0.097      99.272 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.272         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.060      99.332 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      99.332         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMA_98_64/COUT                   td                    0.097      99.429 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [19]
 CLMA_98_68/Y0                     td                    0.198      99.627 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        3.343     102.970         ISP/judge_single2_inst/feature_inst/_N1386
 CLMA_102_52/Y3                    td                    0.404     103.374 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.079     104.453         _N121            
                                                         0.382     104.835 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000     104.835         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [1]
 CLMS_102_45/COUT                  td                    0.097     104.932 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.932         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [3]
                                                         0.060     104.992 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000     104.992         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMS_102_49/COUT                  td                    0.097     105.089 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.089         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.060     105.149 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000     105.149         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMS_102_53/COUT                  td                    0.097     105.246 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.246         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.060     105.306 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000     105.306         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMS_102_57/COUT                  td                    0.097     105.403 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.403         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.060     105.463 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000     105.463         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMS_102_65/Y2                    td                    0.198     105.661 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        2.461     108.122         ISP/judge_single2_inst/feature_inst/_N1433
                                                         0.281     108.403 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000     108.403         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMA_106_45/Y3                    td                    0.340     108.743 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.384     110.127         _N120            
                                                         0.438     110.565 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000     110.565         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_90_44/COUT                   td                    0.097     110.662 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.662         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
 CLMA_90_48/Y0                     td                    0.198     110.860 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.229     113.089         ISP/judge_single2_inst/feature_inst/_N1476
 CLMA_86_40/COUT                   td                    0.326     113.415 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     113.415         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.060     113.475 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     113.475         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_86_44/Y3                     td                    0.340     113.815 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.896     114.711         _N119            
                                                         0.382     115.093 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     115.093         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMS_94_33/COUT                   td                    0.097     115.190 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.190         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     115.250 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     115.250         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMS_94_37/COUT                   td                    0.097     115.347 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.347         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     115.407 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     115.407         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMS_94_41/Y3                     td                    0.380     115.787 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        0.817     116.604         ISP/judge_single2_inst/feature_inst/_N1524
 CLMS_86_25/Y6AB                   td                    0.126     116.730 r       CLKROUTE_157/Z   
                                   net (fanout=1)        0.604     117.334         _N1739           
                                                         0.382     117.716 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000     117.716         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [10]
 CLMA_94_40/COUT                   td                    0.097     117.813 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     117.813         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.060     117.873 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     117.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_94_44/Y3                     td                    0.340     118.213 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.962     119.175         _N118            
                                                         0.382     119.557 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     119.557         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMS_94_1/COUT                    td                    0.097     119.654 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.654         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.060     119.714 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     119.714         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMS_94_5/COUT                    td                    0.097     119.811 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.811         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
 CLMS_94_9/Y1                      td                    0.381     120.192 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Y1
                                   net (fanout=5)        0.908     121.100         ISP/judge_single2_inst/feature_inst/_N1571
                                                         0.438     121.538 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_4/gateop_A2/Cout
                                                         0.000     121.538         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [10]
 CLMA_90_5/COUT                    td                    0.097     121.635 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     121.635         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.060     121.695 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     121.695         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_90_9/Y3                      td                    0.340     122.035 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.083     123.118         _N117            
 CLMA_82_12/Y0                     td                    0.387     123.505 r       ISP/judge_single2_inst/feature_inst/N34_sel3[13]/gateop_perm/Z
                                   net (fanout=3)        1.876     125.381         ISP/judge_single2_inst/feature_inst/_N1625
 CLMA_82_4/COUT                    td                    0.326     125.707 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     125.707         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     125.767 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     125.767         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMA_82_8/Y3                      td                    0.340     126.107 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.004     127.111         _N116            
 CLMA_90_28/Y0                     td                    0.383     127.494 r       ISP/judge_single2_inst/feature_inst/N34_sel2[20]/gateop_perm/Z
                                   net (fanout=4)        2.101     129.595         ISP/judge_single2_inst/feature_inst/_N1681
 CLMA_98_8/Y3                      td                    0.508     130.103 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.026     131.129         _N115            
 CLMA_118_16/Y2                    td                    0.389     131.518 r       ISP/judge_single2_inst/feature_inst/N34_sel1[0]/gateop_perm/Z
                                   net (fanout=1)        1.133     132.651         ISP/judge_single2_inst/feature_inst/_N1710
                                                         0.438     133.089 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_0/gateop_A2/Cout
                                                         0.000     133.089         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [2]
 CLMA_106_0/COUT                   td                    0.097     133.186 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     133.186         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [6]
                                                         0.060     133.246 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_4/gateop_A2/Cout
                                                         0.000     133.246         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [10]
 CLMA_106_4/COUT                   td                    0.097     133.343 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     133.343         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [14]
                                                         0.059     133.402 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     133.402         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 133.402         Logic Levels: 114
                                                                                   Logic: 41.883ns(33.230%), Route: 84.158ns(66.770%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.571      21.684         video_clk        
 CLMA_106_8/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         1.065      22.749                          
 clock uncertainty                                      -0.150      22.599                          

 Setup time                                             -0.357      22.242                          

 Data required time                                                 22.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.242                          
 Data arrival time                                                -133.402                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -111.160                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.300
  Launch Clock Delay      :  7.361
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.793       7.361         video_clk        
 CLMA_114_48/CLK                                                           r       ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/CLK

 CLMA_114_48/Q2                    tco                   0.261       7.622 r       ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        5.167      12.789         ISP/judge_single2_inst/feature_inst/a1 [6]
 APM_110_284/P[19]                 td                    2.255      15.044 r       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        2.712      17.756         ISP/judge_single2_inst/feature_inst/_N51
 CLMA_90_73/Y3                     td                    0.209      17.965 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.487      19.452         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.281      19.733 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      19.733         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_106_1/COUT                   td                    0.097      19.830 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.830         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
                                                         0.060      19.890 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      19.890         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [6]
 CLMA_106_5/COUT                   td                    0.097      19.987 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.987         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [8]
                                                         0.060      20.047 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      20.047         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [10]
 CLMA_106_9/Y2                     td                    0.198      20.245 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Y0
                                   net (fanout=1)        1.828      22.073         ISP/judge_single2_inst/feature_inst/_N618
 CLMA_86_20/Y1                     td                    0.276      22.349 r       ISP/judge_single2_inst/feature_inst/N34_sel23[10]/gateop/Z
                                   net (fanout=3)        1.353      23.702         ISP/judge_single2_inst/feature_inst/_N642
                                                         0.382      24.084 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      24.084         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_114_28/COUT                  td                    0.097      24.181 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.181         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      24.241 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      24.241         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_114_32/Y3                    td                    0.340      24.581 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.798      25.379         _N136            
                                                         0.382      25.761 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      25.761         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMA_114_0/COUT                   td                    0.097      25.858 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.858         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.060      25.918 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      25.918         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_114_4/COUT                   td                    0.097      26.015 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.015         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      26.075 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      26.075         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_114_8/COUT                   td                    0.097      26.172 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.172         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      26.232 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      26.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_114_12/COUT                  td                    0.097      26.329 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.329         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.060      26.389 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      26.389         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMA_114_16/COUT                  td                    0.097      26.486 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.486         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [19]
                                                         0.060      26.546 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Cout
                                                         0.000      26.546         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [21]
 CLMA_114_20/Y3                    td                    0.380      26.926 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.237      28.163         ISP/judge_single2_inst/feature_inst/_N703
 CLMA_106_20/Y3                    td                    0.505      28.668 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.924      29.592         _N135            
                                                         0.382      29.974 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      29.974         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMS_102_1/COUT                   td                    0.097      30.071 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.071         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
 CLMS_102_5/Y1                     td                    0.381      30.452 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.419      31.871         ISP/judge_single2_inst/feature_inst/_N734
 CLMA_98_1/COUT                    td                    0.429      32.300 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.300         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [6]
                                                         0.060      32.360 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_4/gateop_A2/Cout
                                                         0.000      32.360         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [10]
 CLMA_98_5/COUT                    td                    0.097      32.457 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [14]
                                                         0.060      32.517 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      32.517         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMA_98_9/Y3                      td                    0.340      32.857 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.504      34.361         _N134            
                                                         0.438      34.799 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      34.799         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [13]
 CLMS_114_13/COUT                  td                    0.097      34.896 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.896         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [15]
                                                         0.060      34.956 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      34.956         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [17]
 CLMS_114_17/COUT                  td                    0.097      35.053 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.053         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [19]
                                                         0.060      35.113 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_20/gateop_A2/Cout
                                                         0.000      35.113         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [21]
 CLMS_114_21/Y3                    td                    0.380      35.493 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        3.335      38.828         ISP/judge_single2_inst/feature_inst/_N801
 CLMA_106_36/Y3                    td                    0.505      39.333 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.680      41.013         _N133            
                                                         0.382      41.395 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      41.395         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_130_0/COUT                   td                    0.097      41.492 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.492         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      41.552 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      41.552         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_130_4/COUT                   td                    0.097      41.649 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      41.709 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      41.709         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_130_8/COUT                   td                    0.097      41.806 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.806         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      41.866 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      41.866         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_130_12/COUT                  td                    0.097      41.963 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.963         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
                                                         0.060      42.023 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      42.023         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [17]
 CLMA_130_16/Y3                    td                    0.380      42.403 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.321      43.724         ISP/judge_single2_inst/feature_inst/_N846
                                                         0.382      44.106 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      44.106         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_118_33/Y3                    td                    0.340      44.446 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.325      45.771         _N132            
                                                         0.382      46.153 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      46.153         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_126_52/COUT                  td                    0.097      46.250 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.250         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.060      46.310 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      46.310         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_126_56/COUT                  td                    0.097      46.407 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.407         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      46.467 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      46.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_126_64/Y3                    td                    0.380      46.847 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.007      48.854         ISP/judge_single2_inst/feature_inst/_N887
                                                         0.382      49.236 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      49.236         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMA_118_40/COUT                  td                    0.097      49.333 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.333         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.060      49.393 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      49.393         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_118_44/Y3                    td                    0.340      49.733 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.344      51.077         _N131            
                                                         0.438      51.515 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      51.515         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMS_114_57/COUT                  td                    0.097      51.612 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.612         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.060      51.672 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      51.672         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMS_114_65/COUT                  td                    0.097      51.769 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.769         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.060      51.829 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      51.829         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMS_114_69/COUT                  td                    0.097      51.926 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.926         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
 CLMS_114_73/Y1                    td                    0.381      52.307 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.907      54.214         ISP/judge_single2_inst/feature_inst/_N942
                                                         0.438      54.652 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      54.652         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_114_49/Y3                    td                    0.340      54.992 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.941      55.933         _N130            
                                                         0.438      56.371 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      56.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [13]
 CLMA_118_64/COUT                  td                    0.097      56.468 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.468         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [15]
                                                         0.060      56.528 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      56.528         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [17]
 CLMA_118_68/Y3                    td                    0.380      56.908 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        2.290      59.198         ISP/judge_single2_inst/feature_inst/_N993
                                                         0.382      59.580 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      59.580         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMA_118_105/Y3                   td                    0.340      59.920 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.515      61.435         _N129            
                                                         0.438      61.873 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      61.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_102_64/COUT                  td                    0.097      61.970 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.970         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.060      62.030 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      62.030         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_102_68/COUT                  td                    0.097      62.127 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.127         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_102_72/Y1                    td                    0.381      62.508 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.419      64.927         ISP/judge_single2_inst/feature_inst/_N1036
 CLMS_114_85/COUT                  td                    0.429      65.356 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.356         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      65.416 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      65.416         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMS_114_89/Y3                    td                    0.340      65.756 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.932      66.688         _N128            
                                                         0.382      67.070 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      67.070         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_114_68/COUT                  td                    0.097      67.167 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.167         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.060      67.227 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      67.227         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_114_72/COUT                  td                    0.097      67.324 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.324         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      67.384 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      67.384         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_114_76/COUT                  td                    0.097      67.481 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.481         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
 CLMA_114_80/Y1                    td                    0.381      67.862 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.262      70.124         ISP/judge_single2_inst/feature_inst/_N1085
 CLMA_106_80/COUT                  td                    0.429      70.553 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.553         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      70.613 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      70.613         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_106_84/Y3                    td                    0.340      70.953 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.314      72.267         _N127            
                                                         0.382      72.649 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      72.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [1]
 CLMA_130_65/COUT                  td                    0.097      72.746 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.746         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [3]
                                                         0.060      72.806 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      72.806         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMA_130_69/COUT                  td                    0.097      72.903 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.903         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.060      72.963 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      72.963         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMA_130_73/Y2                    td                    0.198      73.161 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        2.180      75.341         ISP/judge_single2_inst/feature_inst/_N1131
                                                         0.281      75.622 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      75.622         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_126_84/COUT                  td                    0.097      75.719 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.719         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      75.779 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      75.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_126_88/Y3                    td                    0.340      76.119 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.562      77.681         _N126            
                                                         0.438      78.119 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      78.119         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_94_64/COUT                   td                    0.097      78.216 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.216         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
                                                         0.060      78.276 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      78.276         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMA_94_68/COUT                   td                    0.097      78.373 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.373         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.060      78.433 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      78.433         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMA_94_72/COUT                   td                    0.097      78.530 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.530         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.060      78.590 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      78.590         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMA_94_76/COUT                   td                    0.097      78.687 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.687         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [19]
 CLMA_94_80/Y0                     td                    0.198      78.885 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        2.326      81.211         ISP/judge_single2_inst/feature_inst/_N1190
 CLMS_102_81/Y3                    td                    0.404      81.615 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.788      82.403         _N125            
 CLMA_98_57/Y1                     td                    0.377      82.780 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        2.792      85.572         ISP/judge_single2_inst/feature_inst/_N1220
                                                         0.438      86.010 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_0/gateop_A2/Cout
                                                         0.000      86.010         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [2]
 CLMA_118_57/COUT                  td                    0.097      86.107 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.107         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [6]
                                                         0.060      86.167 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      86.167         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [10]
 CLMA_118_65/COUT                  td                    0.097      86.264 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.264         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [14]
                                                         0.060      86.324 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      86.324         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMA_118_69/Y3                    td                    0.340      86.664 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.979      87.643         _N124            
                                                         0.382      88.025 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Cout
                                                         0.000      88.025         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [1]
 CLMA_106_48/Y2                    td                    0.198      88.223 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_2/gateop_A2/Y0
                                   net (fanout=3)        2.867      91.090         ISP/judge_single2_inst/feature_inst/_N1270
                                                         0.281      91.371 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_0/gateop_A2/Cout
                                                         0.000      91.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [2]
 CLMA_106_77/COUT                  td                    0.097      91.468 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.468         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [6]
                                                         0.060      91.528 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_4/gateop_A2/Cout
                                                         0.000      91.528         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [10]
 CLMA_106_81/COUT                  td                    0.097      91.625 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.625         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [14]
                                                         0.060      91.685 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      91.685         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_106_85/Y3                    td                    0.340      92.025 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.099      93.124         _N123            
                                                         0.382      93.506 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      93.506         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_106_49/COUT                  td                    0.097      93.603 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.603         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
 CLMA_106_53/Y0                    td                    0.198      93.801 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Y0
                                   net (fanout=3)        2.495      96.296         ISP/judge_single2_inst/feature_inst/_N1321
 CLMA_70_45/COUT                   td                    0.326      96.622 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.622         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.060      96.682 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      96.682         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_70_49/COUT                   td                    0.097      96.779 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      96.839 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      96.839         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_70_53/Y3                     td                    0.340      97.179 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.143      98.322         _N122            
                                                         0.382      98.704 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      98.704         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMA_98_44/COUT                   td                    0.097      98.801 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.801         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.060      98.861 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      98.861         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_98_48/COUT                   td                    0.097      98.958 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.958         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      99.018 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      99.018         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_98_52/COUT                   td                    0.097      99.115 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.115         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      99.175 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      99.175         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_98_56/COUT                   td                    0.097      99.272 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.272         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.060      99.332 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      99.332         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMA_98_64/COUT                   td                    0.097      99.429 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [19]
 CLMA_98_68/Y0                     td                    0.198      99.627 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        3.343     102.970         ISP/judge_single2_inst/feature_inst/_N1386
 CLMA_102_52/Y3                    td                    0.404     103.374 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.079     104.453         _N121            
                                                         0.382     104.835 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000     104.835         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [1]
 CLMS_102_45/COUT                  td                    0.097     104.932 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.932         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [3]
                                                         0.060     104.992 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000     104.992         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMS_102_49/COUT                  td                    0.097     105.089 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.089         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.060     105.149 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000     105.149         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMS_102_53/COUT                  td                    0.097     105.246 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.246         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.060     105.306 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000     105.306         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMS_102_57/COUT                  td                    0.097     105.403 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.403         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.060     105.463 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000     105.463         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMS_102_65/Y2                    td                    0.198     105.661 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        2.461     108.122         ISP/judge_single2_inst/feature_inst/_N1433
                                                         0.281     108.403 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000     108.403         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMA_106_45/Y3                    td                    0.340     108.743 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.384     110.127         _N120            
                                                         0.438     110.565 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000     110.565         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_90_44/COUT                   td                    0.097     110.662 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.662         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
 CLMA_90_48/Y0                     td                    0.198     110.860 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.229     113.089         ISP/judge_single2_inst/feature_inst/_N1476
 CLMA_86_40/COUT                   td                    0.326     113.415 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     113.415         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.060     113.475 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     113.475         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_86_44/Y3                     td                    0.340     113.815 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.896     114.711         _N119            
                                                         0.382     115.093 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     115.093         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMS_94_33/COUT                   td                    0.097     115.190 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.190         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     115.250 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     115.250         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMS_94_37/COUT                   td                    0.097     115.347 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.347         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     115.407 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     115.407         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMS_94_41/Y3                     td                    0.380     115.787 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        0.817     116.604         ISP/judge_single2_inst/feature_inst/_N1524
 CLMS_86_25/Y6AB                   td                    0.126     116.730 r       CLKROUTE_157/Z   
                                   net (fanout=1)        0.604     117.334         _N1739           
                                                         0.382     117.716 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000     117.716         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [10]
 CLMA_94_40/COUT                   td                    0.097     117.813 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     117.813         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.060     117.873 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     117.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_94_44/Y3                     td                    0.340     118.213 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.962     119.175         _N118            
                                                         0.382     119.557 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     119.557         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMS_94_1/COUT                    td                    0.097     119.654 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.654         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.060     119.714 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     119.714         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMS_94_5/COUT                    td                    0.097     119.811 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.811         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
 CLMS_94_9/Y1                      td                    0.381     120.192 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Y1
                                   net (fanout=5)        0.908     121.100         ISP/judge_single2_inst/feature_inst/_N1571
                                                         0.438     121.538 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_4/gateop_A2/Cout
                                                         0.000     121.538         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [10]
 CLMA_90_5/COUT                    td                    0.097     121.635 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     121.635         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.060     121.695 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     121.695         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_90_9/Y3                      td                    0.340     122.035 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.083     123.118         _N117            
 CLMA_82_12/Y0                     td                    0.387     123.505 r       ISP/judge_single2_inst/feature_inst/N34_sel3[13]/gateop_perm/Z
                                   net (fanout=3)        1.876     125.381         ISP/judge_single2_inst/feature_inst/_N1625
 CLMA_82_4/COUT                    td                    0.326     125.707 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     125.707         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     125.767 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     125.767         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMA_82_8/Y3                      td                    0.340     126.107 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.004     127.111         _N116            
 CLMA_90_28/Y0                     td                    0.383     127.494 r       ISP/judge_single2_inst/feature_inst/N34_sel2[20]/gateop_perm/Z
                                   net (fanout=4)        2.101     129.595         ISP/judge_single2_inst/feature_inst/_N1681
 CLMA_98_8/Y3                      td                    0.508     130.103 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.783     130.886         _N115            
 CLMA_102_24/Y0                    td                    0.383     131.269 r       ISP/judge_single2_inst/feature_inst/N34_sel1[22]/gateop_perm/Z
                                   net (fanout=1)        1.480     132.749         ISP/judge_single2_inst/feature_inst/_N1732
 CLMA_106_8/D3                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13

 Data arrival time                                                 132.749         Logic Levels: 112
                                                                                   Logic: 41.126ns(32.799%), Route: 84.262ns(67.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.571      21.684         video_clk        
 CLMA_106_8/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         1.065      22.749                          
 clock uncertainty                                      -0.150      22.599                          

 Setup time                                             -0.465      22.134                          

 Data required time                                                 22.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.134                          
 Data arrival time                                                -132.749                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -110.615                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I03
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.300
  Launch Clock Delay      :  7.361
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.793       7.361         video_clk        
 CLMA_114_48/CLK                                                           r       ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/CLK

 CLMA_114_48/Q2                    tco                   0.261       7.622 r       ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        5.167      12.789         ISP/judge_single2_inst/feature_inst/a1 [6]
 APM_110_284/P[19]                 td                    2.255      15.044 r       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        2.712      17.756         ISP/judge_single2_inst/feature_inst/_N51
 CLMA_90_73/Y3                     td                    0.209      17.965 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.487      19.452         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.281      19.733 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      19.733         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_106_1/COUT                   td                    0.097      19.830 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.830         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
                                                         0.060      19.890 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      19.890         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [6]
 CLMA_106_5/COUT                   td                    0.097      19.987 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.987         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [8]
                                                         0.060      20.047 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      20.047         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [10]
 CLMA_106_9/Y2                     td                    0.198      20.245 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Y0
                                   net (fanout=1)        1.828      22.073         ISP/judge_single2_inst/feature_inst/_N618
 CLMA_86_20/Y1                     td                    0.276      22.349 r       ISP/judge_single2_inst/feature_inst/N34_sel23[10]/gateop/Z
                                   net (fanout=3)        1.353      23.702         ISP/judge_single2_inst/feature_inst/_N642
                                                         0.382      24.084 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      24.084         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_114_28/COUT                  td                    0.097      24.181 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.181         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      24.241 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      24.241         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_114_32/Y3                    td                    0.340      24.581 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.798      25.379         _N136            
                                                         0.382      25.761 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      25.761         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMA_114_0/COUT                   td                    0.097      25.858 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.858         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.060      25.918 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      25.918         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_114_4/COUT                   td                    0.097      26.015 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.015         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      26.075 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      26.075         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_114_8/COUT                   td                    0.097      26.172 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.172         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      26.232 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      26.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_114_12/COUT                  td                    0.097      26.329 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.329         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.060      26.389 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      26.389         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMA_114_16/COUT                  td                    0.097      26.486 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.486         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [19]
                                                         0.060      26.546 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Cout
                                                         0.000      26.546         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [21]
 CLMA_114_20/Y3                    td                    0.380      26.926 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.237      28.163         ISP/judge_single2_inst/feature_inst/_N703
 CLMA_106_20/Y3                    td                    0.505      28.668 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.924      29.592         _N135            
                                                         0.382      29.974 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      29.974         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMS_102_1/COUT                   td                    0.097      30.071 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.071         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
 CLMS_102_5/Y1                     td                    0.381      30.452 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.419      31.871         ISP/judge_single2_inst/feature_inst/_N734
 CLMA_98_1/COUT                    td                    0.429      32.300 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.300         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [6]
                                                         0.060      32.360 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_4/gateop_A2/Cout
                                                         0.000      32.360         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [10]
 CLMA_98_5/COUT                    td                    0.097      32.457 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [14]
                                                         0.060      32.517 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      32.517         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMA_98_9/Y3                      td                    0.340      32.857 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.504      34.361         _N134            
                                                         0.438      34.799 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      34.799         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [13]
 CLMS_114_13/COUT                  td                    0.097      34.896 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.896         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [15]
                                                         0.060      34.956 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      34.956         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [17]
 CLMS_114_17/COUT                  td                    0.097      35.053 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.053         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [19]
                                                         0.060      35.113 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_20/gateop_A2/Cout
                                                         0.000      35.113         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [21]
 CLMS_114_21/Y3                    td                    0.380      35.493 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        3.335      38.828         ISP/judge_single2_inst/feature_inst/_N801
 CLMA_106_36/Y3                    td                    0.505      39.333 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.680      41.013         _N133            
                                                         0.382      41.395 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      41.395         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_130_0/COUT                   td                    0.097      41.492 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.492         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      41.552 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      41.552         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_130_4/COUT                   td                    0.097      41.649 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      41.709 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      41.709         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_130_8/COUT                   td                    0.097      41.806 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.806         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      41.866 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      41.866         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_130_12/COUT                  td                    0.097      41.963 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.963         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
                                                         0.060      42.023 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      42.023         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [17]
 CLMA_130_16/Y3                    td                    0.380      42.403 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.321      43.724         ISP/judge_single2_inst/feature_inst/_N846
                                                         0.382      44.106 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      44.106         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_118_33/Y3                    td                    0.340      44.446 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.325      45.771         _N132            
                                                         0.382      46.153 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      46.153         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_126_52/COUT                  td                    0.097      46.250 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.250         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.060      46.310 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      46.310         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_126_56/COUT                  td                    0.097      46.407 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.407         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      46.467 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      46.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_126_64/Y3                    td                    0.380      46.847 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.007      48.854         ISP/judge_single2_inst/feature_inst/_N887
                                                         0.382      49.236 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      49.236         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMA_118_40/COUT                  td                    0.097      49.333 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.333         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.060      49.393 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      49.393         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_118_44/Y3                    td                    0.340      49.733 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.344      51.077         _N131            
                                                         0.438      51.515 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      51.515         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMS_114_57/COUT                  td                    0.097      51.612 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.612         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.060      51.672 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      51.672         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMS_114_65/COUT                  td                    0.097      51.769 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.769         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.060      51.829 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      51.829         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMS_114_69/COUT                  td                    0.097      51.926 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.926         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
 CLMS_114_73/Y1                    td                    0.381      52.307 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.907      54.214         ISP/judge_single2_inst/feature_inst/_N942
                                                         0.438      54.652 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      54.652         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_114_49/Y3                    td                    0.340      54.992 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.941      55.933         _N130            
                                                         0.438      56.371 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      56.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [13]
 CLMA_118_64/COUT                  td                    0.097      56.468 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.468         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [15]
                                                         0.060      56.528 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      56.528         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [17]
 CLMA_118_68/Y3                    td                    0.380      56.908 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        2.290      59.198         ISP/judge_single2_inst/feature_inst/_N993
                                                         0.382      59.580 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      59.580         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMA_118_105/Y3                   td                    0.340      59.920 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.515      61.435         _N129            
                                                         0.438      61.873 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      61.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_102_64/COUT                  td                    0.097      61.970 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.970         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.060      62.030 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      62.030         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_102_68/COUT                  td                    0.097      62.127 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.127         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_102_72/Y1                    td                    0.381      62.508 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.419      64.927         ISP/judge_single2_inst/feature_inst/_N1036
 CLMS_114_85/COUT                  td                    0.429      65.356 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.356         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      65.416 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      65.416         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMS_114_89/Y3                    td                    0.340      65.756 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.932      66.688         _N128            
                                                         0.382      67.070 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      67.070         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_114_68/COUT                  td                    0.097      67.167 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.167         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.060      67.227 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      67.227         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_114_72/COUT                  td                    0.097      67.324 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.324         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      67.384 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      67.384         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_114_76/COUT                  td                    0.097      67.481 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.481         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
 CLMA_114_80/Y1                    td                    0.381      67.862 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.262      70.124         ISP/judge_single2_inst/feature_inst/_N1085
 CLMA_106_80/COUT                  td                    0.429      70.553 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.553         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      70.613 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      70.613         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_106_84/Y3                    td                    0.340      70.953 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.314      72.267         _N127            
                                                         0.382      72.649 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      72.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [1]
 CLMA_130_65/COUT                  td                    0.097      72.746 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.746         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [3]
                                                         0.060      72.806 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      72.806         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMA_130_69/COUT                  td                    0.097      72.903 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.903         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.060      72.963 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      72.963         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMA_130_73/Y2                    td                    0.198      73.161 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        2.180      75.341         ISP/judge_single2_inst/feature_inst/_N1131
                                                         0.281      75.622 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      75.622         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_126_84/COUT                  td                    0.097      75.719 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.719         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      75.779 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      75.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_126_88/Y3                    td                    0.340      76.119 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.562      77.681         _N126            
                                                         0.438      78.119 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      78.119         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_94_64/COUT                   td                    0.097      78.216 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.216         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
                                                         0.060      78.276 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      78.276         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMA_94_68/COUT                   td                    0.097      78.373 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.373         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.060      78.433 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      78.433         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMA_94_72/COUT                   td                    0.097      78.530 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.530         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.060      78.590 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      78.590         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMA_94_76/COUT                   td                    0.097      78.687 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.687         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [19]
 CLMA_94_80/Y0                     td                    0.198      78.885 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        2.326      81.211         ISP/judge_single2_inst/feature_inst/_N1190
 CLMS_102_81/Y3                    td                    0.404      81.615 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.788      82.403         _N125            
 CLMA_98_57/Y1                     td                    0.377      82.780 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        2.792      85.572         ISP/judge_single2_inst/feature_inst/_N1220
                                                         0.438      86.010 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_0/gateop_A2/Cout
                                                         0.000      86.010         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [2]
 CLMA_118_57/COUT                  td                    0.097      86.107 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.107         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [6]
                                                         0.060      86.167 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      86.167         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [10]
 CLMA_118_65/COUT                  td                    0.097      86.264 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.264         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [14]
                                                         0.060      86.324 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      86.324         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMA_118_69/Y3                    td                    0.340      86.664 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.979      87.643         _N124            
                                                         0.382      88.025 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Cout
                                                         0.000      88.025         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [1]
 CLMA_106_48/Y2                    td                    0.198      88.223 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_2/gateop_A2/Y0
                                   net (fanout=3)        2.867      91.090         ISP/judge_single2_inst/feature_inst/_N1270
                                                         0.281      91.371 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_0/gateop_A2/Cout
                                                         0.000      91.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [2]
 CLMA_106_77/COUT                  td                    0.097      91.468 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.468         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [6]
                                                         0.060      91.528 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_4/gateop_A2/Cout
                                                         0.000      91.528         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [10]
 CLMA_106_81/COUT                  td                    0.097      91.625 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.625         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [14]
                                                         0.060      91.685 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      91.685         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_106_85/Y3                    td                    0.340      92.025 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.099      93.124         _N123            
                                                         0.382      93.506 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      93.506         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_106_49/COUT                  td                    0.097      93.603 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.603         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
 CLMA_106_53/Y0                    td                    0.198      93.801 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Y0
                                   net (fanout=3)        2.495      96.296         ISP/judge_single2_inst/feature_inst/_N1321
 CLMA_70_45/COUT                   td                    0.326      96.622 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.622         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.060      96.682 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      96.682         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_70_49/COUT                   td                    0.097      96.779 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      96.839 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      96.839         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_70_53/Y3                     td                    0.340      97.179 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.143      98.322         _N122            
                                                         0.382      98.704 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      98.704         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMA_98_44/COUT                   td                    0.097      98.801 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.801         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.060      98.861 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      98.861         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_98_48/COUT                   td                    0.097      98.958 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.958         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      99.018 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      99.018         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_98_52/COUT                   td                    0.097      99.115 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.115         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      99.175 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      99.175         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_98_56/COUT                   td                    0.097      99.272 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.272         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.060      99.332 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      99.332         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMA_98_64/COUT                   td                    0.097      99.429 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [19]
 CLMA_98_68/Y0                     td                    0.198      99.627 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        3.343     102.970         ISP/judge_single2_inst/feature_inst/_N1386
 CLMA_102_52/Y3                    td                    0.404     103.374 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.079     104.453         _N121            
                                                         0.382     104.835 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000     104.835         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [1]
 CLMS_102_45/COUT                  td                    0.097     104.932 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.932         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [3]
                                                         0.060     104.992 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000     104.992         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMS_102_49/COUT                  td                    0.097     105.089 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.089         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.060     105.149 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000     105.149         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMS_102_53/COUT                  td                    0.097     105.246 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.246         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.060     105.306 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000     105.306         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMS_102_57/COUT                  td                    0.097     105.403 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.403         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.060     105.463 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000     105.463         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMS_102_65/Y2                    td                    0.198     105.661 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        2.461     108.122         ISP/judge_single2_inst/feature_inst/_N1433
                                                         0.281     108.403 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000     108.403         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMA_106_45/Y3                    td                    0.340     108.743 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.384     110.127         _N120            
                                                         0.438     110.565 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000     110.565         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_90_44/COUT                   td                    0.097     110.662 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.662         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
 CLMA_90_48/Y0                     td                    0.198     110.860 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.229     113.089         ISP/judge_single2_inst/feature_inst/_N1476
 CLMA_86_40/COUT                   td                    0.326     113.415 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     113.415         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.060     113.475 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     113.475         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_86_44/Y3                     td                    0.340     113.815 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.896     114.711         _N119            
                                                         0.382     115.093 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     115.093         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMS_94_33/COUT                   td                    0.097     115.190 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.190         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     115.250 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     115.250         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMS_94_37/COUT                   td                    0.097     115.347 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.347         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     115.407 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     115.407         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMS_94_41/Y3                     td                    0.380     115.787 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        0.817     116.604         ISP/judge_single2_inst/feature_inst/_N1524
 CLMS_86_25/Y6AB                   td                    0.126     116.730 r       CLKROUTE_157/Z   
                                   net (fanout=1)        0.604     117.334         _N1739           
                                                         0.382     117.716 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000     117.716         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [10]
 CLMA_94_40/COUT                   td                    0.097     117.813 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     117.813         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.060     117.873 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     117.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_94_44/Y3                     td                    0.340     118.213 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.962     119.175         _N118            
                                                         0.382     119.557 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     119.557         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMS_94_1/COUT                    td                    0.097     119.654 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.654         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.060     119.714 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     119.714         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMS_94_5/COUT                    td                    0.097     119.811 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.811         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
 CLMS_94_9/Y1                      td                    0.381     120.192 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Y1
                                   net (fanout=5)        0.908     121.100         ISP/judge_single2_inst/feature_inst/_N1571
                                                         0.438     121.538 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_4/gateop_A2/Cout
                                                         0.000     121.538         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [10]
 CLMA_90_5/COUT                    td                    0.097     121.635 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     121.635         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.060     121.695 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     121.695         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_90_9/Y3                      td                    0.340     122.035 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.083     123.118         _N117            
 CLMA_82_12/Y0                     td                    0.387     123.505 r       ISP/judge_single2_inst/feature_inst/N34_sel3[13]/gateop_perm/Z
                                   net (fanout=3)        1.876     125.381         ISP/judge_single2_inst/feature_inst/_N1625
 CLMA_82_4/COUT                    td                    0.326     125.707 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     125.707         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     125.767 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     125.767         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMA_82_8/Y3                      td                    0.340     126.107 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.004     127.111         _N116            
 CLMA_90_28/Y0                     td                    0.383     127.494 r       ISP/judge_single2_inst/feature_inst/N34_sel2[20]/gateop_perm/Z
                                   net (fanout=4)        2.101     129.595         ISP/judge_single2_inst/feature_inst/_N1681
 CLMA_98_8/Y3                      td                    0.508     130.103 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.783     130.886         _N115            
 CLMA_102_24/Y1                    td                    0.377     131.263 r       ISP/judge_single2_inst/feature_inst/N34_sel1[20]/gateop_perm/Z
                                   net (fanout=1)        0.754     132.017         ISP/judge_single2_inst/feature_inst/_N1730
 CLMA_106_8/C3                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I03

 Data arrival time                                                 132.017         Logic Levels: 112
                                                                                   Logic: 41.120ns(32.987%), Route: 83.536ns(67.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.571      21.684         video_clk        
 CLMA_106_8/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         1.065      22.749                          
 clock uncertainty                                      -0.150      22.599                          

 Setup time                                             -0.351      22.248                          

 Data required time                                                 22.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.248                          
 Data arrival time                                                -132.017                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -109.769                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s1[15]/opit_0_inv/CLK
Endpoint    : ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s0[15]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.452
  Launch Clock Delay      :  6.311
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.582       6.311         video_clk        
 CLMA_22_240/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s1[15]/opit_0_inv/CLK

 CLMA_22_240/Q2                    tco                   0.223       6.534 f       ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s1[15]/opit_0_inv/Q
                                   net (fanout=1)        0.115       6.649         ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s1 [15]
 CLMA_22_249/CD                                                            f       ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s0[15]/opit_0_inv/D

 Data arrival time                                                   6.649         Logic Levels: 0  
                                                                                   Logic: 0.223ns(65.976%), Route: 0.115ns(34.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.884       7.452         video_clk        
 CLMA_22_249/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s0[15]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.613                          
 clock uncertainty                                       0.000       6.613                          

 Hold time                                               0.033       6.646                          

 Data required time                                                  6.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.646                          
 Data arrival time                                                  -6.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.003                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_26[5]/opit_0_inv/CLK
Endpoint    : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_27[5]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.418
  Launch Clock Delay      :  6.296
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.567       6.296         video_clk        
 CLMA_118_129/CLK                                                          r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_26[5]/opit_0_inv/CLK

 CLMA_118_129/Q0                   tco                   0.223       6.519 f       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_26[5]/opit_0_inv/Q
                                   net (fanout=1)        0.176       6.695         ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_26 [5]
 CLMA_118_120/M0                                                           f       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_27[5]/opit_0_inv/D

 Data arrival time                                                   6.695         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.890%), Route: 0.176ns(44.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.850       7.418         video_clk        
 CLMA_118_120/CLK                                                          r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_27[5]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.579                          
 clock uncertainty                                       0.000       6.579                          

 Hold time                                              -0.016       6.563                          

 Data required time                                                  6.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.563                          
 Data arrival time                                                  -6.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.132                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s1[20]/opit_0_inv/CLK
Endpoint    : ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s0[20]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.437
  Launch Clock Delay      :  6.325
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.596       6.325         video_clk        
 CLMA_86_124/CLK                                                           r       ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s1[20]/opit_0_inv/CLK

 CLMA_86_124/Q0                    tco                   0.223       6.548 f       ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s1[20]/opit_0_inv/Q
                                   net (fanout=1)        0.175       6.723         ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s1 [20]
 CLMA_86_116/M0                                                            f       ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s0[20]/opit_0_inv/D

 Data arrival time                                                   6.723         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.030%), Route: 0.175ns(43.970%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.869       7.437         video_clk        
 CLMA_86_116/CLK                                                           r       ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s0[20]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.598                          
 clock uncertainty                                       0.000       6.598                          

 Hold time                                              -0.016       6.582                          

 Data required time                                                  6.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.582                          
 Data arrival time                                                  -6.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[7]              tco                   1.423   19038.856 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[33]
                                   net (fanout=1)        1.719   19040.575         rd_burst_data[33]
 DRM_62_84/DB0[1]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[1]

 Data arrival time                                               19040.575         Logic Levels: 0  
                                                                                   Logic: 1.423ns(45.290%), Route: 1.719ns(54.710%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.552   19036.289         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.887                          
 clock uncertainty                                      -0.150   19036.737                          

 Setup time                                              0.035   19036.772                          

 Data required time                                              19036.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.772                          
 Data arrival time                                              -19040.575                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[11]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[4]              tco                   1.420   19038.853 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[50]
                                   net (fanout=1)        1.626   19040.479         rd_burst_data[50]
 DRM_62_84/DB0[11]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[11]

 Data arrival time                                               19040.479         Logic Levels: 0  
                                                                                   Logic: 1.420ns(46.619%), Route: 1.626ns(53.381%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.552   19036.289         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.887                          
 clock uncertainty                                      -0.150   19036.737                          

 Setup time                                              0.035   19036.772                          

 Data required time                                              19036.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.772                          
 Data arrival time                                              -19040.479                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[6]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[12]             tco                   1.465   19038.898 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[38]
                                   net (fanout=1)        1.525   19040.423         rd_burst_data[38]
 DRM_62_84/DB0[6]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[6]

 Data arrival time                                               19040.423         Logic Levels: 0  
                                                                                   Logic: 1.465ns(48.997%), Route: 1.525ns(51.003%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.552   19036.289         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.887                          
 clock uncertainty                                      -0.150   19036.737                          

 Setup time                                              0.035   19036.772                          

 Data required time                                              19036.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.772                          
 Data arrival time                                              -19040.423                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.651                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.384
  Launch Clock Delay      :  6.272
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.538   19236.272         ntclkbufg_1      
 CLMA_50_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_50_89/Q0                     tco                   0.224   19236.496 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139   19236.635         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_50_88/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                               19236.635         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.816   19237.384         video_clk        
 CLMA_50_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.598   19236.786                          
 clock uncertainty                                       0.150   19236.936                          

 Hold time                                              -0.012   19236.924                          

 Data required time                                              19236.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.924                          
 Data arrival time                                              -19236.635                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.289                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.512  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.371
  Launch Clock Delay      :  6.261
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.527   19236.261         ntclkbufg_1      
 CLMA_42_84/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_42_84/Q0                     tco                   0.223   19236.484 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.257   19236.741         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_46_80/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D

 Data arrival time                                               19236.741         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.803   19237.371         video_clk        
 CLMA_46_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.598   19236.773                          
 clock uncertainty                                       0.150   19236.923                          

 Hold time                                              -0.016   19236.907                          

 Data required time                                              19236.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.907                          
 Data arrival time                                              -19236.741                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.166                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.509  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.380
  Launch Clock Delay      :  6.273
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.539   19236.273         ntclkbufg_1      
 CLMA_58_84/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_84/Q0                     tco                   0.223   19236.496 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.256   19236.752         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_58_81/M0                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                               19236.752         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.812   19237.380         video_clk        
 CLMA_58_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.598   19236.782                          
 clock uncertainty                                       0.150   19236.932                          

 Hold time                                              -0.016   19236.916                          

 Data required time                                              19236.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.916                          
 Data arrival time                                              -19236.752                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/I1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.294
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.525       9.926         s00_axi_wready   
 CLMS_26_69/Y2                     td                    0.165      10.091 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.826      11.917         u_aq_axi_master/N5
                                                         0.238      12.155 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      12.155         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9153
 CLMA_106_88/COUT                  td                    0.097      12.252 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.252         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9155
                                                         0.060      12.312 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.312         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9157
 CLMA_106_92/COUT                  td                    0.097      12.409 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.409         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9159
 CLMA_106_96/Y0                    td                    0.198      12.607 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        1.063      13.670         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [8]
 CLMA_114_116/Y2                   td                    0.284      13.954 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        1.238      15.192         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [8]
 CLMS_114_109/A1                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/I1

 Data arrival time                                                  15.192         Logic Levels: 5  
                                                                                   Logic: 2.107ns(27.156%), Route: 5.652ns(72.844%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.560      16.294         ntclkbufg_1      
 CLMS_114_109/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.839      17.133                          
 clock uncertainty                                      -0.150      16.983                          

 Setup time                                             -0.248      16.735                          

 Data required time                                                 16.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.735                          
 Data arrival time                                                 -15.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.294
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.525       9.926         s00_axi_wready   
 CLMS_26_69/Y2                     td                    0.165      10.091 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.826      11.917         u_aq_axi_master/N5
                                                         0.238      12.155 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      12.155         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9153
 CLMA_106_88/COUT                  td                    0.097      12.252 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.252         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9155
                                                         0.060      12.312 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      12.312         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9157
 CLMA_106_92/Y3                    td                    0.380      12.692 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.424      13.116         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [7]
 CLMS_102_89/Y1                    td                    0.169      13.285 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[7]/gateop_perm/Z
                                   net (fanout=2)        1.551      14.836         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMS_114_105/COUT                 td                    0.427      15.263 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.263         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMS_114_109/CIN                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  15.263         Logic Levels: 5  
                                                                                   Logic: 2.504ns(31.980%), Route: 5.326ns(68.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.560      16.294         ntclkbufg_1      
 CLMS_114_109/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.839      17.133                          
 clock uncertainty                                      -0.150      16.983                          

 Setup time                                             -0.164      16.819                          

 Data required time                                                 16.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.819                          
 Data arrival time                                                 -15.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.301
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.525       9.926         s00_axi_wready   
 CLMS_26_69/Y2                     td                    0.165      10.091 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.826      11.917         u_aq_axi_master/N5
 CLMA_106_88/Y1                    td                    0.209      12.126 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Y1
                                   net (fanout=3)        0.638      12.764         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [1]
 CLMA_98_84/Y1                     td                    0.276      13.040 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[1]/gateop_perm/Z
                                   net (fanout=2)        1.614      14.654         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [1]
 CLMA_118_109/COUT                 td                    0.434      15.088 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.088         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [3]
                                                         0.060      15.148 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      15.148         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMA_118_113/COUT                 td                    0.095      15.243 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      15.243         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMA_118_117/CIN                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  15.243         Logic Levels: 5  
                                                                                   Logic: 2.207ns(28.259%), Route: 5.603ns(71.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.567      16.301         ntclkbufg_1      
 CLMA_118_117/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.839      17.140                          
 clock uncertainty                                      -0.150      16.990                          

 Setup time                                             -0.171      16.819                          

 Data required time                                                 16.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.819                          
 Data arrival time                                                 -15.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.576                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[5]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.265
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.531       6.265         ntclkbufg_1      
 CLMA_30_80/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_80/Q2                     tco                   0.223       6.488 f       u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.372       6.860         s00_axi_araddr[5]
 HMEMC_16_1/SRB_IOL37_IODLY_CTRL[2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[5]

 Data arrival time                                                   6.860         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.479%), Route: 0.372ns(62.521%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.105       6.699                          

 Data required time                                                  6.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.699                          
 Data arrival time                                                  -6.860                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.549       6.283         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_92/Q2                     tco                   0.223       6.506 f       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.418       6.924         s00_axi_araddr[30]
 HMEMC_16_1/SRB_IOL35_TX_DATA[3]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]

 Data arrival time                                                   6.924         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.789%), Route: 0.418ns(65.211%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.116       6.710                          

 Data required time                                                  6.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.710                          
 Data arrival time                                                  -6.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[28]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.283
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.549       6.283         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_92/Q0                     tco                   0.223       6.506 f       u_aq_axi_master/reg_rd_adrs[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.419       6.925         s00_axi_araddr[28]
 HMEMC_16_1/SRB_IOL35_TX_DATA[5]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[28]

 Data arrival time                                                   6.925         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.735%), Route: 0.419ns(65.265%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.113       6.707                          

 Data required time                                                  6.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.707                          
 Data arrival time                                                  -6.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.218                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.294
  Launch Clock Delay      :  3.953
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.817       3.953         cmos_pclk_g      
 CLMS_102_85/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_102_85/Q0                    tco                   0.261       4.214 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.382       5.596         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [3]
 CLMA_114_108/M0                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                                   5.596         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.886%), Route: 1.382ns(84.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.560      16.294         ntclkbufg_1      
 CLMA_114_108/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      16.294                          
 clock uncertainty                                      -0.150      16.144                          

 Setup time                                             -0.067      16.077                          

 Data required time                                                 16.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.077                          
 Data arrival time                                                  -5.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.481                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.297
  Launch Clock Delay      :  3.950
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.814       3.950         cmos_pclk_g      
 CLMA_130_84/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_130_84/Q1                    tco                   0.261       4.211 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.293       5.504         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [6]
 CLMA_126_108/M0                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                                   5.504         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.795%), Route: 1.293ns(83.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.563      16.297         ntclkbufg_1      
 CLMA_126_108/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      16.297                          
 clock uncertainty                                      -0.150      16.147                          

 Setup time                                             -0.067      16.080                          

 Data required time                                                 16.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.080                          
 Data arrival time                                                  -5.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.576                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.286
  Launch Clock Delay      :  3.919
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.783       3.919         cmos_pclk_g      
 CLMA_114_64/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_114_64/Q0                    tco                   0.261       4.180 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.141       5.321         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [2]
 CLMA_118_105/M1                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D

 Data arrival time                                                   5.321         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.616%), Route: 1.141ns(81.384%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.552      16.286         ntclkbufg_1      
 CLMA_118_105/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      16.286                          
 clock uncertainty                                      -0.150      16.136                          

 Setup time                                             -0.067      16.069                          

 Data required time                                                 16.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.069                          
 Data arrival time                                                  -5.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.748                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.416
  Launch Clock Delay      :  3.394
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.570       3.394         cmos_pclk_g      
 CLMS_46_117/CLK                                                           r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK

 CLMS_46_117/Q0                    tco                   0.223       3.617 f       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235       3.852         write_req        
 CLMS_46_113/M2                                                            f       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D

 Data arrival time                                                   3.852         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.843       7.416         ntclkbufg_1      
 CLMS_46_113/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.000       7.416                          
 clock uncertainty                                       0.150       7.566                          

 Hold time                                              -0.016       7.550                          

 Data required time                                                  7.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.550                          
 Data arrival time                                                  -3.852                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.698                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.403
  Launch Clock Delay      :  3.374
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.550       3.374         cmos_pclk_g      
 CLMS_114_101/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK

 CLMS_114_101/Q1                   tco                   0.223       3.597 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.257       3.854         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10]
 CLMA_118_105/M0                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D

 Data arrival time                                                   3.854         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.830       7.403         ntclkbufg_1      
 CLMA_118_105/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000       7.403                          
 clock uncertainty                                       0.150       7.553                          

 Hold time                                              -0.016       7.537                          

 Data required time                                                  7.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.537                          
 Data arrival time                                                  -3.854                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.683                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.391
  Launch Clock Delay      :  3.371
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.547       3.371         cmos_pclk_g      
 CLMA_42_100/CLK                                                           r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK

 CLMA_42_100/Q0                    tco                   0.223       3.594 f       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/Q
                                   net (fanout=1)        0.302       3.896         read_addr_index[1]
 CLMS_38_93/AD                                                             f       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   3.896         Logic Levels: 0  
                                                                                   Logic: 0.223ns(42.476%), Route: 0.302ns(57.524%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.818       7.391         ntclkbufg_1      
 CLMS_38_93/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       7.391                          
 clock uncertainty                                       0.150       7.541                          

 Hold time                                               0.033       7.574                          

 Data required time                                                  7.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.574                          
 Data arrival time                                                  -3.896                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.678                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.522  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.255
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.807     207.367         video_clk        
 CLMA_58_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_58_76/Q1                     tco                   0.261     207.628 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.740     208.368         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_54_72/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                 208.368         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.074%), Route: 0.740ns(73.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.521     206.255         ntclkbufg_1      
 CLMA_54_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.598     206.853                          
 clock uncertainty                                      -0.150     206.703                          

 Setup time                                             -0.067     206.636                          

 Data required time                                                206.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.636                          
 Data arrival time                                                -208.368                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.732                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.519  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.255
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.804     207.364         video_clk        
 CLMA_54_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_54_76/Q0                     tco                   0.261     207.625 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.517     208.142         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_54_72/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                 208.142         Logic Levels: 0  
                                                                                   Logic: 0.261ns(33.548%), Route: 0.517ns(66.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.521     206.255         ntclkbufg_1      
 CLMA_54_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.598     206.853                          
 clock uncertainty                                      -0.150     206.703                          

 Setup time                                             -0.067     206.636                          

 Data required time                                                206.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.636                          
 Data arrival time                                                -208.142                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.506                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.498  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.255
  Launch Clock Delay      :  7.351
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.783     207.343         video_clk        
 CLMS_38_65/CLK                                                            r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMS_38_65/Q2                     tco                   0.261     207.604 r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.538     208.142         read_req         
 CLMA_30_73/M0                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 208.142         Logic Levels: 0  
                                                                                   Logic: 0.261ns(32.666%), Route: 0.538ns(67.334%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.521     206.255         ntclkbufg_1      
 CLMA_30_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.598     206.853                          
 clock uncertainty                                      -0.150     206.703                          

 Setup time                                             -0.067     206.636                          

 Data required time                                                206.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.636                          
 Data arrival time                                                -208.142                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.506                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.521  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.254
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.525       6.254         video_clk        
 CLMA_46_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_46_80/Q3                     tco                   0.223       6.477 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.235       6.712         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_42_81/M1                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   6.712         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.800       7.373         ntclkbufg_1      
 CLMA_42_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.598       6.775                          
 clock uncertainty                                       0.150       6.925                          

 Hold time                                              -0.016       6.909                          

 Data required time                                                  6.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.909                          
 Data arrival time                                                  -6.712                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.197                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.521  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.254
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.525       6.254         video_clk        
 CLMA_46_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_46_80/Q0                     tco                   0.223       6.477 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.258       6.735         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_42_81/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   6.735         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.800       7.373         ntclkbufg_1      
 CLMA_42_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.598       6.775                          
 clock uncertainty                                       0.150       6.925                          

 Hold time                                              -0.016       6.909                          

 Data required time                                                  6.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.909                          
 Data arrival time                                                  -6.735                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.174                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.523  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.388
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.538       6.267         video_clk        
 CLMA_50_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_50_88/Q0                     tco                   0.223       6.490 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.277       6.767         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_42_93/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                   6.767         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.600%), Route: 0.277ns(55.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.815       7.388         ntclkbufg_1      
 CLMA_42_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.598       6.790                          
 clock uncertainty                                       0.150       6.940                          

 Hold time                                              -0.016       6.924                          

 Data required time                                                  6.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.924                          
 Data arrival time                                                  -6.767                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[18]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.397
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.827       7.397         ntclkbufg_0      
 CLMA_26_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_28/Q3                     tco                   0.261       7.658 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      3.926      11.584         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_10_260/Y1                    td                    0.531      12.115 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_18/LUT7_inst_perm/Z
                                   net (fanout=1)        2.649      14.764         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [18]
 CLMA_26_64/Y3                     td                    0.169      14.933 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[18]/gateop_perm/Z
                                   net (fanout=1)        1.278      16.211         u_ipsl_hmic_h_top/ddrc_pwdata [18]
 HMEMC_16_1/SRB_IOL3_TS_CTRL[1]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[18]

 Data arrival time                                                  16.211         Logic Levels: 2  
                                                                                   Logic: 0.961ns(10.903%), Route: 7.853ns(89.097%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -0.748      26.470                          

 Data required time                                                 26.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.470                          
 Data arrival time                                                 -16.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.397
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.827       7.397         ntclkbufg_0      
 CLMA_26_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_26_28/Q1                     tco                   0.261       7.658 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=170)      3.223      10.881         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1]
 CLMS_10_189/Y1                    td                    0.531      11.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_7/LUT7_inst_perm/Z
                                   net (fanout=1)        1.864      13.276         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [7]
 CLMA_30_52/Y0                     td                    0.164      13.440 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[7]/gateop_perm/Z
                                   net (fanout=1)        1.061      14.501         u_ipsl_hmic_h_top/ddrc_pwdata [7]
 HMEMC_16_1/SRB_IOL3_TX_DATA[6]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[7]

 Data arrival time                                                  14.501         Logic Levels: 2  
                                                                                   Logic: 0.956ns(13.457%), Route: 6.148ns(86.543%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -0.942      26.276                          

 Data required time                                                 26.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.276                          
 Data arrival time                                                 -14.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822       7.392         ntclkbufg_0      
 CLMA_26_32/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_32/Q1                     tco                   0.261       7.653 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=86)       1.159       8.812         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]
 CLMA_38_0/Y1                      td                    0.382       9.194 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.818      10.012         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23543
 CLMA_30_29/Y3                     td                    0.169      10.181 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.723      10.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_37/Y1                     td                    0.209      11.113 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[4]_3/gateop_perm/Z
                                   net (fanout=40)       0.901      12.014         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19812
 CLMA_38_4/Y2                      td                    0.216      12.230 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        0.783      13.013         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  13.013         Logic Levels: 4  
                                                                                   Logic: 1.237ns(22.007%), Route: 4.384ns(77.993%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.792      25.426                          

 Data required time                                                 25.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.426                          
 Data arrival time                                                 -13.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.406
  Launch Clock Delay      :  6.289
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.558       6.289         ntclkbufg_0      
 CLMA_70_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK

 CLMA_70_28/Q3                     tco                   0.223       6.512 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/Q
                                   net (fanout=1)        0.144       6.656         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [2]
 CLMA_70_28/CD                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D

 Data arrival time                                                   6.656         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.836       7.406         ntclkbufg_0      
 CLMA_70_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.289                          
 clock uncertainty                                       0.000       6.289                          

 Hold time                                               0.033       6.322                          

 Data required time                                                  6.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.322                          
 Data arrival time                                                  -6.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.415
  Launch Clock Delay      :  6.298
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.567       6.298         ntclkbufg_0      
 CLMA_78_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/CLK

 CLMA_78_28/Q2                     tco                   0.223       6.521 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.145       6.666         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [3]
 CLMA_78_28/CD                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/D

 Data arrival time                                                   6.666         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.845       7.415         ntclkbufg_0      
 CLMA_78_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.298                          
 clock uncertainty                                       0.000       6.298                          

 Hold time                                               0.033       6.331                          

 Data required time                                                  6.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.331                          
 Data arrival time                                                  -6.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.419
  Launch Clock Delay      :  6.302
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.571       6.302         ntclkbufg_0      
 CLMS_54_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMS_54_9/Q2                      tco                   0.224       6.526 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       6.664         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d [0]
 CLMS_54_9/M3                                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   6.664         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.849       7.419         ntclkbufg_0      
 CLMS_54_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.302                          
 clock uncertainty                                       0.000       6.302                          

 Hold time                                              -0.012       6.290                          

 Data required time                                                  6.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.290                          
 Data arrival time                                                  -6.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.275
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.519      23.827         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_54_37/Y0                     td                    0.387      24.214 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.383      24.597         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_58_33/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.597         Logic Levels: 1  
                                                                                   Logic: 1.791ns(48.497%), Route: 1.902ns(51.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.544      26.275         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.963                          
 clock uncertainty                                      -0.150      26.813                          

 Setup time                                             -0.277      26.536                          

 Data required time                                                 26.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.536                          
 Data arrival time                                                 -24.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.939                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.277
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.519      23.827         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_54_37/Y0                     td                    0.387      24.214 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.385      24.599         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_54_28/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.599         Logic Levels: 1  
                                                                                   Logic: 1.791ns(48.471%), Route: 1.904ns(51.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.546      26.277         ntclkbufg_0      
 CLMA_54_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.965                          
 clock uncertainty                                      -0.150      26.815                          

 Setup time                                             -0.277      26.538                          

 Data required time                                                 26.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.538                          
 Data arrival time                                                 -24.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.939                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.275
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.519      23.827         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_54_37/Y0                     td                    0.387      24.214 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.383      24.597         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_58_33/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.597         Logic Levels: 1  
                                                                                   Logic: 1.791ns(48.497%), Route: 1.902ns(51.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.544      26.275         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.963                          
 clock uncertainty                                      -0.150      26.813                          

 Setup time                                             -0.277      26.536                          

 Data required time                                                 26.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.536                          
 Data arrival time                                                 -24.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.939                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.686  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.389
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.819      26.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_30_33/A0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.864         Logic Levels: 0  
                                                                                   Logic: 1.030ns(55.706%), Route: 0.819ns(44.294%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.819      27.389         ntclkbufg_0      
 CLMA_30_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.701                          
 clock uncertainty                                       0.150      26.851                          

 Hold time                                              -0.125      26.726                          

 Data required time                                                 26.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.726                          
 Data arrival time                                                 -26.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.697  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.400
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        1.110      27.155         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_42_17/A4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.155         Logic Levels: 0  
                                                                                   Logic: 1.030ns(48.131%), Route: 1.110ns(51.869%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.830      27.400         ntclkbufg_0      
 CLMA_42_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.712                          
 clock uncertainty                                       0.150      26.862                          

 Hold time                                              -0.081      26.781                          

 Data required time                                                 26.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.781                          
 Data arrival time                                                 -27.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.090 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.070      27.160         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_58_33/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.160         Logic Levels: 0  
                                                                                   Logic: 1.075ns(50.117%), Route: 1.070ns(49.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.704                          
 clock uncertainty                                       0.150      26.854                          

 Hold time                                              -0.082      26.772                          

 Data required time                                                 26.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.772                          
 Data arrival time                                                 -27.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.715  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.848       7.418         ntclkbufg_0      
 CLMA_38_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_38_4/Q1                      tco                   0.261       7.679 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.157       8.836         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_30_44/Y1                     td                    0.276       9.112 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.944      10.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                  10.056         Logic Levels: 1  
                                                                                   Logic: 0.537ns(20.356%), Route: 2.101ns(79.644%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                              0.031      10.584                          

 Data required time                                                 10.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.584                          
 Data arrival time                                                 -10.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.680  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.383
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.813       7.383         ntclkbufg_0      
 CLMS_38_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_38_33/Q0                     tco                   0.261       7.644 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        1.223       8.867         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.867         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.588%), Route: 1.223ns(82.412%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.568       9.985                          

 Data required time                                                  9.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.985                          
 Data arrival time                                                  -8.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.382
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.812       7.382         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_41/Q0                     tco                   0.261       7.643 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.798       8.441         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.441         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.646%), Route: 0.798ns(75.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.564       9.989                          

 Data required time                                                  9.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.989                          
 Data arrival time                                                  -8.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.272
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.541       6.272         ntclkbufg_0      
 CLMA_30_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_30_33/Q0                     tco                   0.223       6.495 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.509       7.004         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.004         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.464%), Route: 0.509ns(69.536%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.681       6.047                          

 Data required time                                                  6.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.047                          
 Data arrival time                                                  -7.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.260
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.529       6.260         ntclkbufg_0      
 CLMS_26_45/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_45/Q0                     tco                   0.223       6.483 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.544       7.027         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   7.027         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.074%), Route: 0.544ns(70.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.674       6.040                          

 Data required time                                                  6.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.040                          
 Data arrival time                                                  -7.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.265
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.534       6.265         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_41/Q0                     tco                   0.223       6.488 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.577       7.065         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.065         Logic Levels: 0  
                                                                                   Logic: 0.223ns(27.875%), Route: 0.577ns(72.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.520       5.886                          

 Data required time                                                  5.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.886                          
 Data arrival time                                                  -7.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.774
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.817       7.387         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.261       7.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       5.910      13.558         nt_ddr_init_done 
 CLMA_106_356/RS                                                           r       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  13.558         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.229%), Route: 5.910ns(95.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.582      23.774         sys_clk_g        
 CLMA_106_356/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.372      24.146                          
 clock uncertainty                                      -0.050      24.096                          

 Recovery time                                          -0.277      23.819                          

 Data required time                                                 23.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.819                          
 Data arrival time                                                 -13.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[7]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.771
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.817       7.387         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.261       7.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       5.822      13.470         nt_ddr_init_done 
 CLMA_146_344/RS                                                           r       i2c_config_m0/i2c_master_top_m0/txr[7]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  13.470         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.291%), Route: 5.822ns(95.709%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.579      23.771         sys_clk_g        
 CLMA_146_344/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[7]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.372      24.143                          
 clock uncertainty                                      -0.050      24.093                          

 Recovery time                                          -0.277      23.816                          

 Data required time                                                 23.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.816                          
 Data arrival time                                                 -13.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.725
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.817       7.387         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.261       7.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       5.661      13.309         nt_ddr_init_done 
 CLMA_138_313/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.309         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.407%), Route: 5.661ns(95.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.533      23.725         sys_clk_g        
 CLMA_138_313/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.097                          
 clock uncertainty                                      -0.050      24.047                          

 Recovery time                                          -0.277      23.770                          

 Data required time                                                 23.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.770                          
 Data arrival time                                                 -13.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.399
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.539       6.270         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.223       6.493 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       3.460       9.953         nt_ddr_init_done 
 CLMS_126_277/RSCO                 td                    0.104      10.057 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.057         _N307            
 CLMS_126_281/RSCI                                                         r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.057         Logic Levels: 1  
                                                                                   Logic: 0.327ns(8.635%), Route: 3.460ns(91.365%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.835       4.399         sys_clk_g        
 CLMS_126_281/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.372       4.027                          
 clock uncertainty                                       0.050       4.077                          

 Removal time                                            0.000       4.077                          

 Data required time                                                  4.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.077                          
 Data arrival time                                                 -10.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.980                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.399
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.539       6.270         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.223       6.493 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       3.460       9.953         nt_ddr_init_done 
 CLMS_126_277/RSCO                 td                    0.104      10.057 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.057         _N307            
 CLMS_126_281/RSCI                                                         r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.057         Logic Levels: 1  
                                                                                   Logic: 0.327ns(8.635%), Route: 3.460ns(91.365%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.835       4.399         sys_clk_g        
 CLMS_126_281/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.372       4.027                          
 clock uncertainty                                       0.050       4.077                          

 Removal time                                            0.000       4.077                          

 Data required time                                                  4.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.077                          
 Data arrival time                                                 -10.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.980                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  6.270
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.539       6.270         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.223       6.493 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       3.544      10.037         nt_ddr_init_done 
 CLMA_146_252/RSCO                 td                    0.104      10.141 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.141         _N295            
 CLMA_146_256/RSCI                                                         r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.141         Logic Levels: 1  
                                                                                   Logic: 0.327ns(8.447%), Route: 3.544ns(91.553%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.880       4.444         sys_clk_g        
 CLMA_146_256/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.072                          
 clock uncertainty                                       0.050       4.122                          

 Removal time                                            0.000       4.122                          

 Data required time                                                  4.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.122                          
 Data arrival time                                                 -10.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.019                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.363
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.835       7.408         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.261       7.669 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       2.715      10.384         frame_read_write_m0/write_fifo_aclr
 CLMS_102_85/RS                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.384         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.770%), Route: 2.715ns(91.230%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.539      13.363         cmos_pclk_g      
 CLMS_102_85/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      13.363                          
 clock uncertainty                                      -0.050      13.313                          

 Recovery time                                          -0.277      13.036                          

 Data required time                                                 13.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.036                          
 Data arrival time                                                 -10.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.652                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.374
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.835       7.408         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.261       7.669 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       2.659      10.328         frame_read_write_m0/write_fifo_aclr
 CLMS_114_101/RS                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.328         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.938%), Route: 2.659ns(91.062%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.550      13.374         cmos_pclk_g      
 CLMS_114_101/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      13.374                          
 clock uncertainty                                      -0.050      13.324                          

 Recovery time                                          -0.277      13.047                          

 Data required time                                                 13.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.047                          
 Data arrival time                                                 -10.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.719                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.374
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.835       7.408         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.261       7.669 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       2.659      10.328         frame_read_write_m0/write_fifo_aclr
 CLMS_114_101/RS                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.328         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.938%), Route: 2.659ns(91.062%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.550      13.374         cmos_pclk_g      
 CLMS_114_101/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      13.374                          
 clock uncertainty                                      -0.050      13.324                          

 Recovery time                                          -0.277      13.047                          

 Data required time                                                 13.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.047                          
 Data arrival time                                                 -10.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.719                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.951
  Launch Clock Delay      :  6.291
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.557       6.291         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.223       6.514 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.333       7.847         frame_read_write_m0/write_fifo_aclr
 CLMA_118_92/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.847         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.332%), Route: 1.333ns(85.668%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.815       3.951         cmos_pclk_g      
 CLMA_118_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.951                          
 clock uncertainty                                       0.050       4.001                          

 Removal time                                           -0.211       3.790                          

 Data required time                                                  3.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.790                          
 Data arrival time                                                  -7.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.057                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.951
  Launch Clock Delay      :  6.291
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.557       6.291         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.223       6.514 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.333       7.847         frame_read_write_m0/write_fifo_aclr
 CLMA_118_92/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.847         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.332%), Route: 1.333ns(85.668%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.815       3.951         cmos_pclk_g      
 CLMA_118_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.951                          
 clock uncertainty                                       0.050       4.001                          

 Removal time                                           -0.211       3.790                          

 Data required time                                                  3.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.790                          
 Data arrival time                                                  -7.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.057                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.306  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.985
  Launch Clock Delay      :  6.291
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.557       6.291         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.223       6.514 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.378       7.892         frame_read_write_m0/write_fifo_aclr
 CLMA_130_113/RS                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/RS

 Data arrival time                                                   7.892         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.929%), Route: 1.378ns(86.071%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.849       3.985         cmos_pclk_g      
 CLMA_130_113/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       3.985                          
 clock uncertainty                                       0.050       4.035                          

 Removal time                                           -0.211       3.824                          

 Data required time                                                  3.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.824                          
 Data arrival time                                                  -7.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.068                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.507  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.264
  Launch Clock Delay      :  7.369
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.796   19037.369         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.261   19037.630 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.750   19038.380         frame_read_write_m0/read_fifo_aclr
 CLMS_46_89/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/RS

 Data arrival time                                               19038.380         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.816%), Route: 0.750ns(74.184%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.535   19036.272         video_clk        
 CLMS_46_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.598   19036.870                          
 clock uncertainty                                      -0.150   19036.720                          

 Recovery time                                          -0.277   19036.443                          

 Data required time                                              19036.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.443                          
 Data arrival time                                              -19038.380                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.937                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.507  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.264
  Launch Clock Delay      :  7.369
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.796   19037.369         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.261   19037.630 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.750   19038.380         frame_read_write_m0/read_fifo_aclr
 CLMS_46_89/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                               19038.380         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.816%), Route: 0.750ns(74.184%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.535   19036.272         video_clk        
 CLMS_46_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.870                          
 clock uncertainty                                      -0.150   19036.720                          

 Recovery time                                          -0.277   19036.443                          

 Data required time                                              19036.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.443                          
 Data arrival time                                              -19038.380                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.937                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.496  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.275
  Launch Clock Delay      :  7.369
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.796   19037.369         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.261   19037.630 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.738   19038.368         frame_read_write_m0/read_fifo_aclr
 CLMA_54_92/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/RS

 Data arrival time                                               19038.368         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.126%), Route: 0.738ns(73.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.546   19036.283         video_clk        
 CLMA_54_92/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.598   19036.881                          
 clock uncertainty                                      -0.150   19036.731                          

 Recovery time                                          -0.277   19036.454                          

 Data required time                                              19036.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.454                          
 Data arrival time                                              -19038.368                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.914                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.374
  Launch Clock Delay      :  6.252
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.518   19236.252         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.223   19236.475 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.256   19236.731         frame_read_write_m0/read_fifo_aclr
 CLMA_50_77/RSCO                   td                    0.113   19236.844 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19236.844         _N207            
 CLMA_50_81/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                               19236.844         Logic Levels: 1  
                                                                                   Logic: 0.336ns(56.757%), Route: 0.256ns(43.243%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.806   19237.374         video_clk        
 CLMA_50_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.598   19236.776                          
 clock uncertainty                                       0.150   19236.926                          

 Removal time                                            0.000   19236.926                          

 Data required time                                              19236.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.926                          
 Data arrival time                                              -19236.844                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.082                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.374
  Launch Clock Delay      :  6.252
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.518   19236.252         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.223   19236.475 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.256   19236.731         frame_read_write_m0/read_fifo_aclr
 CLMA_50_77/RSCO                   td                    0.113   19236.844 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19236.844         _N207            
 CLMA_50_81/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                               19236.844         Logic Levels: 1  
                                                                                   Logic: 0.336ns(56.757%), Route: 0.256ns(43.243%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.806   19237.374         video_clk        
 CLMA_50_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.598   19236.776                          
 clock uncertainty                                       0.150   19236.926                          

 Removal time                                            0.000   19236.926                          

 Data required time                                              19236.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.926                          
 Data arrival time                                              -19236.844                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.082                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.522  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.372
  Launch Clock Delay      :  6.252
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.518   19236.252         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.223   19236.475 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.256   19236.731         frame_read_write_m0/read_fifo_aclr
 CLMA_54_72/RSCO                   td                    0.113   19236.844 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000   19236.844         _N208            
 CLMA_54_76/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                               19236.844         Logic Levels: 1  
                                                                                   Logic: 0.336ns(56.757%), Route: 0.256ns(43.243%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.804   19237.372         video_clk        
 CLMA_54_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.774                          
 clock uncertainty                                       0.150   19236.924                          

 Removal time                                            0.000   19236.924                          

 Data required time                                              19236.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.924                          
 Data arrival time                                              -19236.844                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.080                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.273
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.835       7.408         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.261       7.669 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       2.715      10.384         frame_read_write_m0/write_fifo_aclr
 CLMA_102_84/RS                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.384         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.770%), Route: 2.715ns(91.230%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.539      16.273         ntclkbufg_1      
 CLMA_102_84/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.839      17.112                          
 clock uncertainty                                      -0.150      16.962                          

 Recovery time                                          -0.277      16.685                          

 Data required time                                                 16.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.685                          
 Data arrival time                                                 -10.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.301                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.283
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.835       7.408         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.261       7.669 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       2.715      10.384         frame_read_write_m0/write_fifo_aclr
 CLMS_102_85/RSCO                  td                    0.118      10.502 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.502         _N267            
 CLMS_102_89/RSCO                  td                    0.089      10.591 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.591         _N266            
 CLMS_102_93/RSCI                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.591         Logic Levels: 2  
                                                                                   Logic: 0.468ns(14.703%), Route: 2.715ns(85.297%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.549      16.283         ntclkbufg_1      
 CLMS_102_93/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.839      17.122                          
 clock uncertainty                                      -0.150      16.972                          

 Recovery time                                           0.000      16.972                          

 Data required time                                                 16.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.972                          
 Data arrival time                                                 -10.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.381                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.278
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.835       7.408         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.261       7.669 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       2.715      10.384         frame_read_write_m0/write_fifo_aclr
 CLMA_102_84/RSCO                  td                    0.118      10.502 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.502         _N272            
 CLMA_102_88/RSCI                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.502         Logic Levels: 1  
                                                                                   Logic: 0.379ns(12.250%), Route: 2.715ns(87.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.544      16.278         ntclkbufg_1      
 CLMA_102_88/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.839      17.117                          
 clock uncertainty                                      -0.150      16.967                          

 Recovery time                                           0.000      16.967                          

 Data required time                                                 16.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.967                          
 Data arrival time                                                 -10.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.465                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.372
  Launch Clock Delay      :  6.252
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.518       6.252         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.223       6.475 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.256       6.731         frame_read_write_m0/read_fifo_aclr
 CLMA_54_72/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS

 Data arrival time                                                   6.731         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.799       7.372         ntclkbufg_1      
 CLMA_54_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                        -1.065       6.307                          
 clock uncertainty                                       0.000       6.307                          

 Removal time                                           -0.211       6.096                          

 Data required time                                                  6.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.096                          
 Data arrival time                                                  -6.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.635                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.372
  Launch Clock Delay      :  6.252
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.518       6.252         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.223       6.475 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.256       6.731         frame_read_write_m0/read_fifo_aclr
 CLMA_54_72/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS

 Data arrival time                                                   6.731         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.799       7.372         ntclkbufg_1      
 CLMA_54_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -1.065       6.307                          
 clock uncertainty                                       0.000       6.307                          

 Removal time                                           -0.211       6.096                          

 Data required time                                                  6.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.096                          
 Data arrival time                                                  -6.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.635                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.372
  Launch Clock Delay      :  6.252
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.518       6.252         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.223       6.475 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.256       6.731         frame_read_write_m0/read_fifo_aclr
 CLMA_54_72/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS

 Data arrival time                                                   6.731         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.799       7.372         ntclkbufg_1      
 CLMA_54_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                        -1.065       6.307                          
 clock uncertainty                                       0.000       6.307                          

 Removal time                                           -0.211       6.096                          

 Data required time                                                  6.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.096                          
 Data arrival time                                                  -6.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.250
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.863       7.433         ntclkbufg_0      
 CLMA_66_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_66_4/Q0                      tco                   0.261       7.694 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       1.939       9.633         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_68/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[0]/opit_0_inv/RS

 Data arrival time                                                   9.633         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.864%), Route: 1.939ns(88.136%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.519      26.250         ntclkbufg_0      
 CLMA_26_68/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[0]/opit_0_inv/CLK
 clock pessimism                                         1.065      27.315                          
 clock uncertainty                                      -0.150      27.165                          

 Recovery time                                          -0.277      26.888                          

 Data required time                                                 26.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.888                          
 Data arrival time                                                  -9.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.246
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.863       7.433         ntclkbufg_0      
 CLMA_66_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_66_4/Q0                      tco                   0.261       7.694 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       1.723       9.417         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_73/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.417         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.155%), Route: 1.723ns(86.845%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.515      26.246         ntclkbufg_0      
 CLMS_38_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.065      27.311                          
 clock uncertainty                                      -0.150      27.161                          

 Recovery time                                          -0.277      26.884                          

 Data required time                                                 26.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.884                          
 Data arrival time                                                  -9.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.271
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.863       7.433         ntclkbufg_0      
 CLMA_66_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_66_4/Q0                      tco                   0.261       7.694 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       1.722       9.416         u_ipsl_hmic_h_top/global_reset_n
 CLMA_46_28/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.416         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.162%), Route: 1.722ns(86.838%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.271         ntclkbufg_0      
 CLMA_46_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.065      27.336                          
 clock uncertainty                                      -0.150      27.186                          

 Recovery time                                          -0.277      26.909                          

 Data required time                                                 26.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.909                          
 Data arrival time                                                  -9.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.423
  Launch Clock Delay      :  6.316
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       6.316         ntclkbufg_0      
 CLMA_66_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_66_4/Q0                      tco                   0.223       6.539 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       0.314       6.853         u_ipsl_hmic_h_top/global_reset_n
 CLMS_66_9/RSCO                    td                    0.104       6.957 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.957         _N1232           
 CLMS_66_13/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   6.957         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.014%), Route: 0.314ns(48.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.853       7.423         ntclkbufg_0      
 CLMS_66_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_update_req_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.339                          
 clock uncertainty                                       0.000       6.339                          

 Removal time                                            0.000       6.339                          

 Data required time                                                  6.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.339                          
 Data arrival time                                                  -6.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.423
  Launch Clock Delay      :  6.316
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       6.316         ntclkbufg_0      
 CLMA_66_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_66_4/Q0                      tco                   0.223       6.539 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       0.314       6.853         u_ipsl_hmic_h_top/global_reset_n
 CLMS_66_9/RSCO                    td                    0.104       6.957 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.957         _N1232           
 CLMS_66_13/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv/RS

 Data arrival time                                                   6.957         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.014%), Route: 0.314ns(48.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.853       7.423         ntclkbufg_0      
 CLMS_66_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.339                          
 clock uncertainty                                       0.000       6.339                          

 Removal time                                            0.000       6.339                          

 Data required time                                                  6.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.339                          
 Data arrival time                                                  -6.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[3]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.423
  Launch Clock Delay      :  6.316
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       6.316         ntclkbufg_0      
 CLMA_66_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_66_4/Q0                      tco                   0.223       6.539 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       0.314       6.853         u_ipsl_hmic_h_top/global_reset_n
 CLMS_66_9/RSCO                    td                    0.104       6.957 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.957         _N1232           
 CLMS_66_13/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[3]/opit_0_inv/RS

 Data arrival time                                                   6.957         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.014%), Route: 0.314ns(48.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.853       7.423         ntclkbufg_0      
 CLMS_66_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[3]/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.339                          
 clock uncertainty                                       0.000       6.339                          

 Removal time                                            0.000       6.339                          

 Data required time                                                  6.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.339                          
 Data arrival time                                                  -6.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.817       7.387         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.261       7.648 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       5.703      13.351         nt_ddr_init_done 
 IOL_151_330/DO                    td                    0.128      13.479 r       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.479         ddr_init_done_obuf/ntO
 IOBD_152_330/PAD                  td                    2.141      15.620 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.088      15.708         ddr_init_done    
 B13                                                                       r       ddr_init_done (port)

 Data arrival time                                                  15.708         Logic Levels: 2  
                                                                                   Logic: 2.530ns(30.405%), Route: 5.791ns(69.595%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.843       7.413         ntclkbufg_0      
 CLMA_66_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_66_20/Q3                     tco                   0.261       7.674 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.749       9.423         nt_ddrphy_rst_done
 IOL_151_17/DO                     td                    0.128       9.551 r       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.551         ddrphy_rst_done_obuf/ntO
 IOBS_152_17/PAD                   td                    2.141      11.692 r       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.053      11.745         ddrphy_rst_done  
 R15                                                                       r       ddrphy_rst_done (port)

 Data arrival time                                                  11.745         Logic Levels: 2  
                                                                                   Logic: 2.530ns(58.403%), Route: 1.802ns(41.597%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ISP/uart_test/tx_cnt3[2]/opit_0_L5Q/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=2003)     3.424       4.780         nt_rst_n         
 CLMA_126_368/Y0                   td                    0.282       5.062 r       ISP/uart_test/N3679_2/gateop_perm/Z
                                   net (fanout=19)       3.825       8.887         ISP/uart_test/N3789
 CLMA_26_360/RS                                                            r       ISP/uart_test/tx_cnt3[2]/opit_0_L5Q/RS

 Data arrival time                                                   8.887         Logic Levels: 3  
                                                                                   Logic: 1.493ns(16.800%), Route: 7.394ns(83.200%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK
Endpoint    : ISP/uart_test/tx_cnt3[1]/opit_0_L5Q/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.144
  Launch Clock Delay      :  3.602
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.535       3.602         sys_clk_g        
 CLMA_22_361/CLK                                                           r       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK

 CLMA_22_361/Q0                    tco                   0.206       3.808 f       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/Q
                                   net (fanout=9)        3.070       6.878         ISP/uart_test/tx_cnt3 [0]
 CLMA_86_364/Y1                    td                    0.135       7.013 r       ISP/uart_test/N31_10/gateop_perm/Z
                                   net (fanout=1)        0.233       7.246         ISP/uart_test/_N22798
 CLMS_86_369/Y1                    td                    0.143       7.389 f       ISP/uart_test/N31_12/gateop_perm/Z
                                   net (fanout=10)       3.721      11.110         ISP/uart_test/N31
 CLMA_26_356/Y3                    td                    0.305      11.415 r       ISP/uart_test/N3711/gateop_perm/Z
                                   net (fanout=3)        0.561      11.976         ISP/uart_test/N3711
 CLMA_22_361/CE                                                            r       ISP/uart_test/tx_cnt3[1]/opit_0_L5Q/CE

 Data arrival time                                                  11.976         Logic Levels: 3  
                                                                                   Logic: 0.789ns(9.422%), Route: 7.585ns(90.578%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.335      23.144         sys_clk_g        
 CLMA_22_361/CLK                                                           r       ISP/uart_test/tx_cnt3[1]/opit_0_L5Q/CLK
 clock pessimism                                         0.458      23.602                          
 clock uncertainty                                      -0.050      23.552                          

 Setup time                                             -0.223      23.329                          

 Data required time                                                 23.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.329                          
 Data arrival time                                                 -11.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.353                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK
Endpoint    : ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.144
  Launch Clock Delay      :  3.602
  Clock Pessimism Removal :  0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.535       3.602         sys_clk_g        
 CLMA_22_361/CLK                                                           r       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK

 CLMA_22_361/Q0                    tco                   0.206       3.808 f       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/Q
                                   net (fanout=9)        3.070       6.878         ISP/uart_test/tx_cnt3 [0]
 CLMA_86_364/Y1                    td                    0.135       7.013 r       ISP/uart_test/N31_10/gateop_perm/Z
                                   net (fanout=1)        0.233       7.246         ISP/uart_test/_N22798
 CLMS_86_369/Y1                    td                    0.143       7.389 f       ISP/uart_test/N31_12/gateop_perm/Z
                                   net (fanout=10)       3.721      11.110         ISP/uart_test/N31
 CLMA_26_356/Y3                    td                    0.305      11.415 r       ISP/uart_test/N3711/gateop_perm/Z
                                   net (fanout=3)        0.561      11.976         ISP/uart_test/N3711
 CLMA_22_361/CE                                                            r       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CE

 Data arrival time                                                  11.976         Logic Levels: 3  
                                                                                   Logic: 0.789ns(9.422%), Route: 7.585ns(90.578%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.335      23.144         sys_clk_g        
 CLMA_22_361/CLK                                                           r       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK
 clock pessimism                                         0.458      23.602                          
 clock uncertainty                                      -0.050      23.552                          

 Setup time                                             -0.223      23.329                          

 Data required time                                                 23.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.329                          
 Data arrival time                                                 -11.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.353                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK
Endpoint    : ISP/uart_test/tx_cnt3[2]/opit_0_L5Q/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.140
  Launch Clock Delay      :  3.602
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.535       3.602         sys_clk_g        
 CLMA_22_361/CLK                                                           r       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/CLK

 CLMA_22_361/Q0                    tco                   0.206       3.808 f       ISP/uart_test/tx_cnt3[0]/opit_0_L5Q/Q
                                   net (fanout=9)        3.070       6.878         ISP/uart_test/tx_cnt3 [0]
 CLMA_86_364/Y1                    td                    0.135       7.013 r       ISP/uart_test/N31_10/gateop_perm/Z
                                   net (fanout=1)        0.233       7.246         ISP/uart_test/_N22798
 CLMS_86_369/Y1                    td                    0.143       7.389 f       ISP/uart_test/N31_12/gateop_perm/Z
                                   net (fanout=10)       3.721      11.110         ISP/uart_test/N31
 CLMA_26_356/Y3                    td                    0.305      11.415 r       ISP/uart_test/N3711/gateop_perm/Z
                                   net (fanout=3)        0.318      11.733         ISP/uart_test/N3711
 CLMA_26_360/CE                                                            r       ISP/uart_test/tx_cnt3[2]/opit_0_L5Q/CE

 Data arrival time                                                  11.733         Logic Levels: 3  
                                                                                   Logic: 0.789ns(9.704%), Route: 7.342ns(90.296%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.331      23.140         sys_clk_g        
 CLMA_26_360/CLK                                                           r       ISP/uart_test/tx_cnt3[2]/opit_0_L5Q/CLK
 clock pessimism                                         0.420      23.560                          
 clock uncertainty                                      -0.050      23.510                          

 Setup time                                             -0.223      23.287                          

 Data required time                                                 23.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.287                          
 Data arrival time                                                 -11.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.554                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.618
  Launch Clock Delay      :  3.138
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.329       3.138         sys_clk_g        
 CLMA_146_245/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/CLK

 CLMA_146_245/Q2                   tco                   0.197       3.335 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.139       3.474         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [6]
 CLMA_146_245/COUT                 td                    0.119       3.593 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.593         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMA_146_249/CIN                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.593         Logic Levels: 1  
                                                                                   Logic: 0.316ns(69.451%), Route: 0.139ns(30.549%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.551       3.618         sys_clk_g        
 CLMA_146_249/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.258       3.360                          
 clock uncertainty                                       0.000       3.360                          

 Hold time                                              -0.073       3.287                          

 Data required time                                                  3.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.287                          
 Data arrival time                                                  -3.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_cnt1[0]/opit_0_L5Q/CLK
Endpoint    : ISP/uart_test/tx_cnt1[1]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.614
  Launch Clock Delay      :  3.156
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.347       3.156         sys_clk_g        
 CLMA_18_368/CLK                                                           r       ISP/uart_test/tx_cnt1[0]/opit_0_L5Q/CLK

 CLMA_18_368/Q0                    tco                   0.198       3.354 r       ISP/uart_test/tx_cnt1[0]/opit_0_L5Q/Q
                                   net (fanout=7)        0.144       3.498         ISP/uart_test/N19 [1]
 CLMS_18_369/M0                                                            r       ISP/uart_test/tx_cnt1[1]/opit_0/D

 Data arrival time                                                   3.498         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.895%), Route: 0.144ns(42.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.547       3.614         sys_clk_g        
 CLMS_18_369/CLK                                                           r       ISP/uart_test/tx_cnt1[1]/opit_0/CLK
 clock pessimism                                        -0.431       3.183                          
 clock uncertainty                                       0.000       3.183                          

 Hold time                                              -0.003       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                  -3.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.613
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.337       3.146         sys_clk_g        
 CLMA_146_260/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_146_260/Q0                   tco                   0.197       3.343 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.108       3.451         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state [2]
 CLMA_146_252/A4                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.451         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.546       3.613         sys_clk_g        
 CLMA_146_252/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.431       3.182                          
 clock uncertainty                                       0.000       3.182                          

 Hold time                                              -0.055       3.127                          

 Data required time                                                  3.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.127                          
 Data arrival time                                                  -3.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.599  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.474       5.950         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.206       6.156 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       4.435      10.591         nt_ddr_init_done 
 CLMA_138_301/B4                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.591         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.439%), Route: 4.435ns(95.561%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.284      23.093         sys_clk_g        
 CLMA_138_301/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      23.351                          
 clock uncertainty                                      -0.050      23.301                          

 Setup time                                             -0.083      23.218                          

 Data required time                                                 23.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.218                          
 Data arrival time                                                 -10.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.627                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.877  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.551
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.277       5.170         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.198       5.368 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       3.581       8.949         nt_ddr_init_done 
 CLMA_138_301/B4                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.949         Logic Levels: 0  
                                                                                   Logic: 0.198ns(5.239%), Route: 3.581ns(94.761%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.484       3.551         sys_clk_g        
 CLMA_138_301/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.293                          
 clock uncertainty                                       0.050       3.343                          

 Hold time                                              -0.047       3.296                          

 Data required time                                                  3.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.296                          
 Data arrival time                                                  -8.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.653                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.800
  Launch Clock Delay      :  3.233
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.504       3.233         cmos_pclk_g      
 CLMA_50_117/CLK                                                           r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_50_117/Q0                    tco                   0.206       3.439 f       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        2.141       5.580         write_en         
                                                         0.221       5.801 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.801         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9141
 CLMA_126_92/COUT                  td                    0.083       5.884 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.884         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9143
                                                         0.055       5.939 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.939         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
 CLMA_126_96/Y3                    td                    0.305       6.244 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        1.071       7.315         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_102_88/Y2                    td                    0.227       7.542 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.738       8.280         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_130_88/COUT                  td                    0.346       8.626 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.626         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_130_92/Y0                    td                    0.104       8.730 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.354       9.084         _N190            
 CLMS_126_101/B4                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.084         Logic Levels: 5  
                                                                                   Logic: 1.547ns(26.440%), Route: 4.304ns(73.560%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.289      12.800         cmos_pclk_g      
 CLMS_126_101/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.218      13.018                          
 clock uncertainty                                      -0.050      12.968                          

 Setup time                                             -0.073      12.895                          

 Data required time                                                 12.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.895                          
 Data arrival time                                                  -9.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.811                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/L0
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.260  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.755
  Launch Clock Delay      :  3.233
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.504       3.233         cmos_pclk_g      
 CLMA_50_117/CLK                                                           r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_50_117/Q0                    tco                   0.206       3.439 f       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        2.141       5.580         write_en         
                                                         0.221       5.801 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.801         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9141
 CLMA_126_92/Y2                    td                    0.173       5.974 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y0
                                   net (fanout=2)        1.823       7.797         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [2]
 CLMA_114_64/A0                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   7.797         Logic Levels: 1  
                                                                                   Logic: 0.600ns(13.146%), Route: 3.964ns(86.854%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.244      12.755         cmos_pclk_g      
 CLMA_114_64/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.218      12.973                          
 clock uncertainty                                      -0.050      12.923                          

 Setup time                                             -0.121      12.802                          

 Data required time                                                 12.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.802                          
 Data arrival time                                                  -7.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.005                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.260  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.755
  Launch Clock Delay      :  3.233
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.504       3.233         cmos_pclk_g      
 CLMA_50_117/CLK                                                           r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_50_117/Q0                    tco                   0.206       3.439 f       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        2.141       5.580         write_en         
                                                         0.221       5.801 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.801         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9141
 CLMA_126_92/Y3                    td                    0.315       6.116 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        1.478       7.594         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [3]
 CLMA_114_64/A1                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.594         Logic Levels: 1  
                                                                                   Logic: 0.742ns(17.014%), Route: 3.619ns(82.986%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.244      12.755         cmos_pclk_g      
 CLMA_114_64/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.218      12.973                          
 clock uncertainty                                      -0.050      12.923                          

 Setup time                                             -0.154      12.769                          

 Data required time                                                 12.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.769                          
 Data arrival time                                                  -7.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.175                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_i_d0[3]/opit_0/CLK
Endpoint    : cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.244
  Launch Clock Delay      :  2.830
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.319       2.830         cmos_pclk_g      
 CLMA_58_121/CLK                                                           r       cmos_8_16bit_m0/pdata_i_d0[3]/opit_0/CLK

 CLMA_58_121/Q1                    tco                   0.197       3.027 f       cmos_8_16bit_m0/pdata_i_d0[3]/opit_0/Q
                                   net (fanout=1)        0.167       3.194         cmos_8_16bit_m0/pdata_i_d0 [3]
 CLMA_58_124/B4                                                            f       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.194         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.121%), Route: 0.167ns(45.879%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.515       3.244         cmos_pclk_g      
 CLMA_58_124/CLK                                                           r       cmos_8_16bit_m0/pdata_o[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.218       3.026                          
 clock uncertainty                                       0.000       3.026                          

 Hold time                                              -0.057       2.969                          

 Data required time                                                  2.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.969                          
 Data arrival time                                                  -3.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_i_d0[6]/opit_0/CLK
Endpoint    : cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.244
  Launch Clock Delay      :  2.830
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.319       2.830         cmos_pclk_g      
 CLMA_58_121/CLK                                                           r       cmos_8_16bit_m0/pdata_i_d0[6]/opit_0/CLK

 CLMA_58_121/Q2                    tco                   0.197       3.027 f       cmos_8_16bit_m0/pdata_i_d0[6]/opit_0/Q
                                   net (fanout=1)        0.235       3.262         cmos_8_16bit_m0/pdata_i_d0 [6]
 CLMA_58_124/D4                                                            f       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.262         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.515       3.244         cmos_pclk_g      
 CLMA_58_124/CLK                                                           r       cmos_8_16bit_m0/pdata_o[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.218       3.026                          
 clock uncertainty                                       0.000       3.026                          

 Hold time                                              -0.056       2.970                          

 Data required time                                                  2.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.970                          
 Data arrival time                                                  -3.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_i_d0[5]/opit_0/CLK
Endpoint    : cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.244
  Launch Clock Delay      :  2.830
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.319       2.830         cmos_pclk_g      
 CLMA_58_121/CLK                                                           r       cmos_8_16bit_m0/pdata_i_d0[5]/opit_0/CLK

 CLMA_58_121/Q0                    tco                   0.197       3.027 f       cmos_8_16bit_m0/pdata_i_d0[5]/opit_0/Q
                                   net (fanout=1)        0.235       3.262         cmos_8_16bit_m0/pdata_i_d0 [5]
 CLMA_58_124/C4                                                            f       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.262         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.515       3.244         cmos_pclk_g      
 CLMA_58_124/CLK                                                           r       cmos_8_16bit_m0/pdata_o[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.218       3.026                          
 clock uncertainty                                       0.000       3.026                          

 Hold time                                              -0.056       2.970                          

 Data required time                                                  2.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.970                          
 Data arrival time                                                  -3.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.785
  Launch Clock Delay      :  5.947
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.468       5.947         ntclkbufg_1      
 CLMA_98_76/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_98_76/Q0                     tco                   0.206       6.153 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.757       8.910         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3]
 CLMA_130_85/M0                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   8.910         Logic Levels: 0  
                                                                                   Logic: 0.206ns(6.952%), Route: 2.757ns(93.048%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.274      12.785         cmos_pclk_g      
 CLMA_130_85/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      12.785                          
 clock uncertainty                                      -0.050      12.735                          

 Setup time                                             -0.035      12.700                          

 Data required time                                                 12.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.700                          
 Data arrival time                                                  -8.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.790                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.781
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.467       5.946         ntclkbufg_1      
 CLMS_94_73/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_94_73/Q3                     tco                   0.206       6.152 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.242       7.394         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [1]
 CLMS_126_85/M0                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/D

 Data arrival time                                                   7.394         Logic Levels: 0  
                                                                                   Logic: 0.206ns(14.227%), Route: 1.242ns(85.773%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.270      12.781         cmos_pclk_g      
 CLMS_126_85/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      12.781                          
 clock uncertainty                                      -0.050      12.731                          

 Setup time                                             -0.035      12.696                          

 Data required time                                                 12.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.696                          
 Data arrival time                                                  -7.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.302                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.782
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.206       6.173 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.884       7.057         frame_read_write_m0/write_fifo_aclr
 DRM_62_64/RSTA[0]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.057         Logic Levels: 0  
                                                                                   Logic: 0.206ns(18.899%), Route: 0.884ns(81.101%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.271      12.782         cmos_pclk_g      
 DRM_62_64/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      12.782                          
 clock uncertainty                                      -0.050      12.732                          

 Setup time                                             -0.006      12.726                          

 Data required time                                                 12.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.726                          
 Data arrival time                                                  -7.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.669                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.965  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.229
  Launch Clock Delay      :  5.194
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.299       5.194         ntclkbufg_1      
 CLMS_46_113/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMS_46_113/Q2                    tco                   0.197       5.391 f       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.233       5.624         write_req_ack    
 CLMS_46_117/A1                                                            f       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.624         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.814%), Route: 0.233ns(54.186%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.500       3.229         cmos_pclk_g      
 CLMS_46_117/CLK                                                           r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.229                          
 clock uncertainty                                       0.050       3.279                          

 Hold time                                              -0.112       3.167                          

 Data required time                                                  3.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.167                          
 Data arrival time                                                  -5.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.457                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.972  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.199
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.276       5.171         ntclkbufg_1      
 CLMA_114_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_114_92/Q0                    tco                   0.198       5.369 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.340       5.709         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0]
 CLMA_130_84/M0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D

 Data arrival time                                                   5.709         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.803%), Route: 0.340ns(63.197%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.470       3.199         cmos_pclk_g      
 CLMA_130_84/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000       3.199                          
 clock uncertainty                                       0.050       3.249                          

 Hold time                                              -0.003       3.246                          

 Data required time                                                  3.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.246                          
 Data arrival time                                                  -5.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.463                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.953  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.233
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.186         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.198       5.384 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.591       5.975         frame_read_write_m0/write_fifo_aclr
 DRM_34_104/RSTA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.975         Logic Levels: 0  
                                                                                   Logic: 0.198ns(25.095%), Route: 0.591ns(74.905%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.504       3.233         cmos_pclk_g      
 DRM_34_104/CLKA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       3.233                          
 clock uncertainty                                       0.050       3.283                          

 Hold time                                               0.014       3.297                          

 Data required time                                                  3.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.297                          
 Data arrival time                                                  -5.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.678                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.198
  Launch Clock Delay      :  5.925
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.450       5.925         video_clk        
 CLMA_114_48/CLK                                                           r       ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/CLK

 CLMA_114_48/Q2                    tco                   0.206       6.131 f       ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        5.034      11.165         ISP/judge_single2_inst/feature_inst/a1 [6]
 APM_110_284/P[19]                 td                    2.074      13.239 f       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        2.281      15.520         ISP/judge_single2_inst/feature_inst/_N51
 CLMA_90_73/Y3                     td                    0.185      15.705 f       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.172      16.877         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.225      17.102 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      17.102         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_106_1/COUT                   td                    0.083      17.185 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.185         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
                                                         0.055      17.240 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      17.240         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [6]
 CLMA_106_5/COUT                   td                    0.083      17.323 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.323         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [8]
                                                         0.055      17.378 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      17.378         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [10]
 CLMA_106_9/Y2                     td                    0.158      17.536 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Y0
                                   net (fanout=1)        1.538      19.074         ISP/judge_single2_inst/feature_inst/_N618
 CLMA_86_20/Y1                     td                    0.217      19.291 f       ISP/judge_single2_inst/feature_inst/N34_sel23[10]/gateop/Z
                                   net (fanout=3)        1.032      20.323         ISP/judge_single2_inst/feature_inst/_N642
                                                         0.307      20.630 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      20.630         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_114_28/COUT                  td                    0.083      20.713 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.713         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      20.768 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      20.768         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_114_32/Y3                    td                    0.272      21.040 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.641      21.681         _N136            
                                                         0.307      21.988 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      21.988         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMA_114_0/COUT                   td                    0.083      22.071 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.071         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.055      22.126 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      22.126         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_114_4/COUT                   td                    0.083      22.209 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.209         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      22.264 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      22.264         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_114_8/COUT                   td                    0.083      22.347 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.347         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      22.402 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      22.402         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_114_12/COUT                  td                    0.083      22.485 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.485         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.055      22.540 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      22.540         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMA_114_16/COUT                  td                    0.083      22.623 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.623         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [19]
                                                         0.055      22.678 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Cout
                                                         0.000      22.678         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [21]
 CLMA_114_20/Y3                    td                    0.305      22.983 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.024      24.007         ISP/judge_single2_inst/feature_inst/_N703
 CLMA_106_20/Y3                    td                    0.405      24.412 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.704      25.116         _N135            
                                                         0.307      25.423 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      25.423         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMS_102_1/COUT                   td                    0.083      25.506 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.506         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
 CLMS_102_5/Y1                     td                    0.318      25.824 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.275      27.099         ISP/judge_single2_inst/feature_inst/_N734
 CLMA_98_1/COUT                    td                    0.345      27.444 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.444         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [6]
                                                         0.055      27.499 f       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_4/gateop_A2/Cout
                                                         0.000      27.499         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [10]
 CLMA_98_5/COUT                    td                    0.083      27.582 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.582         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [14]
                                                         0.055      27.637 f       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      27.637         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMA_98_9/Y3                      td                    0.272      27.909 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.198      29.107         _N134            
                                                         0.351      29.458 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      29.458         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [13]
 CLMS_114_13/COUT                  td                    0.083      29.541 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.541         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [15]
                                                         0.057      29.598 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      29.598         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [17]
 CLMS_114_17/COUT                  td                    0.083      29.681 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.681         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [19]
                                                         0.057      29.738 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_20/gateop_A2/Cout
                                                         0.000      29.738         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [21]
 CLMS_114_21/Y3                    td                    0.315      30.053 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        2.770      32.823         ISP/judge_single2_inst/feature_inst/_N801
 CLMA_106_36/Y3                    td                    0.405      33.228 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.355      34.583         _N133            
                                                         0.307      34.890 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      34.890         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_130_0/COUT                   td                    0.083      34.973 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.973         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      35.028 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      35.028         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_130_4/COUT                   td                    0.083      35.111 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.111         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      35.166 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      35.166         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_130_8/COUT                   td                    0.083      35.249 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.249         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      35.304 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      35.304         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_130_12/COUT                  td                    0.083      35.387 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.387         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
                                                         0.055      35.442 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      35.442         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [17]
 CLMA_130_16/Y3                    td                    0.315      35.757 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.015      36.772         ISP/judge_single2_inst/feature_inst/_N846
                                                         0.307      37.079 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      37.079         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_118_33/Y3                    td                    0.272      37.351 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.024      38.375         _N132            
                                                         0.307      38.682 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      38.682         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_126_52/COUT                  td                    0.083      38.765 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.765         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.055      38.820 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      38.820         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_126_56/COUT                  td                    0.083      38.903 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.903         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.055      38.958 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      38.958         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_126_64/Y3                    td                    0.315      39.273 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.756      41.029         ISP/judge_single2_inst/feature_inst/_N887
                                                         0.307      41.336 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      41.336         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMA_118_40/COUT                  td                    0.083      41.419 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.419         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.055      41.474 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      41.474         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_118_44/Y3                    td                    0.264      41.738 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.199      42.937         _N131            
                                                         0.351      43.288 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      43.288         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMS_114_57/COUT                  td                    0.083      43.371 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.057      43.428 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      43.428         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMS_114_65/COUT                  td                    0.083      43.511 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.511         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.057      43.568 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      43.568         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMS_114_69/COUT                  td                    0.083      43.651 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.651         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
 CLMS_114_73/Y1                    td                    0.318      43.969 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.446      45.415         ISP/judge_single2_inst/feature_inst/_N942
                                                         0.351      45.766 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      45.766         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_114_49/Y3                    td                    0.272      46.038 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.484      46.522         _N130            
                                                         0.351      46.873 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      46.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [5]
 CLMA_118_52/COUT                  td                    0.083      46.956 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.956         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [7]
                                                         0.055      47.011 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      47.011         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_118_56/COUT                  td                    0.083      47.094 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.094         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
                                                         0.055      47.149 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      47.149         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [13]
 CLMA_118_64/COUT                  td                    0.083      47.232 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [15]
                                                         0.055      47.287 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      47.287         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [17]
 CLMA_118_68/COUT                  td                    0.083      47.370 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.370         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [19]
 CLMA_118_72/Y1                    td                    0.318      47.688 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.123      49.811         ISP/judge_single2_inst/feature_inst/_N995
 CLMA_118_105/Y3                   td                    0.408      50.219 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.071      51.290         _N129            
                                                         0.307      51.597 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      51.597         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_102_56/COUT                  td                    0.083      51.680 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.680         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.055      51.735 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      51.735         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_102_64/COUT                  td                    0.083      51.818 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.818         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.055      51.873 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      51.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_102_68/COUT                  td                    0.083      51.956 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.956         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_102_72/Y1                    td                    0.318      52.274 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.057      54.331         ISP/judge_single2_inst/feature_inst/_N1036
 CLMS_114_85/COUT                  td                    0.345      54.676 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.676         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.057      54.733 f       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      54.733         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMS_114_89/Y3                    td                    0.272      55.005 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.730      55.735         _N128            
                                                         0.307      56.042 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      56.042         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_114_68/COUT                  td                    0.083      56.125 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.125         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      56.180 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      56.180         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_114_72/COUT                  td                    0.083      56.263 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.263         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      56.318 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      56.318         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_114_76/COUT                  td                    0.083      56.401 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.401         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
 CLMA_114_80/Y1                    td                    0.318      56.719 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.836      58.555         ISP/judge_single2_inst/feature_inst/_N1085
 CLMA_106_80/COUT                  td                    0.345      58.900 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.900         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.055      58.955 f       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      58.955         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_106_84/Y3                    td                    0.272      59.227 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.079      60.306         _N127            
                                                         0.307      60.613 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      60.613         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [1]
 CLMA_130_65/COUT                  td                    0.083      60.696 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [3]
                                                         0.055      60.751 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      60.751         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMA_130_69/COUT                  td                    0.083      60.834 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.834         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.055      60.889 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      60.889         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMA_130_73/Y2                    td                    0.173      61.062 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.704      62.766         ISP/judge_single2_inst/feature_inst/_N1131
                                                         0.225      62.991 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      62.991         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_126_84/COUT                  td                    0.083      63.074 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.074         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.055      63.129 f       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      63.129         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_126_88/Y3                    td                    0.272      63.401 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.204      64.605         _N126            
                                                         0.351      64.956 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      64.956         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_94_64/COUT                   td                    0.083      65.039 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.039         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
                                                         0.055      65.094 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      65.094         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMA_94_68/COUT                   td                    0.083      65.177 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.177         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.055      65.232 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      65.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMA_94_72/COUT                   td                    0.083      65.315 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.315         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.055      65.370 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      65.370         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMA_94_76/COUT                   td                    0.083      65.453 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.453         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [19]
 CLMA_94_80/Y0                     td                    0.173      65.626 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        1.910      67.536         ISP/judge_single2_inst/feature_inst/_N1190
 CLMS_102_81/Y3                    td                    0.324      67.860 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.638      68.498         _N125            
 CLMA_98_57/Y1                     td                    0.272      68.770 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        2.683      71.453         ISP/judge_single2_inst/feature_inst/_N1220
                                                         0.351      71.804 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_0/gateop_A2/Cout
                                                         0.000      71.804         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [2]
 CLMA_118_57/COUT                  td                    0.083      71.887 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.887         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [6]
                                                         0.055      71.942 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      71.942         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [10]
 CLMA_118_65/COUT                  td                    0.083      72.025 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.025         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [14]
                                                         0.055      72.080 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      72.080         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMA_118_69/Y3                    td                    0.272      72.352 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.770      73.122         _N124            
                                                         0.307      73.429 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Cout
                                                         0.000      73.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [1]
 CLMA_106_48/Y2                    td                    0.173      73.602 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_2/gateop_A2/Y0
                                   net (fanout=3)        2.489      76.091         ISP/judge_single2_inst/feature_inst/_N1270
                                                         0.225      76.316 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_0/gateop_A2/Cout
                                                         0.000      76.316         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [2]
 CLMA_106_77/COUT                  td                    0.083      76.399 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.399         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [6]
                                                         0.055      76.454 f       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_4/gateop_A2/Cout
                                                         0.000      76.454         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [10]
 CLMA_106_81/COUT                  td                    0.083      76.537 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.537         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [14]
                                                         0.055      76.592 f       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      76.592         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_106_85/Y3                    td                    0.272      76.864 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.840      77.704         _N123            
 CLMA_106_49/Y1                    td                    0.272      77.976 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        2.166      80.142         ISP/judge_single2_inst/feature_inst/_N1318
                                                         0.351      80.493 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_0/gateop_A2/Cout
                                                         0.000      80.493         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [2]
 CLMA_70_45/COUT                   td                    0.083      80.576 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.576         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.055      80.631 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      80.631         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_70_49/COUT                   td                    0.083      80.714 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.714         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.055      80.769 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      80.769         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_70_53/Y3                     td                    0.272      81.041 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.960      82.001         _N122            
                                                         0.307      82.308 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      82.308         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMA_98_44/COUT                   td                    0.083      82.391 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.391         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.055      82.446 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      82.446         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_98_48/COUT                   td                    0.083      82.529 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.529         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.055      82.584 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      82.584         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_98_52/COUT                   td                    0.083      82.667 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.667         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.055      82.722 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      82.722         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_98_56/COUT                   td                    0.083      82.805 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.805         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.055      82.860 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      82.860         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMA_98_64/COUT                   td                    0.083      82.943 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.943         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [19]
 CLMA_98_68/Y0                     td                    0.173      83.116 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        3.037      86.153         ISP/judge_single2_inst/feature_inst/_N1386
 CLMA_102_52/Y3                    td                    0.304      86.457 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.077      87.534         _N121            
 CLMS_102_49/COUT                  td                    0.342      87.876 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.876         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.057      87.933 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      87.933         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMS_102_53/COUT                  td                    0.083      88.016 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.016         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.057      88.073 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      88.073         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMS_102_57/COUT                  td                    0.083      88.156 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.156         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.057      88.213 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      88.213         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMS_102_65/Y2                    td                    0.173      88.386 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.931      90.317         ISP/judge_single2_inst/feature_inst/_N1433
                                                         0.225      90.542 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000      90.542         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMA_106_45/Y3                    td                    0.264      90.806 f       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.883      91.689         _N120            
                                                         0.307      91.996 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      91.996         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMA_90_36/COUT                   td                    0.083      92.079 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.079         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.055      92.134 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000      92.134         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMA_90_40/COUT                   td                    0.083      92.217 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.217         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.055      92.272 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000      92.272         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_90_44/COUT                   td                    0.083      92.355 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.355         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
 CLMA_90_48/Y0                     td                    0.173      92.528 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.792      94.320         ISP/judge_single2_inst/feature_inst/_N1476
 CLMA_86_40/COUT                   td                    0.262      94.582 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      94.582         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.055      94.637 f       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      94.637         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_86_44/Y3                     td                    0.272      94.909 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.679      95.588         _N119            
                                                         0.307      95.895 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      95.895         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMS_94_33/COUT                   td                    0.083      95.978 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.978         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.057      96.035 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      96.035         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMS_94_37/COUT                   td                    0.083      96.118 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.118         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
 CLMS_94_41/Y1                     td                    0.305      96.423 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.231      97.654         ISP/judge_single2_inst/feature_inst/_N1522
                                                         0.351      98.005 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000      98.005         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [10]
 CLMA_94_40/COUT                   td                    0.083      98.088 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.088         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.055      98.143 f       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      98.143         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_94_44/Y3                     td                    0.272      98.415 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.757      99.172         _N118            
                                                         0.307      99.479 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000      99.479         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMS_94_1/COUT                    td                    0.083      99.562 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.562         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.057      99.619 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000      99.619         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMS_94_5/COUT                    td                    0.083      99.702 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.702         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
 CLMS_94_9/Y1                      td                    0.305     100.007 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Y1
                                   net (fanout=5)        0.690     100.697         ISP/judge_single2_inst/feature_inst/_N1571
                                                         0.351     101.048 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_4/gateop_A2/Cout
                                                         0.000     101.048         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [10]
 CLMA_90_5/COUT                    td                    0.083     101.131 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.131         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.055     101.186 f       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     101.186         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_90_9/Y3                      td                    0.272     101.458 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.886     102.344         _N117            
 CLMA_78_16/Y1                     td                    0.143     102.487 f       ISP/judge_single2_inst/feature_inst/N34_sel3[1]/gateop_perm/Z
                                   net (fanout=3)        1.469     103.956         ISP/judge_single2_inst/feature_inst/_N1613
 CLMS_86_1/COUT                    td                    0.348     104.304 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.304         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [4]
                                                         0.057     104.361 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_5/gateop_A2/Cout
                                                         0.000     104.361         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [6]
 CLMS_86_5/COUT                    td                    0.083     104.444 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.444         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [8]
                                                         0.057     104.501 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_9/gateop_A2/Cout
                                                         0.000     104.501         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [10]
 CLMS_86_9/COUT                    td                    0.083     104.584 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.584         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [12]
                                                         0.057     104.641 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_13/gateop_A2/Cout
                                                         0.000     104.641         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [14]
 CLMS_86_13/COUT                   td                    0.083     104.724 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [16]
                                                         0.057     104.781 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_17/gateop_A2/Cout
                                                         0.000     104.781         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [18]
 CLMS_86_17/COUT                   td                    0.083     104.864 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.864         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [20]
 CLMS_86_21/Y0                     td                    0.158     105.022 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_21/gateop_A2/Y0
                                   net (fanout=1)        0.476     105.498         ISP/judge_single2_inst/feature_inst/_N1657
 CLMA_90_28/Y0                     td                    0.297     105.795 f       ISP/judge_single2_inst/feature_inst/N34_sel2[20]/gateop_perm/Z
                                   net (fanout=4)        1.686     107.481         ISP/judge_single2_inst/feature_inst/_N1681
 CLMA_98_8/Y3                      td                    0.408     107.889 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.801     108.690         _N115            
 CLMA_118_16/Y2                    td                    0.312     109.002 r       ISP/judge_single2_inst/feature_inst/N34_sel1[0]/gateop_perm/Z
                                   net (fanout=1)        0.884     109.886         ISP/judge_single2_inst/feature_inst/_N1710
                                                         0.351     110.237 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_0/gateop_A2/Cout
                                                         0.000     110.237         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [2]
 CLMA_106_0/COUT                   td                    0.083     110.320 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.320         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [6]
                                                         0.055     110.375 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_4/gateop_A2/Cout
                                                         0.000     110.375         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [10]
 CLMA_106_4/COUT                   td                    0.083     110.458 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.458         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [14]
                                                         0.055     110.513 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     110.513         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 110.513         Logic Levels: 121
                                                                                   Logic: 35.101ns(33.561%), Route: 69.487ns(66.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.306      20.582         video_clk        
 CLMA_106_8/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.741      21.323                          
 clock uncertainty                                      -0.150      21.173                          

 Setup time                                             -0.250      20.923                          

 Data required time                                                 20.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.923                          
 Data arrival time                                                -110.513                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -89.590                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.198
  Launch Clock Delay      :  5.925
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.450       5.925         video_clk        
 CLMA_114_48/CLK                                                           r       ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/CLK

 CLMA_114_48/Q2                    tco                   0.206       6.131 f       ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        5.034      11.165         ISP/judge_single2_inst/feature_inst/a1 [6]
 APM_110_284/P[19]                 td                    2.074      13.239 f       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        2.281      15.520         ISP/judge_single2_inst/feature_inst/_N51
 CLMA_90_73/Y3                     td                    0.185      15.705 f       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.172      16.877         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.225      17.102 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      17.102         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_106_1/COUT                   td                    0.083      17.185 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.185         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
                                                         0.055      17.240 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      17.240         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [6]
 CLMA_106_5/COUT                   td                    0.083      17.323 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.323         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [8]
                                                         0.055      17.378 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      17.378         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [10]
 CLMA_106_9/Y2                     td                    0.158      17.536 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Y0
                                   net (fanout=1)        1.538      19.074         ISP/judge_single2_inst/feature_inst/_N618
 CLMA_86_20/Y1                     td                    0.217      19.291 f       ISP/judge_single2_inst/feature_inst/N34_sel23[10]/gateop/Z
                                   net (fanout=3)        1.032      20.323         ISP/judge_single2_inst/feature_inst/_N642
                                                         0.307      20.630 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      20.630         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_114_28/COUT                  td                    0.083      20.713 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.713         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      20.768 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      20.768         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_114_32/Y3                    td                    0.272      21.040 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.641      21.681         _N136            
                                                         0.307      21.988 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      21.988         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMA_114_0/COUT                   td                    0.083      22.071 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.071         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.055      22.126 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      22.126         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_114_4/COUT                   td                    0.083      22.209 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.209         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      22.264 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      22.264         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_114_8/COUT                   td                    0.083      22.347 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.347         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      22.402 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      22.402         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_114_12/COUT                  td                    0.083      22.485 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.485         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.055      22.540 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      22.540         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMA_114_16/COUT                  td                    0.083      22.623 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.623         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [19]
                                                         0.055      22.678 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Cout
                                                         0.000      22.678         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [21]
 CLMA_114_20/Y3                    td                    0.305      22.983 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.024      24.007         ISP/judge_single2_inst/feature_inst/_N703
 CLMA_106_20/Y3                    td                    0.405      24.412 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.704      25.116         _N135            
                                                         0.307      25.423 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      25.423         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMS_102_1/COUT                   td                    0.083      25.506 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.506         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
 CLMS_102_5/Y1                     td                    0.318      25.824 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.275      27.099         ISP/judge_single2_inst/feature_inst/_N734
 CLMA_98_1/COUT                    td                    0.345      27.444 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.444         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [6]
                                                         0.055      27.499 f       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_4/gateop_A2/Cout
                                                         0.000      27.499         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [10]
 CLMA_98_5/COUT                    td                    0.083      27.582 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.582         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [14]
                                                         0.055      27.637 f       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      27.637         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMA_98_9/Y3                      td                    0.272      27.909 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.198      29.107         _N134            
                                                         0.351      29.458 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      29.458         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [13]
 CLMS_114_13/COUT                  td                    0.083      29.541 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.541         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [15]
                                                         0.057      29.598 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      29.598         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [17]
 CLMS_114_17/COUT                  td                    0.083      29.681 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.681         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [19]
                                                         0.057      29.738 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_20/gateop_A2/Cout
                                                         0.000      29.738         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [21]
 CLMS_114_21/Y3                    td                    0.315      30.053 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        2.770      32.823         ISP/judge_single2_inst/feature_inst/_N801
 CLMA_106_36/Y3                    td                    0.405      33.228 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.355      34.583         _N133            
                                                         0.307      34.890 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      34.890         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_130_0/COUT                   td                    0.083      34.973 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.973         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      35.028 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      35.028         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_130_4/COUT                   td                    0.083      35.111 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.111         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      35.166 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      35.166         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_130_8/COUT                   td                    0.083      35.249 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.249         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      35.304 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      35.304         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_130_12/COUT                  td                    0.083      35.387 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.387         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
                                                         0.055      35.442 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      35.442         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [17]
 CLMA_130_16/Y3                    td                    0.315      35.757 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.015      36.772         ISP/judge_single2_inst/feature_inst/_N846
                                                         0.307      37.079 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      37.079         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_118_33/Y3                    td                    0.272      37.351 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.024      38.375         _N132            
                                                         0.307      38.682 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      38.682         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_126_52/COUT                  td                    0.083      38.765 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.765         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.055      38.820 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      38.820         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_126_56/COUT                  td                    0.083      38.903 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.903         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.055      38.958 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      38.958         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_126_64/Y3                    td                    0.315      39.273 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.756      41.029         ISP/judge_single2_inst/feature_inst/_N887
                                                         0.307      41.336 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      41.336         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMA_118_40/COUT                  td                    0.083      41.419 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.419         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.055      41.474 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      41.474         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_118_44/Y3                    td                    0.264      41.738 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.199      42.937         _N131            
                                                         0.351      43.288 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      43.288         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMS_114_57/COUT                  td                    0.083      43.371 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.057      43.428 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      43.428         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMS_114_65/COUT                  td                    0.083      43.511 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.511         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.057      43.568 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      43.568         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMS_114_69/COUT                  td                    0.083      43.651 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.651         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
 CLMS_114_73/Y1                    td                    0.318      43.969 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.446      45.415         ISP/judge_single2_inst/feature_inst/_N942
                                                         0.351      45.766 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      45.766         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_114_49/Y3                    td                    0.272      46.038 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.484      46.522         _N130            
                                                         0.351      46.873 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      46.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [5]
 CLMA_118_52/COUT                  td                    0.083      46.956 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.956         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [7]
                                                         0.055      47.011 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      47.011         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_118_56/COUT                  td                    0.083      47.094 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.094         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
                                                         0.055      47.149 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      47.149         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [13]
 CLMA_118_64/COUT                  td                    0.083      47.232 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [15]
                                                         0.055      47.287 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      47.287         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [17]
 CLMA_118_68/COUT                  td                    0.083      47.370 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.370         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [19]
 CLMA_118_72/Y1                    td                    0.318      47.688 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.123      49.811         ISP/judge_single2_inst/feature_inst/_N995
 CLMA_118_105/Y3                   td                    0.408      50.219 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.071      51.290         _N129            
                                                         0.307      51.597 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      51.597         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_102_56/COUT                  td                    0.083      51.680 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.680         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.055      51.735 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      51.735         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_102_64/COUT                  td                    0.083      51.818 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.818         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.055      51.873 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      51.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_102_68/COUT                  td                    0.083      51.956 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.956         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_102_72/Y1                    td                    0.318      52.274 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.057      54.331         ISP/judge_single2_inst/feature_inst/_N1036
 CLMS_114_85/COUT                  td                    0.345      54.676 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.676         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.057      54.733 f       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      54.733         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMS_114_89/Y3                    td                    0.272      55.005 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.730      55.735         _N128            
                                                         0.307      56.042 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      56.042         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_114_68/COUT                  td                    0.083      56.125 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.125         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      56.180 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      56.180         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_114_72/COUT                  td                    0.083      56.263 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.263         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      56.318 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      56.318         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_114_76/COUT                  td                    0.083      56.401 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.401         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
 CLMA_114_80/Y1                    td                    0.318      56.719 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.836      58.555         ISP/judge_single2_inst/feature_inst/_N1085
 CLMA_106_80/COUT                  td                    0.345      58.900 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.900         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.055      58.955 f       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      58.955         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_106_84/Y3                    td                    0.272      59.227 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.079      60.306         _N127            
                                                         0.307      60.613 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      60.613         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [1]
 CLMA_130_65/COUT                  td                    0.083      60.696 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [3]
                                                         0.055      60.751 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      60.751         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMA_130_69/COUT                  td                    0.083      60.834 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.834         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.055      60.889 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      60.889         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMA_130_73/Y2                    td                    0.173      61.062 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.704      62.766         ISP/judge_single2_inst/feature_inst/_N1131
                                                         0.225      62.991 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      62.991         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_126_84/COUT                  td                    0.083      63.074 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.074         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.055      63.129 f       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      63.129         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_126_88/Y3                    td                    0.272      63.401 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.204      64.605         _N126            
                                                         0.351      64.956 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      64.956         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_94_64/COUT                   td                    0.083      65.039 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.039         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
                                                         0.055      65.094 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      65.094         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMA_94_68/COUT                   td                    0.083      65.177 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.177         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.055      65.232 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      65.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMA_94_72/COUT                   td                    0.083      65.315 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.315         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.055      65.370 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      65.370         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMA_94_76/COUT                   td                    0.083      65.453 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.453         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [19]
 CLMA_94_80/Y0                     td                    0.173      65.626 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        1.910      67.536         ISP/judge_single2_inst/feature_inst/_N1190
 CLMS_102_81/Y3                    td                    0.324      67.860 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.638      68.498         _N125            
 CLMA_98_57/Y1                     td                    0.272      68.770 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        2.683      71.453         ISP/judge_single2_inst/feature_inst/_N1220
                                                         0.351      71.804 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_0/gateop_A2/Cout
                                                         0.000      71.804         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [2]
 CLMA_118_57/COUT                  td                    0.083      71.887 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.887         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [6]
                                                         0.055      71.942 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      71.942         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [10]
 CLMA_118_65/COUT                  td                    0.083      72.025 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.025         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [14]
                                                         0.055      72.080 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      72.080         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMA_118_69/Y3                    td                    0.272      72.352 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.770      73.122         _N124            
                                                         0.307      73.429 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Cout
                                                         0.000      73.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [1]
 CLMA_106_48/Y2                    td                    0.173      73.602 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_2/gateop_A2/Y0
                                   net (fanout=3)        2.489      76.091         ISP/judge_single2_inst/feature_inst/_N1270
                                                         0.225      76.316 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_0/gateop_A2/Cout
                                                         0.000      76.316         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [2]
 CLMA_106_77/COUT                  td                    0.083      76.399 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.399         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [6]
                                                         0.055      76.454 f       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_4/gateop_A2/Cout
                                                         0.000      76.454         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [10]
 CLMA_106_81/COUT                  td                    0.083      76.537 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.537         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [14]
                                                         0.055      76.592 f       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      76.592         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_106_85/Y3                    td                    0.272      76.864 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.840      77.704         _N123            
 CLMA_106_49/Y1                    td                    0.272      77.976 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        2.166      80.142         ISP/judge_single2_inst/feature_inst/_N1318
                                                         0.351      80.493 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_0/gateop_A2/Cout
                                                         0.000      80.493         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [2]
 CLMA_70_45/COUT                   td                    0.083      80.576 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.576         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.055      80.631 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      80.631         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_70_49/COUT                   td                    0.083      80.714 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.714         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.055      80.769 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      80.769         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_70_53/Y3                     td                    0.272      81.041 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.960      82.001         _N122            
                                                         0.307      82.308 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      82.308         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMA_98_44/COUT                   td                    0.083      82.391 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.391         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.055      82.446 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      82.446         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_98_48/COUT                   td                    0.083      82.529 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.529         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.055      82.584 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      82.584         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_98_52/COUT                   td                    0.083      82.667 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.667         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.055      82.722 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      82.722         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_98_56/COUT                   td                    0.083      82.805 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.805         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.055      82.860 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      82.860         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMA_98_64/COUT                   td                    0.083      82.943 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.943         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [19]
 CLMA_98_68/Y0                     td                    0.173      83.116 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        3.037      86.153         ISP/judge_single2_inst/feature_inst/_N1386
 CLMA_102_52/Y3                    td                    0.304      86.457 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.077      87.534         _N121            
 CLMS_102_49/COUT                  td                    0.342      87.876 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.876         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.057      87.933 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      87.933         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMS_102_53/COUT                  td                    0.083      88.016 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.016         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.057      88.073 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      88.073         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMS_102_57/COUT                  td                    0.083      88.156 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.156         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.057      88.213 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      88.213         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMS_102_65/Y2                    td                    0.173      88.386 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.931      90.317         ISP/judge_single2_inst/feature_inst/_N1433
                                                         0.225      90.542 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000      90.542         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMA_106_45/Y3                    td                    0.264      90.806 f       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.883      91.689         _N120            
                                                         0.307      91.996 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      91.996         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMA_90_36/COUT                   td                    0.083      92.079 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.079         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.055      92.134 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000      92.134         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMA_90_40/COUT                   td                    0.083      92.217 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.217         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.055      92.272 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000      92.272         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_90_44/COUT                   td                    0.083      92.355 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.355         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
 CLMA_90_48/Y0                     td                    0.173      92.528 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.792      94.320         ISP/judge_single2_inst/feature_inst/_N1476
 CLMA_86_40/COUT                   td                    0.262      94.582 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      94.582         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.055      94.637 f       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      94.637         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_86_44/Y3                     td                    0.272      94.909 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.679      95.588         _N119            
                                                         0.307      95.895 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      95.895         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMS_94_33/COUT                   td                    0.083      95.978 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.978         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.057      96.035 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      96.035         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMS_94_37/COUT                   td                    0.083      96.118 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.118         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
 CLMS_94_41/Y1                     td                    0.305      96.423 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.231      97.654         ISP/judge_single2_inst/feature_inst/_N1522
                                                         0.351      98.005 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000      98.005         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [10]
 CLMA_94_40/COUT                   td                    0.083      98.088 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.088         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.055      98.143 f       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      98.143         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_94_44/Y3                     td                    0.272      98.415 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.757      99.172         _N118            
                                                         0.307      99.479 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000      99.479         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMS_94_1/COUT                    td                    0.083      99.562 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.562         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.057      99.619 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000      99.619         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMS_94_5/COUT                    td                    0.083      99.702 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.702         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
 CLMS_94_9/Y1                      td                    0.305     100.007 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Y1
                                   net (fanout=5)        0.690     100.697         ISP/judge_single2_inst/feature_inst/_N1571
                                                         0.351     101.048 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_4/gateop_A2/Cout
                                                         0.000     101.048         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [10]
 CLMA_90_5/COUT                    td                    0.083     101.131 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.131         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.055     101.186 f       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     101.186         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_90_9/Y3                      td                    0.272     101.458 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.886     102.344         _N117            
 CLMA_78_16/Y1                     td                    0.143     102.487 f       ISP/judge_single2_inst/feature_inst/N34_sel3[1]/gateop_perm/Z
                                   net (fanout=3)        1.469     103.956         ISP/judge_single2_inst/feature_inst/_N1613
 CLMS_86_1/COUT                    td                    0.348     104.304 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.304         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [4]
                                                         0.057     104.361 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_5/gateop_A2/Cout
                                                         0.000     104.361         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [6]
 CLMS_86_5/COUT                    td                    0.083     104.444 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.444         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [8]
                                                         0.057     104.501 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_9/gateop_A2/Cout
                                                         0.000     104.501         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [10]
 CLMS_86_9/COUT                    td                    0.083     104.584 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.584         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [12]
                                                         0.057     104.641 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_13/gateop_A2/Cout
                                                         0.000     104.641         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [14]
 CLMS_86_13/COUT                   td                    0.083     104.724 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [16]
                                                         0.057     104.781 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_17/gateop_A2/Cout
                                                         0.000     104.781         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [18]
 CLMS_86_17/COUT                   td                    0.083     104.864 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.864         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [20]
 CLMS_86_21/Y0                     td                    0.158     105.022 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_21/gateop_A2/Y0
                                   net (fanout=1)        0.476     105.498         ISP/judge_single2_inst/feature_inst/_N1657
 CLMA_90_28/Y0                     td                    0.297     105.795 f       ISP/judge_single2_inst/feature_inst/N34_sel2[20]/gateop_perm/Z
                                   net (fanout=4)        1.686     107.481         ISP/judge_single2_inst/feature_inst/_N1681
 CLMA_98_8/Y3                      td                    0.408     107.889 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.627     108.516         _N115            
 CLMA_102_24/Y0                    td                    0.281     108.797 f       ISP/judge_single2_inst/feature_inst/N34_sel1[22]/gateop_perm/Z
                                   net (fanout=1)        1.389     110.186         ISP/judge_single2_inst/feature_inst/_N1732
 CLMA_106_8/D3                                                             f       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13

 Data arrival time                                                 110.186         Logic Levels: 119
                                                                                   Logic: 34.443ns(33.035%), Route: 69.818ns(66.965%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.306      20.582         video_clk        
 CLMA_106_8/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.741      21.323                          
 clock uncertainty                                      -0.150      21.173                          

 Setup time                                             -0.255      20.918                          

 Data required time                                                 20.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.918                          
 Data arrival time                                                -110.186                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -89.268                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I03
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.198
  Launch Clock Delay      :  5.925
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.450       5.925         video_clk        
 CLMA_114_48/CLK                                                           r       ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/CLK

 CLMA_114_48/Q2                    tco                   0.206       6.131 f       ISP/judge_single2_inst/feature_inst/a1[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=8)        5.034      11.165         ISP/judge_single2_inst/feature_inst/a1 [6]
 APM_110_284/P[19]                 td                    2.074      13.239 f       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        2.281      15.520         ISP/judge_single2_inst/feature_inst/_N51
 CLMA_90_73/Y3                     td                    0.185      15.705 f       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.172      16.877         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.225      17.102 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      17.102         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_106_1/COUT                   td                    0.083      17.185 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.185         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
                                                         0.055      17.240 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Cout
                                                         0.000      17.240         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [6]
 CLMA_106_5/COUT                   td                    0.083      17.323 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.323         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [8]
                                                         0.055      17.378 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_9/gateop_A2/Cout
                                                         0.000      17.378         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [10]
 CLMA_106_9/Y2                     td                    0.158      17.536 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_11/gateop_A2/Y0
                                   net (fanout=1)        1.538      19.074         ISP/judge_single2_inst/feature_inst/_N618
 CLMA_86_20/Y1                     td                    0.217      19.291 f       ISP/judge_single2_inst/feature_inst/N34_sel23[10]/gateop/Z
                                   net (fanout=3)        1.032      20.323         ISP/judge_single2_inst/feature_inst/_N642
                                                         0.307      20.630 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      20.630         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_114_28/COUT                  td                    0.083      20.713 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.713         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      20.768 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      20.768         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_114_32/Y3                    td                    0.272      21.040 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.641      21.681         _N136            
                                                         0.307      21.988 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      21.988         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMA_114_0/COUT                   td                    0.083      22.071 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.071         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.055      22.126 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      22.126         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_114_4/COUT                   td                    0.083      22.209 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.209         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      22.264 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      22.264         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_114_8/COUT                   td                    0.083      22.347 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.347         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      22.402 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      22.402         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_114_12/COUT                  td                    0.083      22.485 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.485         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.055      22.540 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      22.540         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMA_114_16/COUT                  td                    0.083      22.623 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.623         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [19]
                                                         0.055      22.678 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_20/gateop_A2/Cout
                                                         0.000      22.678         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [21]
 CLMA_114_20/Y3                    td                    0.305      22.983 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.024      24.007         ISP/judge_single2_inst/feature_inst/_N703
 CLMA_106_20/Y3                    td                    0.405      24.412 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.704      25.116         _N135            
                                                         0.307      25.423 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_0/gateop_A2/Cout
                                                         0.000      25.423         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [1]
 CLMS_102_1/COUT                   td                    0.083      25.506 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.506         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [3]
 CLMS_102_5/Y1                     td                    0.318      25.824 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.275      27.099         ISP/judge_single2_inst/feature_inst/_N734
 CLMA_98_1/COUT                    td                    0.345      27.444 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.444         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [6]
                                                         0.055      27.499 f       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_4/gateop_A2/Cout
                                                         0.000      27.499         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [10]
 CLMA_98_5/COUT                    td                    0.083      27.582 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.582         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [14]
                                                         0.055      27.637 f       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      27.637         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMA_98_9/Y3                      td                    0.272      27.909 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.198      29.107         _N134            
                                                         0.351      29.458 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Cout
                                                         0.000      29.458         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [13]
 CLMS_114_13/COUT                  td                    0.083      29.541 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.541         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [15]
                                                         0.057      29.598 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_16/gateop_A2/Cout
                                                         0.000      29.598         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [17]
 CLMS_114_17/COUT                  td                    0.083      29.681 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.681         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [19]
                                                         0.057      29.738 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_20/gateop_A2/Cout
                                                         0.000      29.738         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [21]
 CLMS_114_21/Y3                    td                    0.315      30.053 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        2.770      32.823         ISP/judge_single2_inst/feature_inst/_N801
 CLMA_106_36/Y3                    td                    0.405      33.228 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.355      34.583         _N133            
                                                         0.307      34.890 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      34.890         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_130_0/COUT                   td                    0.083      34.973 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.973         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      35.028 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      35.028         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_130_4/COUT                   td                    0.083      35.111 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.111         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      35.166 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      35.166         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_130_8/COUT                   td                    0.083      35.249 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.249         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      35.304 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      35.304         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_130_12/COUT                  td                    0.083      35.387 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.387         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
                                                         0.055      35.442 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Cout
                                                         0.000      35.442         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [17]
 CLMA_130_16/Y3                    td                    0.315      35.757 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.015      36.772         ISP/judge_single2_inst/feature_inst/_N846
                                                         0.307      37.079 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      37.079         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_118_33/Y3                    td                    0.272      37.351 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.024      38.375         _N132            
                                                         0.307      38.682 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      38.682         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_126_52/COUT                  td                    0.083      38.765 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.765         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.055      38.820 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      38.820         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_126_56/COUT                  td                    0.083      38.903 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.903         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.055      38.958 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      38.958         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_126_64/Y3                    td                    0.315      39.273 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        1.756      41.029         ISP/judge_single2_inst/feature_inst/_N887
                                                         0.307      41.336 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      41.336         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMA_118_40/COUT                  td                    0.083      41.419 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.419         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.055      41.474 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      41.474         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_118_44/Y3                    td                    0.264      41.738 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.199      42.937         _N131            
                                                         0.351      43.288 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      43.288         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMS_114_57/COUT                  td                    0.083      43.371 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.057      43.428 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      43.428         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMS_114_65/COUT                  td                    0.083      43.511 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.511         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.057      43.568 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      43.568         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMS_114_69/COUT                  td                    0.083      43.651 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.651         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
 CLMS_114_73/Y1                    td                    0.318      43.969 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.446      45.415         ISP/judge_single2_inst/feature_inst/_N942
                                                         0.351      45.766 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      45.766         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_114_49/Y3                    td                    0.272      46.038 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.484      46.522         _N130            
                                                         0.351      46.873 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_4/gateop_A2/Cout
                                                         0.000      46.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [5]
 CLMA_118_52/COUT                  td                    0.083      46.956 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.956         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [7]
                                                         0.055      47.011 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      47.011         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_118_56/COUT                  td                    0.083      47.094 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.094         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
                                                         0.055      47.149 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      47.149         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [13]
 CLMA_118_64/COUT                  td                    0.083      47.232 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [15]
                                                         0.055      47.287 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      47.287         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [17]
 CLMA_118_68/COUT                  td                    0.083      47.370 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.370         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [19]
 CLMA_118_72/Y1                    td                    0.318      47.688 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.123      49.811         ISP/judge_single2_inst/feature_inst/_N995
 CLMA_118_105/Y3                   td                    0.408      50.219 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.071      51.290         _N129            
                                                         0.307      51.597 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      51.597         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_102_56/COUT                  td                    0.083      51.680 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.680         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.055      51.735 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      51.735         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_102_64/COUT                  td                    0.083      51.818 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.818         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.055      51.873 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      51.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_102_68/COUT                  td                    0.083      51.956 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.956         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_102_72/Y1                    td                    0.318      52.274 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.057      54.331         ISP/judge_single2_inst/feature_inst/_N1036
 CLMS_114_85/COUT                  td                    0.345      54.676 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.676         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.057      54.733 f       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      54.733         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMS_114_89/Y3                    td                    0.272      55.005 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.730      55.735         _N128            
                                                         0.307      56.042 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      56.042         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_114_68/COUT                  td                    0.083      56.125 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.125         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      56.180 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      56.180         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_114_72/COUT                  td                    0.083      56.263 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.263         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      56.318 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      56.318         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_114_76/COUT                  td                    0.083      56.401 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.401         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
 CLMA_114_80/Y1                    td                    0.318      56.719 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.836      58.555         ISP/judge_single2_inst/feature_inst/_N1085
 CLMA_106_80/COUT                  td                    0.345      58.900 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.900         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.055      58.955 f       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      58.955         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_106_84/Y3                    td                    0.272      59.227 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.079      60.306         _N127            
                                                         0.307      60.613 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_0/gateop_A2/Cout
                                                         0.000      60.613         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [1]
 CLMA_130_65/COUT                  td                    0.083      60.696 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [3]
                                                         0.055      60.751 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      60.751         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMA_130_69/COUT                  td                    0.083      60.834 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.834         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.055      60.889 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      60.889         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMA_130_73/Y2                    td                    0.173      61.062 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Y0
                                   net (fanout=3)        1.704      62.766         ISP/judge_single2_inst/feature_inst/_N1131
                                                         0.225      62.991 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      62.991         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_126_84/COUT                  td                    0.083      63.074 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.074         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.055      63.129 f       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      63.129         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_126_88/Y3                    td                    0.272      63.401 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.204      64.605         _N126            
                                                         0.351      64.956 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      64.956         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_94_64/COUT                   td                    0.083      65.039 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.039         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
                                                         0.055      65.094 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      65.094         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMA_94_68/COUT                   td                    0.083      65.177 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.177         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.055      65.232 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      65.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMA_94_72/COUT                   td                    0.083      65.315 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.315         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.055      65.370 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      65.370         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMA_94_76/COUT                   td                    0.083      65.453 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.453         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [19]
 CLMA_94_80/Y0                     td                    0.173      65.626 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        1.910      67.536         ISP/judge_single2_inst/feature_inst/_N1190
 CLMS_102_81/Y3                    td                    0.324      67.860 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.638      68.498         _N125            
 CLMA_98_57/Y1                     td                    0.272      68.770 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        2.683      71.453         ISP/judge_single2_inst/feature_inst/_N1220
                                                         0.351      71.804 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_0/gateop_A2/Cout
                                                         0.000      71.804         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [2]
 CLMA_118_57/COUT                  td                    0.083      71.887 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.887         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [6]
                                                         0.055      71.942 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      71.942         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [10]
 CLMA_118_65/COUT                  td                    0.083      72.025 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      72.025         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [14]
                                                         0.055      72.080 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      72.080         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMA_118_69/Y3                    td                    0.272      72.352 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.770      73.122         _N124            
                                                         0.307      73.429 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Cout
                                                         0.000      73.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [1]
 CLMA_106_48/Y2                    td                    0.173      73.602 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_2/gateop_A2/Y0
                                   net (fanout=3)        2.489      76.091         ISP/judge_single2_inst/feature_inst/_N1270
                                                         0.225      76.316 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_0/gateop_A2/Cout
                                                         0.000      76.316         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [2]
 CLMA_106_77/COUT                  td                    0.083      76.399 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.399         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [6]
                                                         0.055      76.454 f       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_4/gateop_A2/Cout
                                                         0.000      76.454         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [10]
 CLMA_106_81/COUT                  td                    0.083      76.537 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.537         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [14]
                                                         0.055      76.592 f       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      76.592         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_106_85/Y3                    td                    0.272      76.864 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.840      77.704         _N123            
 CLMA_106_49/Y1                    td                    0.272      77.976 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Y1
                                   net (fanout=3)        2.166      80.142         ISP/judge_single2_inst/feature_inst/_N1318
                                                         0.351      80.493 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_0/gateop_A2/Cout
                                                         0.000      80.493         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [2]
 CLMA_70_45/COUT                   td                    0.083      80.576 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.576         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.055      80.631 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      80.631         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_70_49/COUT                   td                    0.083      80.714 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.714         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.055      80.769 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      80.769         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_70_53/Y3                     td                    0.272      81.041 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.960      82.001         _N122            
                                                         0.307      82.308 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      82.308         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMA_98_44/COUT                   td                    0.083      82.391 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.391         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.055      82.446 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      82.446         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_98_48/COUT                   td                    0.083      82.529 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.529         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.055      82.584 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      82.584         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_98_52/COUT                   td                    0.083      82.667 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.667         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.055      82.722 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      82.722         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_98_56/COUT                   td                    0.083      82.805 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.805         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.055      82.860 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      82.860         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMA_98_64/COUT                   td                    0.083      82.943 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.943         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [19]
 CLMA_98_68/Y0                     td                    0.173      83.116 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        3.037      86.153         ISP/judge_single2_inst/feature_inst/_N1386
 CLMA_102_52/Y3                    td                    0.304      86.457 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.077      87.534         _N121            
 CLMS_102_49/COUT                  td                    0.342      87.876 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.876         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.057      87.933 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      87.933         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMS_102_53/COUT                  td                    0.083      88.016 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.016         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.057      88.073 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      88.073         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMS_102_57/COUT                  td                    0.083      88.156 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.156         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.057      88.213 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      88.213         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMS_102_65/Y2                    td                    0.173      88.386 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.931      90.317         ISP/judge_single2_inst/feature_inst/_N1433
                                                         0.225      90.542 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000      90.542         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMA_106_45/Y3                    td                    0.264      90.806 f       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.883      91.689         _N120            
                                                         0.307      91.996 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      91.996         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMA_90_36/COUT                   td                    0.083      92.079 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.079         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.055      92.134 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000      92.134         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMA_90_40/COUT                   td                    0.083      92.217 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.217         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.055      92.272 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000      92.272         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMA_90_44/COUT                   td                    0.083      92.355 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.355         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
 CLMA_90_48/Y0                     td                    0.173      92.528 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.792      94.320         ISP/judge_single2_inst/feature_inst/_N1476
 CLMA_86_40/COUT                   td                    0.262      94.582 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      94.582         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.055      94.637 f       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      94.637         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_86_44/Y3                     td                    0.272      94.909 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.679      95.588         _N119            
                                                         0.307      95.895 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      95.895         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMS_94_33/COUT                   td                    0.083      95.978 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.978         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.057      96.035 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      96.035         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMS_94_37/COUT                   td                    0.083      96.118 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.118         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
 CLMS_94_41/Y1                     td                    0.305      96.423 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.231      97.654         ISP/judge_single2_inst/feature_inst/_N1522
                                                         0.351      98.005 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000      98.005         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [10]
 CLMA_94_40/COUT                   td                    0.083      98.088 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.088         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.055      98.143 f       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      98.143         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMA_94_44/Y3                     td                    0.272      98.415 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.757      99.172         _N118            
                                                         0.307      99.479 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000      99.479         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMS_94_1/COUT                    td                    0.083      99.562 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.562         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.057      99.619 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000      99.619         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMS_94_5/COUT                    td                    0.083      99.702 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.702         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
 CLMS_94_9/Y1                      td                    0.305     100.007 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Y1
                                   net (fanout=5)        0.690     100.697         ISP/judge_single2_inst/feature_inst/_N1571
                                                         0.351     101.048 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_4/gateop_A2/Cout
                                                         0.000     101.048         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [10]
 CLMA_90_5/COUT                    td                    0.083     101.131 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.131         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.055     101.186 f       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     101.186         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_90_9/Y3                      td                    0.272     101.458 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.886     102.344         _N117            
 CLMA_78_16/Y1                     td                    0.143     102.487 f       ISP/judge_single2_inst/feature_inst/N34_sel3[1]/gateop_perm/Z
                                   net (fanout=3)        1.469     103.956         ISP/judge_single2_inst/feature_inst/_N1613
 CLMS_86_1/COUT                    td                    0.348     104.304 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.304         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [4]
                                                         0.057     104.361 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_5/gateop_A2/Cout
                                                         0.000     104.361         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [6]
 CLMS_86_5/COUT                    td                    0.083     104.444 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.444         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [8]
                                                         0.057     104.501 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_9/gateop_A2/Cout
                                                         0.000     104.501         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [10]
 CLMS_86_9/COUT                    td                    0.083     104.584 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.584         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [12]
                                                         0.057     104.641 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_13/gateop_A2/Cout
                                                         0.000     104.641         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [14]
 CLMS_86_13/COUT                   td                    0.083     104.724 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [16]
                                                         0.057     104.781 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_17/gateop_A2/Cout
                                                         0.000     104.781         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [18]
 CLMS_86_17/COUT                   td                    0.083     104.864 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.864         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [20]
 CLMS_86_21/Y0                     td                    0.158     105.022 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_21/gateop_A2/Y0
                                   net (fanout=1)        0.476     105.498         ISP/judge_single2_inst/feature_inst/_N1657
 CLMA_90_28/Y0                     td                    0.297     105.795 f       ISP/judge_single2_inst/feature_inst/N34_sel2[20]/gateop_perm/Z
                                   net (fanout=4)        1.686     107.481         ISP/judge_single2_inst/feature_inst/_N1681
 CLMA_98_8/Y3                      td                    0.408     107.889 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.627     108.516         _N115            
 CLMA_102_24/Y1                    td                    0.302     108.818 r       ISP/judge_single2_inst/feature_inst/N34_sel1[20]/gateop_perm/Z
                                   net (fanout=1)        0.601     109.419         ISP/judge_single2_inst/feature_inst/_N1730
 CLMA_106_8/C3                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I03

 Data arrival time                                                 109.419         Logic Levels: 119
                                                                                   Logic: 34.464ns(33.300%), Route: 69.030ns(66.700%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.306      20.582         video_clk        
 CLMA_106_8/CLK                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.741      21.323                          
 clock uncertainty                                      -0.150      21.173                          

 Setup time                                             -0.223      20.950                          

 Data required time                                                 20.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.950                          
 Data arrival time                                                -109.419                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -88.469                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s1[15]/opit_0_inv/CLK
Endpoint    : ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s0[15]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.019
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.317       5.209         video_clk        
 CLMA_22_240/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s1[15]/opit_0_inv/CLK

 CLMA_22_240/Q2                    tco                   0.197       5.406 f       ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s1[15]/opit_0_inv/Q
                                   net (fanout=1)        0.109       5.515         ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s1 [15]
 CLMA_22_249/CD                                                            f       ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s0[15]/opit_0_inv/D

 Data arrival time                                                   5.515         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.544       6.019         video_clk        
 CLMA_22_249/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s0[15]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.436                          
 clock uncertainty                                       0.000       5.436                          

 Hold time                                               0.027       5.463                          

 Data required time                                                  5.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.463                          
 Data arrival time                                                  -5.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.052                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_26[5]/opit_0_inv/CLK
Endpoint    : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_27[5]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.976
  Launch Clock Delay      :  5.192
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.300       5.192         video_clk        
 CLMA_118_129/CLK                                                          r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_26[5]/opit_0_inv/CLK

 CLMA_118_129/Q0                   tco                   0.198       5.390 r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_26[5]/opit_0_inv/Q
                                   net (fanout=1)        0.161       5.551         ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_26 [5]
 CLMA_118_120/M0                                                           r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_27[5]/opit_0_inv/D

 Data arrival time                                                   5.551         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.153%), Route: 0.161ns(44.847%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.501       5.976         video_clk        
 CLMA_118_120/CLK                                                          r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_27[5]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.393                          
 clock uncertainty                                       0.000       5.393                          

 Hold time                                              -0.003       5.390                          

 Data required time                                                  5.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.390                          
 Data arrival time                                                  -5.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s1[20]/opit_0_inv/CLK
Endpoint    : ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s0[20]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.224
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.332       5.224         video_clk        
 CLMA_86_124/CLK                                                           r       ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s1[20]/opit_0_inv/CLK

 CLMA_86_124/Q0                    tco                   0.198       5.422 r       ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s1[20]/opit_0_inv/Q
                                   net (fanout=1)        0.163       5.585         ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s1 [20]
 CLMA_86_116/M0                                                            r       ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s0[20]/opit_0_inv/D

 Data arrival time                                                   5.585         Logic Levels: 0  
                                                                                   Logic: 0.198ns(54.848%), Route: 0.163ns(45.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.524       5.999         video_clk        
 CLMA_86_116/CLK                                                           r       ISP/judge_single2_inst/handle_inst/area_colour_8_inst/s0[20]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.416                          
 clock uncertainty                                       0.000       5.416                          

 Hold time                                              -0.003       5.413                          

 Data required time                                                  5.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.413                          
 Data arrival time                                                  -5.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[1]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[7]              tco                   1.308   19037.301 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[33]
                                   net (fanout=1)        1.361   19038.662         rd_burst_data[33]
 DRM_62_84/DB0[1]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[1]

 Data arrival time                                               19038.662         Logic Levels: 0  
                                                                                   Logic: 1.308ns(49.007%), Route: 1.361ns(50.993%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.290   19035.190         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.606                          
 clock uncertainty                                      -0.150   19035.456                          

 Setup time                                             -0.054   19035.402                          

 Data required time                                              19035.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.402                          
 Data arrival time                                              -19038.662                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[6]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[12]             tco                   1.347   19037.340 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[38]
                                   net (fanout=1)        1.221   19038.561         rd_burst_data[38]
 DRM_62_84/DB0[6]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[6]

 Data arrival time                                               19038.561         Logic Levels: 0  
                                                                                   Logic: 1.347ns(52.453%), Route: 1.221ns(47.547%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.290   19035.190         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.606                          
 clock uncertainty                                      -0.150   19035.456                          

 Setup time                                             -0.054   19035.402                          

 Data required time                                              19035.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.402                          
 Data arrival time                                              -19038.561                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[11]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.182
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[4]              tco                   1.306   19037.299 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[50]
                                   net (fanout=1)        1.259   19038.558         rd_burst_data[50]
 DRM_62_84/DB0[11]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[11]

 Data arrival time                                               19038.558         Logic Levels: 0  
                                                                                   Logic: 1.306ns(50.916%), Route: 1.259ns(49.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.290   19035.190         video_clk        
 DRM_62_84/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.606                          
 clock uncertainty                                      -0.150   19035.456                          

 Setup time                                             -0.054   19035.402                          

 Data required time                                              19035.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.402                          
 Data arrival time                                              -19038.558                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.156                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.946
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.275   19235.170         ntclkbufg_1      
 CLMA_50_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_50_89/Q0                     tco                   0.198   19235.368 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.141   19235.509         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_50_88/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                               19235.509         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.471   19235.946         video_clk        
 CLMA_50_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.416   19235.530                          
 clock uncertainty                                       0.150   19235.680                          

 Hold time                                              -0.003   19235.677                          

 Data required time                                              19235.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.677                          
 Data arrival time                                              -19235.509                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.168                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.934
  Launch Clock Delay      :  5.158
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.263   19235.158         ntclkbufg_1      
 CLMA_42_84/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_42_84/Q0                     tco                   0.198   19235.356 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.243   19235.599         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_46_80/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D

 Data arrival time                                               19235.599         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.898%), Route: 0.243ns(55.102%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.459   19235.934         video_clk        
 CLMA_46_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.416   19235.518                          
 clock uncertainty                                       0.150   19235.668                          

 Hold time                                              -0.003   19235.665                          

 Data required time                                              19235.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.665                          
 Data arrival time                                              -19235.599                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.066                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  5.172
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.277   19235.172         ntclkbufg_1      
 CLMA_58_84/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_84/Q0                     tco                   0.198   19235.370 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.240   19235.610         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_58_81/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                               19235.610         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.205%), Route: 0.240ns(54.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.469   19235.944         video_clk        
 CLMA_58_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.416   19235.528                          
 clock uncertainty                                       0.150   19235.678                          

 Hold time                                              -0.003   19235.675                          

 Data required time                                              19235.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.675                          
 Data arrival time                                              -19235.610                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.065                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/I1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.220  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.189
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       6.883 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.207       8.090         s00_axi_wready   
 CLMS_26_69/Y2                     td                    0.141       8.231 f       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.466       9.697         u_aq_axi_master/N5
                                                         0.190       9.887 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       9.887         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9153
 CLMA_106_88/COUT                  td                    0.083       9.970 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.970         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9155
                                                         0.055      10.025 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.025         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9157
 CLMA_106_92/COUT                  td                    0.083      10.108 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.108         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9159
 CLMA_106_96/Y0                    td                    0.173      10.281 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        0.913      11.194         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [8]
 CLMA_114_116/Y2                   td                    0.227      11.421 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.952      12.373         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [8]
 CLMS_114_109/A1                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/I1

 Data arrival time                                                  12.373         Logic Levels: 5  
                                                                                   Logic: 1.842ns(28.871%), Route: 4.538ns(71.129%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.294      15.189         ntclkbufg_1      
 CLMS_114_109/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.584      15.773                          
 clock uncertainty                                      -0.150      15.623                          

 Setup time                                             -0.154      15.469                          

 Data required time                                                 15.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.469                          
 Data arrival time                                                 -12.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.220  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.189
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       6.883 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.207       8.090         s00_axi_wready   
 CLMS_26_69/Y2                     td                    0.141       8.231 f       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.466       9.697         u_aq_axi_master/N5
                                                         0.190       9.887 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       9.887         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9153
 CLMA_106_88/COUT                  td                    0.083       9.970 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.970         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9155
                                                         0.055      10.025 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.025         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9157
 CLMA_106_92/Y3                    td                    0.305      10.330 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.363      10.693         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [7]
 CLMS_102_89/Y1                    td                    0.143      10.836 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[7]/gateop_perm/Z
                                   net (fanout=2)        1.238      12.074         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMS_114_105/COUT                 td                    0.342      12.416 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.416         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMS_114_109/CIN                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  12.416         Logic Levels: 5  
                                                                                   Logic: 2.149ns(33.458%), Route: 4.274ns(66.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.294      15.189         ntclkbufg_1      
 CLMS_114_109/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.584      15.773                          
 clock uncertainty                                      -0.150      15.623                          

 Setup time                                             -0.101      15.522                          

 Data required time                                                 15.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.522                          
 Data arrival time                                                 -12.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.106                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.195
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       6.883 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.207       8.090         s00_axi_wready   
 CLMS_26_69/Y2                     td                    0.141       8.231 f       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.466       9.697         u_aq_axi_master/N5
 CLMA_106_88/Y1                    td                    0.167       9.864 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Y1
                                   net (fanout=3)        0.493      10.357         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [1]
 CLMA_98_84/Y1                     td                    0.217      10.574 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[1]/gateop_perm/Z
                                   net (fanout=2)        1.213      11.787         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [1]
 CLMA_118_109/COUT                 td                    0.348      12.135 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.135         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [3]
                                                         0.055      12.190 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      12.190         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMA_118_113/COUT                 td                    0.082      12.272 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      12.272         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMA_118_117/CIN                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  12.272         Logic Levels: 5  
                                                                                   Logic: 1.900ns(30.260%), Route: 4.379ns(69.740%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.300      15.195         ntclkbufg_1      
 CLMA_118_117/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.584      15.779                          
 clock uncertainty                                      -0.150      15.629                          

 Setup time                                             -0.110      15.519                          

 Data required time                                                 15.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.519                          
 Data arrival time                                                 -12.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[5]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.164
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.269       5.164         ntclkbufg_1      
 CLMA_30_80/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_80/Q2                     tco                   0.197       5.361 f       u_aq_axi_master/reg_rd_adrs[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.354       5.715         s00_axi_araddr[5]
 HMEMC_16_1/SRB_IOL37_IODLY_CTRL[2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[5]

 Data arrival time                                                   5.715         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.753%), Route: 0.354ns(64.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.096       5.505                          

 Data required time                                                  5.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.505                          
 Data arrival time                                                  -5.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[25]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.169
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.274       5.169         ntclkbufg_1      
 CLMA_30_84/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_84/Q0                     tco                   0.198       5.367 r       u_aq_axi_master/reg_rd_adrs[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.395       5.762         s00_axi_araddr[25]
 HMEMC_16_1/SRB_IOL35_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[25]

 Data arrival time                                                   5.762         Logic Levels: 0  
                                                                                   Logic: 0.198ns(33.390%), Route: 0.395ns(66.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.110       5.519                          

 Data required time                                                  5.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.519                          
 Data arrival time                                                  -5.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.181
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.286       5.181         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_92/Q2                     tco                   0.198       5.379 r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.382       5.761         s00_axi_araddr[30]
 HMEMC_16_1/SRB_IOL35_TX_DATA[3]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]

 Data arrival time                                                   5.761         Logic Levels: 0  
                                                                                   Logic: 0.198ns(34.138%), Route: 0.382ns(65.862%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.108       5.517                          

 Data required time                                                  5.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.517                          
 Data arrival time                                                  -5.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.986  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.189
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.474       3.203         cmos_pclk_g      
 CLMS_102_85/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_102_85/Q0                    tco                   0.206       3.409 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.063       4.472         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [3]
 CLMA_114_108/M0                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                                   4.472         Logic Levels: 0  
                                                                                   Logic: 0.206ns(16.233%), Route: 1.063ns(83.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.294      15.189         ntclkbufg_1      
 CLMA_114_108/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      15.189                          
 clock uncertainty                                      -0.150      15.039                          

 Setup time                                             -0.035      15.004                          

 Data required time                                                 15.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.004                          
 Data arrival time                                                  -4.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.532                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.994  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.193
  Launch Clock Delay      :  3.199
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.470       3.199         cmos_pclk_g      
 CLMA_130_84/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_130_84/Q1                    tco                   0.206       3.405 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.999       4.404         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [6]
 CLMA_126_108/M0                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                                   4.404         Logic Levels: 0  
                                                                                   Logic: 0.206ns(17.095%), Route: 0.999ns(82.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.298      15.193         ntclkbufg_1      
 CLMA_126_108/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      15.193                          
 clock uncertainty                                      -0.150      15.043                          

 Setup time                                             -0.035      15.008                          

 Data required time                                                 15.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.008                          
 Data arrival time                                                  -4.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.604                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.181
  Launch Clock Delay      :  3.169
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.440       3.169         cmos_pclk_g      
 CLMA_114_64/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_114_64/Q0                    tco                   0.206       3.375 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.887       4.262         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [2]
 CLMA_118_105/M1                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D

 Data arrival time                                                   4.262         Logic Levels: 0  
                                                                                   Logic: 0.206ns(18.847%), Route: 0.887ns(81.153%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.286      15.181         ntclkbufg_1      
 CLMA_118_105/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      15.181                          
 clock uncertainty                                      -0.150      15.031                          

 Setup time                                             -0.035      14.996                          

 Data required time                                                 14.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.996                          
 Data arrival time                                                  -4.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.734                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.962
  Launch Clock Delay      :  2.796
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.285       2.796         cmos_pclk_g      
 CLMS_114_101/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK

 CLMS_114_101/Q1                   tco                   0.198       2.994 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.246       3.240         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10]
 CLMA_118_105/M0                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D

 Data arrival time                                                   3.240         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.483       5.962         ntclkbufg_1      
 CLMA_118_105/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000       5.962                          
 clock uncertainty                                       0.150       6.112                          

 Hold time                                              -0.003       6.109                          

 Data required time                                                  6.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.109                          
 Data arrival time                                                  -3.240                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.869                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.975
  Launch Clock Delay      :  2.815
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.304       2.815         cmos_pclk_g      
 CLMS_46_117/CLK                                                           r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK

 CLMS_46_117/Q0                    tco                   0.198       3.013 r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.240       3.253         write_req        
 CLMS_46_113/M2                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D

 Data arrival time                                                   3.253         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.205%), Route: 0.240ns(54.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.496       5.975         ntclkbufg_1      
 CLMS_46_113/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.000       5.975                          
 clock uncertainty                                       0.150       6.125                          

 Hold time                                              -0.003       6.122                          

 Data required time                                                  6.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.122                          
 Data arrival time                                                  -3.253                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.869                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.952
  Launch Clock Delay      :  2.793
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.282       2.793         cmos_pclk_g      
 CLMA_42_100/CLK                                                           r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK

 CLMA_42_100/Q0                    tco                   0.198       2.991 r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/Q
                                   net (fanout=1)        0.287       3.278         read_addr_index[1]
 CLMS_38_93/AD                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   3.278         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.825%), Route: 0.287ns(59.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.473       5.952         ntclkbufg_1      
 CLMS_38_93/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.952                          
 clock uncertainty                                       0.150       6.102                          

 Hold time                                               0.026       6.128                          

 Data required time                                                  6.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.128                          
 Data arrival time                                                  -3.278                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.850                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.155
  Launch Clock Delay      :  5.940
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.465     205.932         video_clk        
 CLMA_58_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_58_76/Q1                     tco                   0.206     206.138 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.615     206.753         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_54_72/M0                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                 206.753         Logic Levels: 0  
                                                                                   Logic: 0.206ns(25.091%), Route: 0.615ns(74.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.260     205.155         ntclkbufg_1      
 CLMA_54_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.416     205.571                          
 clock uncertainty                                      -0.150     205.421                          

 Setup time                                             -0.035     205.386                          

 Data required time                                                205.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.386                          
 Data arrival time                                                -206.753                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.367                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.155
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.461     205.928         video_clk        
 CLMA_54_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_54_76/Q0                     tco                   0.206     206.134 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.429     206.563         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_54_72/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                 206.563         Logic Levels: 0  
                                                                                   Logic: 0.206ns(32.441%), Route: 0.429ns(67.559%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.260     205.155         ntclkbufg_1      
 CLMA_54_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.416     205.571                          
 clock uncertainty                                      -0.150     205.421                          

 Setup time                                             -0.035     205.386                          

 Data required time                                                205.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.386                          
 Data arrival time                                                -206.563                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.177                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.155
  Launch Clock Delay      :  5.915
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.440     205.907         video_clk        
 CLMS_38_65/CLK                                                            r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMS_38_65/Q2                     tco                   0.209     206.116 r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.441     206.557         read_req         
 CLMA_30_73/M0                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 206.557         Logic Levels: 0  
                                                                                   Logic: 0.209ns(32.154%), Route: 0.441ns(67.846%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.260     205.155         ntclkbufg_1      
 CLMA_30_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.416     205.571                          
 clock uncertainty                                      -0.150     205.421                          

 Setup time                                             -0.027     205.394                          

 Data required time                                                205.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.394                          
 Data arrival time                                                -206.557                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.163                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.364  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.934
  Launch Clock Delay      :  5.154
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.262       5.154         video_clk        
 CLMA_46_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_46_80/Q3                     tco                   0.198       5.352 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.234       5.586         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_42_81/M1                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   5.586         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.833%), Route: 0.234ns(54.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.455       5.934         ntclkbufg_1      
 CLMA_42_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.416       5.518                          
 clock uncertainty                                       0.150       5.668                          

 Hold time                                              -0.003       5.665                          

 Data required time                                                  5.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.665                          
 Data arrival time                                                  -5.586                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.079                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.364  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.934
  Launch Clock Delay      :  5.154
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.262       5.154         video_clk        
 CLMA_46_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_46_80/Q0                     tco                   0.198       5.352 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.246       5.598         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_42_81/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   5.598         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.455       5.934         ntclkbufg_1      
 CLMA_42_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.416       5.518                          
 clock uncertainty                                       0.150       5.668                          

 Hold time                                              -0.003       5.665                          

 Data required time                                                  5.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.665                          
 Data arrival time                                                  -5.598                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.067                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  5.167
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.275       5.167         video_clk        
 CLMA_50_88/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_50_88/Q0                     tco                   0.198       5.365 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.256       5.621         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_42_93/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                   5.621         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.612%), Route: 0.256ns(56.388%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.469       5.948         ntclkbufg_1      
 CLMA_42_93/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.416       5.532                          
 clock uncertainty                                       0.150       5.682                          

 Hold time                                              -0.003       5.679                          

 Data required time                                                  5.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.679                          
 Data arrival time                                                  -5.621                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[18]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.959
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.483       5.959         ntclkbufg_0      
 CLMA_26_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_28/Q3                     tco                   0.206       6.165 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      3.104       9.269         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_10_260/Y1                    td                    0.396       9.665 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_18/LUT7_inst_perm/Z
                                   net (fanout=1)        2.176      11.841         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [18]
 CLMA_26_64/Y3                     td                    0.143      11.984 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[18]/gateop_perm/Z
                                   net (fanout=1)        1.023      13.007         u_ipsl_hmic_h_top/ddrc_pwdata [18]
 HMEMC_16_1/SRB_IOL3_TS_CTRL[1]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[18]

 Data arrival time                                                  13.007         Logic Levels: 2  
                                                                                   Logic: 0.745ns(10.570%), Route: 6.303ns(89.430%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -0.633      25.159                          

 Data required time                                                 25.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.159                          
 Data arrival time                                                 -13.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.959
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.483       5.959         ntclkbufg_0      
 CLMA_26_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_26_28/Q1                     tco                   0.206       6.165 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=170)      2.503       8.668         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [1]
 CLMS_10_189/Y1                    td                    0.396       9.064 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N258_2_7/LUT7_inst_perm/Z
                                   net (fanout=1)        1.539      10.603         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N394 [7]
 CLMA_30_52/Y0                     td                    0.139      10.742 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[7]/gateop_perm/Z
                                   net (fanout=1)        0.831      11.573         u_ipsl_hmic_h_top/ddrc_pwdata [7]
 HMEMC_16_1/SRB_IOL3_TX_DATA[6]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[7]

 Data arrival time                                                  11.573         Logic Levels: 2  
                                                                                   Logic: 0.741ns(13.199%), Route: 4.873ns(86.801%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -0.761      25.031                          

 Data required time                                                 25.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.031                          
 Data arrival time                                                 -11.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.458                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.954
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.478       5.954         ntclkbufg_0      
 CLMA_26_32/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_32/Q1                     tco                   0.209       6.163 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=86)       0.881       7.044         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]
 CLMA_38_0/Y1                      td                    0.307       7.351 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.626       7.977         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23543
 CLMA_30_29/Y3                     td                    0.135       8.112 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.584       8.696         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_37/Y1                     td                    0.185       8.881 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[4]_3/gateop_perm/Z
                                   net (fanout=40)       0.685       9.566         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19812
 CLMA_38_4/Y2                      td                    0.173       9.739 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        0.626      10.365         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  10.365         Logic Levels: 4  
                                                                                   Logic: 1.009ns(22.875%), Route: 3.402ns(77.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.248      24.544                          

 Data required time                                                 24.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.544                          
 Data arrival time                                                 -10.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  5.200
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.307       5.200         ntclkbufg_0      
 CLMA_78_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/CLK

 CLMA_78_28/Q2                     tco                   0.197       5.397 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.139       5.536         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [3]
 CLMA_78_28/CD                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/D

 Data arrival time                                                   5.536         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.504       5.980         ntclkbufg_0      
 CLMA_78_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.779       5.201                          
 clock uncertainty                                       0.000       5.201                          

 Hold time                                               0.027       5.228                          

 Data required time                                                  5.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.228                          
 Data arrival time                                                  -5.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.297       5.190         ntclkbufg_0      
 CLMA_70_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/CLK

 CLMA_70_28/Q3                     tco                   0.197       5.387 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[2]/opit_0_inv/Q
                                   net (fanout=1)        0.139       5.526         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [2]
 CLMA_70_28/CD                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/D

 Data arrival time                                                   5.526         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.493       5.969         ntclkbufg_0      
 CLMA_70_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[2]/opit_0_inv/CLK
 clock pessimism                                        -0.779       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.027       5.217                          

 Data required time                                                  5.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.217                          
 Data arrival time                                                  -5.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.979
  Launch Clock Delay      :  5.199
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.306       5.199         ntclkbufg_0      
 CLMS_54_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK

 CLMS_54_9/Q2                      tco                   0.198       5.397 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       5.537         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d [0]
 CLMS_54_9/M3                                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D

 Data arrival time                                                   5.537         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.503       5.979         ntclkbufg_0      
 CLMS_54_9/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.779       5.200                          
 clock uncertainty                                       0.000       5.200                          

 Hold time                                              -0.003       5.197                          

 Data required time                                                  5.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.197                          
 Data arrival time                                                  -5.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.175
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.208      22.283         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_54_37/Y0                     td                    0.310      22.593 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.323      22.916         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_58_33/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.916         Logic Levels: 1  
                                                                                   Logic: 1.601ns(51.117%), Route: 1.531ns(48.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.282      25.175         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.659                          
 clock uncertainty                                      -0.150      25.509                          

 Setup time                                             -0.223      25.286                          

 Data required time                                                 25.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.286                          
 Data arrival time                                                 -22.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.176
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.208      22.283         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_54_37/Y0                     td                    0.310      22.593 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.324      22.917         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_54_28/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.917         Logic Levels: 1  
                                                                                   Logic: 1.601ns(51.101%), Route: 1.532ns(48.899%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.283      25.176         ntclkbufg_0      
 CLMA_54_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.660                          
 clock uncertainty                                      -0.150      25.510                          

 Setup time                                             -0.223      25.287                          

 Data required time                                                 25.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.287                          
 Data arrival time                                                 -22.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.175
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.208      22.283         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_54_37/Y0                     td                    0.310      22.593 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.323      22.916         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_58_33/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.916         Logic Levels: 1  
                                                                                   Logic: 1.601ns(51.117%), Route: 1.531ns(48.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.282      25.175         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.659                          
 clock uncertainty                                      -0.150      25.509                          

 Setup time                                             -0.223      25.286                          

 Data required time                                                 25.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.286                          
 Data arrival time                                                 -22.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.370                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.306  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.773      25.921         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_30_33/A0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  25.921         Logic Levels: 0  
                                                                                   Logic: 0.987ns(56.080%), Route: 0.773ns(43.920%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.475      25.951         ntclkbufg_0      
 CLMA_30_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.467                          
 clock uncertainty                                       0.150      25.617                          

 Hold time                                              -0.070      25.547                          

 Data required time                                                 25.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.547                          
 Data arrival time                                                 -25.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.959
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        1.036      26.184         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_42_17/A4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.184         Logic Levels: 0  
                                                                                   Logic: 0.987ns(48.789%), Route: 1.036ns(51.211%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.483      25.959         ntclkbufg_0      
 CLMA_42_17/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.475                          
 clock uncertainty                                       0.150      25.625                          

 Hold time                                              -0.044      25.581                          

 Data required time                                                 25.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.581                          
 Data arrival time                                                 -26.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.954
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.191 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.018      26.209         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_58_33/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.209         Logic Levels: 0  
                                                                                   Logic: 1.030ns(50.293%), Route: 1.018ns(49.707%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.478      25.954         ntclkbufg_0      
 CLMA_58_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.470                          
 clock uncertainty                                       0.150      25.620                          

 Hold time                                              -0.056      25.564                          

 Data required time                                                 25.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.564                          
 Data arrival time                                                 -26.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.645                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.976
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.500       5.976         ntclkbufg_0      
 CLMA_38_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_38_4/Q1                      tco                   0.209       6.185 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.899       7.084         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_30_44/Y1                     td                    0.217       7.301 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.716       8.017         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   8.017         Logic Levels: 1  
                                                                                   Logic: 0.426ns(20.872%), Route: 1.615ns(79.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.051       9.444                          

 Data required time                                                  9.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.444                          
 Data arrival time                                                  -8.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.427                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.944
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.468       5.944         ntclkbufg_0      
 CLMS_38_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_38_33/Q0                     tco                   0.206       6.150 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.943       7.093         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.093         Logic Levels: 0  
                                                                                   Logic: 0.206ns(17.929%), Route: 0.943ns(82.071%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.588       8.907                          

 Data required time                                                  8.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.907                          
 Data arrival time                                                  -7.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.945
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.469       5.945         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_41/Q0                     tco                   0.209       6.154 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.613       6.767         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.767         Logic Levels: 0  
                                                                                   Logic: 0.209ns(25.426%), Route: 0.613ns(74.574%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.541       8.954                          

 Data required time                                                  8.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.954                          
 Data arrival time                                                  -6.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.187                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.861  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.268       5.161         ntclkbufg_0      
 CLMS_26_45/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_45/Q0                     tco                   0.198       5.359 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.480       5.839         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   5.839         Logic Levels: 0  
                                                                                   Logic: 0.198ns(29.204%), Route: 0.480ns(70.796%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.526       4.976                          

 Data required time                                                  4.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.976                          
 Data arrival time                                                  -5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.278       5.171         ntclkbufg_0      
 CLMA_30_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_30_33/Q0                     tco                   0.197       5.368 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.487       5.855         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   5.855         Logic Levels: 0  
                                                                                   Logic: 0.197ns(28.801%), Route: 0.487ns(71.199%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.876                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.273       5.166         ntclkbufg_0      
 CLMS_26_41/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_41/Q0                     tco                   0.198       5.364 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.509       5.873         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   5.873         Logic Levels: 0  
                                                                                   Logic: 0.198ns(28.006%), Route: 0.509ns(71.994%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.404       4.854                          

 Data required time                                                  4.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.854                          
 Data arrival time                                                  -5.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.019                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.132
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.474       5.950         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.206       6.156 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       5.105      11.261         nt_ddr_init_done 
 CLMA_106_356/RS                                                           f       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  11.261         Logic Levels: 0  
                                                                                   Logic: 0.206ns(3.879%), Route: 5.105ns(96.121%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.323      23.132         sys_clk_g        
 CLMA_106_356/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.258      23.390                          
 clock uncertainty                                      -0.050      23.340                          

 Recovery time                                          -0.212      23.128                          

 Data required time                                                 23.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.128                          
 Data arrival time                                                 -11.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[7]/opit_0_inv_MUX8TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.132
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.474       5.950         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.206       6.156 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       4.910      11.066         nt_ddr_init_done 
 CLMA_146_344/RS                                                           f       i2c_config_m0/i2c_master_top_m0/txr[7]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  11.066         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.027%), Route: 4.910ns(95.973%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.323      23.132         sys_clk_g        
 CLMA_146_344/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[7]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.258      23.390                          
 clock uncertainty                                      -0.050      23.340                          

 Recovery time                                          -0.212      23.128                          

 Data required time                                                 23.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.128                          
 Data arrival time                                                 -11.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.062                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.543  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.149
  Launch Clock Delay      :  5.950
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.474       5.950         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.206       6.156 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       4.884      11.040         nt_ddr_init_done 
 CLMA_134_368/RS                                                           f       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  11.040         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.047%), Route: 4.884ns(95.953%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.340      23.149         sys_clk_g        
 CLMA_134_368/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.258      23.407                          
 clock uncertainty                                      -0.050      23.357                          

 Recovery time                                          -0.212      23.145                          

 Data required time                                                 23.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.145                          
 Data arrival time                                                 -11.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.105                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.864  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.564
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.277       5.170         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.198       5.368 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       3.129       8.497         nt_ddr_init_done 
 CLMS_126_277/RSCO                 td                    0.100       8.597 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.597         _N307            
 CLMS_126_281/RSCI                                                         f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.597         Logic Levels: 1  
                                                                                   Logic: 0.298ns(8.696%), Route: 3.129ns(91.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.497       3.564         sys_clk_g        
 CLMS_126_281/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.258       3.306                          
 clock uncertainty                                       0.050       3.356                          

 Removal time                                            0.000       3.356                          

 Data required time                                                  3.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.356                          
 Data arrival time                                                  -8.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.864  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.564
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.277       5.170         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.198       5.368 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       3.129       8.497         nt_ddr_init_done 
 CLMS_126_277/RSCO                 td                    0.100       8.597 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.597         _N307            
 CLMS_126_281/RSCI                                                         f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.597         Logic Levels: 1  
                                                                                   Logic: 0.298ns(8.696%), Route: 3.129ns(91.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.497       3.564         sys_clk_g        
 CLMS_126_281/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.258       3.306                          
 clock uncertainty                                       0.050       3.356                          

 Removal time                                            0.000       3.356                          

 Data required time                                                  3.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.356                          
 Data arrival time                                                  -8.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.819  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.609
  Launch Clock Delay      :  5.170
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.277       5.170         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.198       5.368 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       3.214       8.582         nt_ddr_init_done 
 CLMA_146_252/RSCO                 td                    0.100       8.682 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.682         _N295            
 CLMA_146_256/RSCI                                                         f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.682         Logic Levels: 1  
                                                                                   Logic: 0.298ns(8.485%), Route: 3.214ns(91.515%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.542       3.609         sys_clk_g        
 CLMA_146_256/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.351                          
 clock uncertainty                                       0.050       3.401                          

 Removal time                                            0.000       3.401                          

 Data required time                                                  3.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.401                          
 Data arrival time                                                  -8.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.281                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.788
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.206       6.173 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       2.397       8.570         frame_read_write_m0/write_fifo_aclr
 CLMS_102_85/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.570         Logic Levels: 0  
                                                                                   Logic: 0.206ns(7.914%), Route: 2.397ns(92.086%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.277      12.788         cmos_pclk_g      
 CLMS_102_85/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      12.788                          
 clock uncertainty                                      -0.050      12.738                          

 Recovery time                                          -0.212      12.526                          

 Data required time                                                 12.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.526                          
 Data arrival time                                                  -8.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.956                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.174  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.793
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.206       6.173 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       2.397       8.570         frame_read_write_m0/write_fifo_aclr
 CLMS_102_85/RSCO                  td                    0.102       8.672 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.672         _N267            
 CLMS_102_89/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.672         Logic Levels: 1  
                                                                                   Logic: 0.308ns(11.386%), Route: 2.397ns(88.614%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.282      12.793         cmos_pclk_g      
 CLMS_102_89/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      12.793                          
 clock uncertainty                                      -0.050      12.743                          

 Recovery time                                           0.000      12.743                          

 Data required time                                                 12.743                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.743                          
 Data arrival time                                                  -8.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.071                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.796
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.206       6.173 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       2.172       8.345         frame_read_write_m0/write_fifo_aclr
 CLMS_114_101/RS                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.345         Logic Levels: 0  
                                                                                   Logic: 0.206ns(8.663%), Route: 2.172ns(91.337%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.285      12.796         cmos_pclk_g      
 CLMS_114_101/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      12.796                          
 clock uncertainty                                      -0.050      12.746                          

 Recovery time                                          -0.212      12.534                          

 Data required time                                                 12.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.534                          
 Data arrival time                                                  -8.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.189                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.954  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.232
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.186         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.198       5.384 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.309       6.693         frame_read_write_m0/write_fifo_aclr
 CLMA_130_113/RS                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/RS

 Data arrival time                                                   6.693         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.139%), Route: 1.309ns(86.861%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.503       3.232         cmos_pclk_g      
 CLMA_130_113/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       3.232                          
 clock uncertainty                                       0.050       3.282                          

 Removal time                                           -0.195       3.087                          

 Data required time                                                  3.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.087                          
 Data arrival time                                                  -6.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.606                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.988  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.186         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.198       5.384 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.282       6.666         frame_read_write_m0/write_fifo_aclr
 CLMA_118_92/RS                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.666         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.378%), Route: 1.282ns(86.622%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.469       3.198         cmos_pclk_g      
 CLMA_118_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.198                          
 clock uncertainty                                       0.050       3.248                          

 Removal time                                           -0.195       3.053                          

 Data required time                                                  3.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.053                          
 Data arrival time                                                  -6.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.613                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.988  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.186         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.198       5.384 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.282       6.666         frame_read_write_m0/write_fifo_aclr
 CLMA_118_92/RS                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.666         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.378%), Route: 1.282ns(86.622%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.469       3.198         cmos_pclk_g      
 CLMA_118_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.198                          
 clock uncertainty                                       0.050       3.248                          

 Removal time                                           -0.195       3.053                          

 Data required time                                                  3.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.053                          
 Data arrival time                                                  -6.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.613                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.170
  Launch Clock Delay      :  5.932
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.453   19035.932         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.209   19036.141 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.581   19036.722         frame_read_write_m0/read_fifo_aclr
 CLMS_54_89/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS

 Data arrival time                                               19036.722         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.456%), Route: 0.581ns(73.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.278   19035.178         video_clk        
 CLMS_54_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.416   19035.594                          
 clock uncertainty                                      -0.150   19035.444                          

 Recovery time                                          -0.223   19035.221                          

 Data required time                                              19035.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.221                          
 Data arrival time                                              -19036.722                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.501                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.170
  Launch Clock Delay      :  5.932
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.453   19035.932         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.209   19036.141 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.581   19036.722         frame_read_write_m0/read_fifo_aclr
 CLMS_54_89/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                               19036.722         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.456%), Route: 0.581ns(73.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.278   19035.178         video_clk        
 CLMS_54_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                         0.416   19035.594                          
 clock uncertainty                                      -0.150   19035.444                          

 Recovery time                                          -0.223   19035.221                          

 Data required time                                              19035.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.221                          
 Data arrival time                                              -19036.722                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.501                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.170
  Launch Clock Delay      :  5.932
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.453   19035.932         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.209   19036.141 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.581   19036.722         frame_read_write_m0/read_fifo_aclr
 CLMS_54_89/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                               19036.722         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.456%), Route: 0.581ns(73.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.278   19035.178         video_clk        
 CLMS_54_89/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.594                          
 clock uncertainty                                      -0.150   19035.444                          

 Recovery time                                          -0.223   19035.221                          

 Data required time                                              19035.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.221                          
 Data arrival time                                              -19036.722                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.501                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.370  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.937
  Launch Clock Delay      :  5.151
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.256   19235.151         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.197   19235.348 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.248   19235.596         frame_read_write_m0/read_fifo_aclr
 CLMA_50_77/RSCO                   td                    0.100   19235.696 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19235.696         _N207            
 CLMA_50_81/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                               19235.696         Logic Levels: 1  
                                                                                   Logic: 0.297ns(54.495%), Route: 0.248ns(45.505%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.462   19235.937         video_clk        
 CLMA_50_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.416   19235.521                          
 clock uncertainty                                       0.150   19235.671                          

 Removal time                                            0.000   19235.671                          

 Data required time                                              19235.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.671                          
 Data arrival time                                              -19235.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.025                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.370  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.937
  Launch Clock Delay      :  5.151
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.256   19235.151         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.197   19235.348 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.248   19235.596         frame_read_write_m0/read_fifo_aclr
 CLMA_50_77/RSCO                   td                    0.100   19235.696 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19235.696         _N207            
 CLMA_50_81/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                               19235.696         Logic Levels: 1  
                                                                                   Logic: 0.297ns(54.495%), Route: 0.248ns(45.505%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.462   19235.937         video_clk        
 CLMA_50_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.416   19235.521                          
 clock uncertainty                                       0.150   19235.671                          

 Removal time                                            0.000   19235.671                          

 Data required time                                              19235.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.671                          
 Data arrival time                                              -19235.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.025                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.936
  Launch Clock Delay      :  5.151
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.256   19235.151         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.197   19235.348 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.248   19235.596         frame_read_write_m0/read_fifo_aclr
 CLMA_54_72/RSCO                   td                    0.100   19235.696 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=1)        0.000   19235.696         _N208            
 CLMA_54_76/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                               19235.696         Logic Levels: 1  
                                                                                   Logic: 0.297ns(54.495%), Route: 0.248ns(45.505%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.461   19235.936         video_clk        
 CLMA_54_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.520                          
 clock uncertainty                                       0.150   19235.670                          

 Removal time                                            0.000   19235.670                          

 Data required time                                              19235.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.670                          
 Data arrival time                                              -19235.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.026                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.172
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.206       6.173 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       2.397       8.570         frame_read_write_m0/write_fifo_aclr
 CLMA_102_84/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.570         Logic Levels: 0  
                                                                                   Logic: 0.206ns(7.914%), Route: 2.397ns(92.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.277      15.172         ntclkbufg_1      
 CLMA_102_84/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.584      15.756                          
 clock uncertainty                                      -0.150      15.606                          

 Recovery time                                          -0.212      15.394                          

 Data required time                                                 15.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.394                          
 Data arrival time                                                  -8.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.824                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.181
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.206       6.173 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       2.397       8.570         frame_read_write_m0/write_fifo_aclr
 CLMS_102_85/RSCO                  td                    0.102       8.672 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.672         _N267            
 CLMS_102_89/RSCO                  td                    0.079       8.751 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.751         _N266            
 CLMS_102_93/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.751         Logic Levels: 2  
                                                                                   Logic: 0.387ns(13.901%), Route: 2.397ns(86.099%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.286      15.181         ntclkbufg_1      
 CLMS_102_93/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.584      15.765                          
 clock uncertainty                                      -0.150      15.615                          

 Recovery time                                           0.000      15.615                          

 Data required time                                                 15.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.615                          
 Data arrival time                                                  -8.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.864                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.177
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_42_109/Q0                    tco                   0.206       6.173 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       2.397       8.570         frame_read_write_m0/write_fifo_aclr
 CLMA_102_84/RSCO                  td                    0.102       8.672 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.672         _N272            
 CLMA_102_88/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.672         Logic Levels: 1  
                                                                                   Logic: 0.308ns(11.386%), Route: 2.397ns(88.614%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.282      15.177         ntclkbufg_1      
 CLMA_102_88/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.584      15.761                          
 clock uncertainty                                      -0.150      15.611                          

 Recovery time                                           0.000      15.611                          

 Data required time                                                 15.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.611                          
 Data arrival time                                                  -8.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.939                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.936
  Launch Clock Delay      :  5.151
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.256       5.151         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.197       5.348 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.248       5.596         frame_read_write_m0/read_fifo_aclr
 CLMA_54_72/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/RS

 Data arrival time                                                   5.596         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.457       5.936         ntclkbufg_1      
 CLMA_54_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.742       5.194                          
 clock uncertainty                                       0.000       5.194                          

 Removal time                                           -0.186       5.008                          

 Data required time                                                  5.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.008                          
 Data arrival time                                                  -5.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.588                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.936
  Launch Clock Delay      :  5.151
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.256       5.151         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.197       5.348 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.248       5.596         frame_read_write_m0/read_fifo_aclr
 CLMA_54_72/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                   5.596         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.457       5.936         ntclkbufg_1      
 CLMA_54_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                        -0.742       5.194                          
 clock uncertainty                                       0.000       5.194                          

 Removal time                                           -0.186       5.008                          

 Data required time                                                  5.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.008                          
 Data arrival time                                                  -5.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.588                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.936
  Launch Clock Delay      :  5.151
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.256       5.151         ntclkbufg_1      
 CLMA_50_73/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_73/Q0                     tco                   0.197       5.348 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=55)       0.248       5.596         frame_read_write_m0/read_fifo_aclr
 CLMA_54_72/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/RS

 Data arrival time                                                   5.596         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.457       5.936         ntclkbufg_1      
 CLMA_54_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.742       5.194                          
 clock uncertainty                                       0.000       5.194                          

 Removal time                                           -0.186       5.008                          

 Data required time                                                  5.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.008                          
 Data arrival time                                                  -5.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.100  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.152
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.517       5.993         ntclkbufg_0      
 CLMA_66_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_66_4/Q0                      tco                   0.206       6.199 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       1.589       7.788         u_ipsl_hmic_h_top/global_reset_n
 CLMA_26_68/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[0]/opit_0_inv/RS

 Data arrival time                                                   7.788         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.476%), Route: 1.589ns(88.524%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.259      25.152         ntclkbufg_0      
 CLMA_26_68/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_now[0]/opit_0_inv/CLK
 clock pessimism                                         0.741      25.893                          
 clock uncertainty                                      -0.150      25.743                          

 Recovery time                                          -0.212      25.531                          

 Data required time                                                 25.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.531                          
 Data arrival time                                                  -7.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.743                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.106  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.517       5.993         ntclkbufg_0      
 CLMA_66_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_66_4/Q0                      tco                   0.206       6.199 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       1.396       7.595         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_73/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.595         Logic Levels: 0  
                                                                                   Logic: 0.206ns(12.859%), Route: 1.396ns(87.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.253      25.146         ntclkbufg_0      
 CLMS_38_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.741      25.887                          
 clock uncertainty                                      -0.150      25.737                          

 Recovery time                                          -0.212      25.525                          

 Data required time                                                 25.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.525                          
 Data arrival time                                                  -7.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.930                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.169
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.517       5.993         ntclkbufg_0      
 CLMA_66_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_66_4/Q0                      tco                   0.206       6.199 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       1.359       7.558         u_ipsl_hmic_h_top/global_reset_n
 CLMA_46_28/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.558         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.163%), Route: 1.359ns(86.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.276      25.169         ntclkbufg_0      
 CLMA_46_28/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.741      25.910                          
 clock uncertainty                                      -0.150      25.760                          

 Recovery time                                          -0.212      25.548                          

 Data required time                                                 25.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.548                          
 Data arrival time                                                  -7.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[3]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.984
  Launch Clock Delay      :  5.214
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.321       5.214         ntclkbufg_0      
 CLMA_66_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_66_4/Q0                      tco                   0.197       5.411 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       0.301       5.712         u_ipsl_hmic_h_top/global_reset_n
 CLMS_66_9/RSCO                    td                    0.092       5.804 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.804         _N1232           
 CLMS_66_13/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[3]/opit_0_inv/RS

 Data arrival time                                                   5.804         Logic Levels: 1  
                                                                                   Logic: 0.289ns(48.983%), Route: 0.301ns(51.017%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.508       5.984         ntclkbufg_0      
 CLMS_66_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[3]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.231                          
 clock uncertainty                                       0.000       5.231                          

 Removal time                                            0.000       5.231                          

 Data required time                                                  5.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.231                          
 Data arrival time                                                  -5.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.984
  Launch Clock Delay      :  5.214
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.321       5.214         ntclkbufg_0      
 CLMA_66_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_66_4/Q0                      tco                   0.197       5.411 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       0.301       5.712         u_ipsl_hmic_h_top/global_reset_n
 CLMS_66_9/RSCO                    td                    0.092       5.804 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.804         _N1232           
 CLMS_66_13/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv/RS

 Data arrival time                                                   5.804         Logic Levels: 1  
                                                                                   Logic: 0.289ns(48.983%), Route: 0.301ns(51.017%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.508       5.984         ntclkbufg_0      
 CLMS_66_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.231                          
 clock uncertainty                                       0.000       5.231                          

 Removal time                                            0.000       5.231                          

 Data required time                                                  5.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.231                          
 Data arrival time                                                  -5.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.984
  Launch Clock Delay      :  5.214
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.321       5.214         ntclkbufg_0      
 CLMA_66_4/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_66_4/Q0                      tco                   0.197       5.411 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=86)       0.301       5.712         u_ipsl_hmic_h_top/global_reset_n
 CLMS_66_9/RSCO                    td                    0.092       5.804 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.804         _N1232           
 CLMS_66_13/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/RS

 Data arrival time                                                   5.804         Logic Levels: 1  
                                                                                   Logic: 0.289ns(48.983%), Route: 0.301ns(51.017%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.508       5.984         ntclkbufg_0      
 CLMS_66_13/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.231                          
 clock uncertainty                                       0.000       5.231                          

 Removal time                                            0.000       5.231                          

 Data required time                                                  5.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.231                          
 Data arrival time                                                  -5.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.474       5.950         ntclkbufg_0      
 CLMA_26_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_36/Q3                     tco                   0.206       6.156 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=59)       4.783      10.939         nt_ddr_init_done 
 IOL_151_330/DO                    td                    0.081      11.020 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.020         ddr_init_done_obuf/ntO
 IOBD_152_330/PAD                  td                    1.972      12.992 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.088      13.080         ddr_init_done    
 B13                                                                       f       ddr_init_done (port)

 Data arrival time                                                  13.080         Logic Levels: 2  
                                                                                   Logic: 2.259ns(31.683%), Route: 4.871ns(68.317%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.499       5.975         ntclkbufg_0      
 CLMA_66_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_66_20/Q3                     tco                   0.206       6.181 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.406       7.587         nt_ddrphy_rst_done
 IOL_151_17/DO                     td                    0.081       7.668 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.668         ddrphy_rst_done_obuf/ntO
 IOBS_152_17/PAD                   td                    1.972       9.640 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.053       9.693         ddrphy_rst_done  
 R15                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                   9.693         Logic Levels: 2  
                                                                                   Logic: 2.259ns(60.758%), Route: 1.459ns(39.242%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : ISP/uart_test/tx_cnt3[2]/opit_0_L5Q/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=2003)     2.920       4.105         nt_rst_n         
 CLMA_126_368/Y0                   td                    0.225       4.330 f       ISP/uart_test/N3679_2/gateop_perm/Z
                                   net (fanout=19)       3.488       7.818         ISP/uart_test/N3789
 CLMA_26_360/RS                                                            f       ISP/uart_test/tx_cnt3[2]/opit_0_L5Q/RS

 Data arrival time                                                   7.818         Logic Levels: 3  
                                                                                   Logic: 1.265ns(16.181%), Route: 6.553ns(83.819%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 15.000 sec
Action report_timing: CPU time elapsed is 13.766 sec
Current time: Thu Jul 21 20:47:40 2022
Action report_timing: Peak memory pool usage is 626,294,784 bytes
Report timing is finished successfully.
