============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 14 2023  03:29:05 pm
  Module:                 TOP
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

path   1:

         Pin                    Type        Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
(clock func_clk)            launch                                       0 R             
(TOP.sdc_line_20_9_1)       ext delay                         +500     500 R             
H[0]                   (u)  in port              4  5.6    0    +0     500 R             
shifter_inst/H[0] 
  mux_O_8_8_g4/sel0                                             +0     500               
  mux_O_8_8_g4/z       (u)  unmapped_bmux6       1  3.9    0   +73     573 R             
shifter_inst/O[0] 
O[0]                        out port                            +0     573 R             
(TOP.sdc_line_23_12_1)      ext delay                         +500    1073 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)            capture                                  10000 R             
-----------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    8927ps 
Start-point  : H[0]
End-point    : O[0]

(u) : Net has unmapped pin(s).

path   2:

         Pin                    Type        Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
(clock func_clk)            launch                                       0 R             
(TOP.sdc_line_20_9_1)       ext delay                         +500     500 R             
H[0]                   (u)  in port              4  5.6    0    +0     500 R             
shifter_inst/H[0] 
  mux_O_8_8_g3/sel0                                             +0     500               
  mux_O_8_8_g3/z       (u)  unmapped_bmux6       1  3.9    0   +73     573 R             
shifter_inst/O[1] 
O[1]                        out port                            +0     573 R             
(TOP.sdc_line_23_11_1)      ext delay                         +500    1073 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)            capture                                  10000 R             
-----------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    8927ps 
Start-point  : H[0]
End-point    : O[1]

(u) : Net has unmapped pin(s).

path   3:

         Pin                    Type        Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
(clock func_clk)            launch                                       0 R             
(TOP.sdc_line_20_9_1)       ext delay                         +500     500 R             
H[0]                   (u)  in port              4  5.6    0    +0     500 R             
shifter_inst/H[0] 
  mux_O_8_8_g2/sel0                                             +0     500               
  mux_O_8_8_g2/z       (u)  unmapped_bmux6       1  3.9    0   +73     573 R             
shifter_inst/O[2] 
O[2]                        out port                            +0     573 R             
(TOP.sdc_line_23_10_1)      ext delay                         +500    1073 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)            capture                                  10000 R             
-----------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    8927ps 
Start-point  : H[0]
End-point    : O[2]

(u) : Net has unmapped pin(s).

path   4:

        Pin                    Type        Fanout Load Slew Delay Arrival   Location    
                                                  (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------
(clock func_clk)           launch                                       0 R             
(TOP.sdc_line_20_9_1)      ext delay                         +500     500 R             
H[0]                  (u)  in port              4  5.6    0    +0     500 R             
shifter_inst/H[0] 
  mux_O_8_8_g1/sel0                                            +0     500               
  mux_O_8_8_g1/z      (u)  unmapped_bmux6       1  3.9    0   +73     573 R             
shifter_inst/O[3] 
O[3]                       out port                            +0     573 R             
(TOP.sdc_line_23)          ext delay                         +500    1073 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)           capture                                  10000 R             
----------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    8927ps 
Start-point  : H[0]
End-point    : O[3]

(u) : Net has unmapped pin(s).

path   5:

        Pin                    Type         Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
(clock func_clk)           launch                                        0 R             
(TOP.sdc_line_17_4_1)      ext delay                          +500     500 F             
B[2]                  (u)  in port              10 12.0    0    +0     500 F             
alu_inst/B[2] 
  g374/in_0                                                     +0     500               
  g374/z              (u)  unmapped_not          6  8.4    0   +30     530 R             
  g301/in_1                                                     +0     530               
  g301/z              (u)  unmapped_xor2         4  5.6    0   +54     584 R             
  g401/in_1                                                     +0     584               
  g401/z              (u)  unmapped_xor2         1  1.2    0   +44     629 F             
  g18/in_0                                                      +0     629               
  g18/z               (u)  unmapped_not          2  2.8    0   +19     647 R             
  g409/in_1                                                     +0     647               
  g409/z              (u)  unmapped_nor2         1  1.2    0   +22     669 F             
  g416/in_0                                                     +0     669               
  g416/z              (u)  unmapped_not          2  2.8    0   +19     688 R             
  g417/in_1                                                     +0     688               
  g417/z              (u)  unmapped_nand2        1  1.2    0   +22     710 F             
  g418/in_1                                                     +0     710               
  g418/z              (u)  unmapped_nand2        1  1.4    0   +22     732 R             
  g33/in_0                                                      +0     732               
  g33/z               (u)  unmapped_xnor2        1  1.4    0   +44     776 R             
  mux_F_16_3_g5/data2                                           +0     776               
  mux_F_16_3_g5/z     (u)  unmapped_mux24        1  1.4    0   +97     873 R             
  F_reg[3]/d               unmapped_d_flop                      +0     873               
  F_reg[3]/clk             setup                           0   +37     910 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)           capture                                   10000 R             
-----------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    9090ps 
Start-point  : B[2]
End-point    : alu_inst/F_reg[3]/d

(u) : Net has unmapped pin(s).

path   6:

         Pin                    Type         Fanout Load Slew Delay Arrival   Location    
                                                    (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------
(clock func_clk)            launch                                        0 R             
(TOP.sdc_line_17_4_1)       ext delay                          +500     500 F             
B[2]                   (u)  in port              10 12.0    0    +0     500 F             
alu_inst/B[2] 
  g374/in_0                                                      +0     500               
  g374/z               (u)  unmapped_not          6  8.4    0   +30     530 R             
  g301/in_1                                                      +0     530               
  g301/z               (u)  unmapped_xor2         4  5.6    0   +54     584 R             
  g401/in_1                                                      +0     584               
  g401/z               (u)  unmapped_xor2         1  1.4    0   +44     629 R             
  g18/in_0                                                       +0     629               
  g18/z                (u)  unmapped_not          2  2.4    0   +19     647 F             
  g409/in_1                                                      +0     647               
  g409/z               (u)  unmapped_nor2         1  1.4    0   +22     669 R             
  g416/in_0                                                      +0     669               
  g416/z               (u)  unmapped_not          2  2.4    0   +19     688 F             
  g421/in_0                                                      +0     688               
  g421/z               (u)  unmapped_nand2        1  1.4    0   +22     710 R             
  g422/in_1                                                      +0     710               
  g422/z               (u)  unmapped_xnor2        1  1.4    0   +44     754 R             
  mux_F_16_3_g18/data2                                           +0     754               
  mux_F_16_3_g18/z     (u)  unmapped_mux24        1  1.4    0   +97     851 R             
  F_reg[2]/d                unmapped_d_flop                      +0     851               
  F_reg[2]/clk              setup                           0   +37     888 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)            capture                                   10000 R             
------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    9112ps 
Start-point  : B[2]
End-point    : alu_inst/F_reg[2]/d

(u) : Net has unmapped pin(s).

path   7:

        Pin                    Type         Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
(clock func_clk)           launch                                        0 R             
(TOP.sdc_line_16_3_1)      ext delay                          +500     500 R             
A[0]                  (u)  in port              16 22.4    0    +0     500 R             
alu_inst/A[0] 
  csa_tree_gte_45_15_groupi/in_0[0] 
    g4/in_1                                                     +0     500               
    g4/z              (u)  unmapped_nand2        1  1.2    0   +22     522 F             
    g5/in_2                                                     +0     522               
    g5/z              (u)  unmapped_nand3        1  1.4    0   +34     556 R             
    g24/in_0                                                    +0     556               
    g24/z             (u)  unmapped_nand2        1  1.2    0   +22     578 F             
    g25/in_0                                                    +0     578               
    g25/z             (u)  unmapped_nand2        1  1.4    0   +22     600 R             
    g26/in_1                                                    +0     600               
    g26/z             (u)  unmapped_nand2        1  1.2    0   +22     622 F             
    g27/in_1                                                    +0     622               
    g27/z             (u)  unmapped_nand2        1  1.4    0   +22     644 R             
    g35/in_0                                                    +0     644               
    g35/z             (u)  unmapped_not          1  1.2    0   +15     658 F             
  csa_tree_gte_45_15_groupi/out_0 
  g259/in_0                                                     +0     658               
  g259/z              (u)  unmapped_nor2         1  1.4    0   +22     680 R             
  g260/in_0                                                     +0     680               
  g260/z              (u)  unmapped_not          1  1.2    0   +15     695 F             
  g261/in_2                                                     +0     695               
  g261/z              (u)  unmapped_nand4        1  1.4    0   +48     744 R             
  g262/in_0                                                     +0     744               
  g262/z              (u)  unmapped_not          1  1.2    0   +15     758 F             
  g271/in_0                                                     +0     758               
  g271/z              (u)  unmapped_nand4        1  1.4    0   +48     807 R             
  Cout_reg/d               unmapped_d_flop                      +0     807               
  Cout_reg/clk             setup                           0   +37     844 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)           capture                                   10000 R             
-----------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    9156ps 
Start-point  : A[0]
End-point    : alu_inst/Cout_reg/d

(u) : Net has unmapped pin(s).

path   8:

         Pin                    Type         Fanout Load Slew Delay Arrival   Location    
                                                    (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------
(clock func_clk)            launch                                        0 R             
(TOP.sdc_line_17_5_1)       ext delay                          +500     500 F             
B[1]                   (u)  in port              10 12.0    0    +0     500 F             
alu_inst/B[1] 
  g375/in_0                                                      +0     500               
  g375/z               (u)  unmapped_not          6  8.4    0   +30     530 R             
  g299/in_1                                                      +0     530               
  g299/z               (u)  unmapped_xor2         4  4.8    0   +54     584 F             
  g332/in_1                                                      +0     584               
  g332/z               (u)  unmapped_nor2         1  1.4    0   +22     606 R             
  g338/in_0                                                      +0     606               
  g338/z               (u)  unmapped_not          2  2.4    0   +19     625 F             
  g344/in_0                                                      +0     625               
  g344/z               (u)  unmapped_nand2        1  1.4    0   +22     647 R             
  g345/in_1                                                      +0     647               
  g345/z               (u)  unmapped_xnor2        1  1.4    0   +44     691 R             
  mux_F_16_3_g19/data6                                           +0     691               
  mux_F_16_3_g19/z     (u)  unmapped_mux24        1  1.4    0   +97     788 R             
  F_reg[1]/d                unmapped_d_flop                      +0     788               
  F_reg[1]/clk              setup                           0   +37     825 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock func_clk)            capture                                   10000 R             
------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    9175ps 
Start-point  : B[1]
End-point    : alu_inst/F_reg[1]/d

(u) : Net has unmapped pin(s).

path   9:

        Pin                    Type         Fanout Load Slew Delay Arrival   Location    
                                                   (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------
(clock func_clk)           launch                                        0 R             
(TOP.sdc_line_18_7_1)      ext delay                          +500     500 R             
S[1]                  (u)  in port               2  2.8    0    +0     500 R             
alu_inst/S[1] 
  g226/in_0                                                     +0     500               
  g226/z              (u)  unmapped_not          4  4.8    0   +25     525 F             
  g263/in_0                                                     +0     525               
  g263/z              (u)  unmapped_nor2         1  1.4    0   +22     547 R             
  g264/in_0                                                     +0     547               
  g264/z              (u)  unmapped_not          5  6.0    0   +27     574 F             
  g285/in_1                                                     +0     574               
  g285/z              (u)  unmapped_nor3         1  1.4    0   +34     608 R             
  g286/in_0                                                     +0     608               
  g286/z              (u)  unmapped_not          1  1.2    0   +15     622 F             
  g289/in_1                                                     +0     622               
  g289/z              (u)  unmapped_nand2        4  5.6    0   +32     654 R             
  mux_F_16_3_g20/sel0                                           +0     654               
  mux_F_16_3_g20/z    (u)  unmapped_mux24        1  1.4    0   +97     752 R             
  F_reg[0]/d               unmapped_d_flop                      +0     752               
  F_reg[0]/clk             setup                           0   +37     788 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)           capture                                   10000 R             
-----------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    9212ps 
Start-point  : S[1]
End-point    : alu_inst/F_reg[0]/d

(u) : Net has unmapped pin(s).

path  10:

      Pin                  Type         Fanout Load Slew Delay Arrival   Location    
                                               (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------
(clock func_clk)       launch                                        0 R             
alu_inst
  Cout_reg/clk                                         0             0 R             
  Cout_reg/q      (u)  unmapped_d_flop       1  3.9    0   +76      76 R             
alu_inst/Cout 
Cout                   out port                             +0      76 R             
(TOP.sdc_line_22)      ext delay                          +500     576 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock func_clk)       capture                                   10000 R             
-------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    9424ps 
Start-point  : alu_inst/Cout_reg/clk
End-point    : Cout

(u) : Net has unmapped pin(s).

path  11:

     Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------
reset           (a)  in port               5  0.0    0    +0       0 R             
alu_inst/reset 
  F_reg[3]/aclr      unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[3]/aclr

(a) : Net has asynchronous load pins which are being considered ideal.

path  12:

                   Pin                                  Type         Fanout Load Slew Delay Arrival   Location    
                                                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------------
(clock func_clk)                                    launch                                        0 R             
(create_clock_delay_domain_1_func_clk_R_0)          ext delay                            +0       0 R             
clk                                        (i) (u)  in port               5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[3]/clk                                      unmapped_d_flop                      +0       0               
------------------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[3]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  13:

     Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------
reset           (a)  in port               5  0.0    0    +0       0 R             
alu_inst/reset 
  F_reg[2]/aclr      unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[2]/aclr

(a) : Net has asynchronous load pins which are being considered ideal.

path  14:

                   Pin                                  Type         Fanout Load Slew Delay Arrival   Location    
                                                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------------
(clock func_clk)                                    launch                                        0 R             
(create_clock_delay_domain_1_func_clk_R_0)          ext delay                            +0       0 R             
clk                                        (i) (u)  in port               5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[2]/clk                                      unmapped_d_flop                      +0       0               
------------------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[2]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  15:

     Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------
reset           (a)  in port               5  0.0    0    +0       0 R             
alu_inst/reset 
  F_reg[1]/aclr      unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[1]/aclr

(a) : Net has asynchronous load pins which are being considered ideal.

path  16:

                   Pin                                  Type         Fanout Load Slew Delay Arrival   Location    
                                                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------------
(clock func_clk)                                    launch                                        0 R             
(create_clock_delay_domain_1_func_clk_R_0)          ext delay                            +0       0 R             
clk                                        (i) (u)  in port               5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[1]/clk                                      unmapped_d_flop                      +0       0               
------------------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[1]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  17:

     Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------
reset           (a)  in port               5  0.0    0    +0       0 R             
alu_inst/reset 
  F_reg[0]/aclr      unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/F_reg[0]/aclr

(a) : Net has asynchronous load pins which are being considered ideal.

path  18:

                   Pin                                  Type         Fanout Load Slew Delay Arrival   Location    
                                                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------------
(clock func_clk)                                    launch                                        0 R             
(create_clock_delay_domain_1_func_clk_R_0)          ext delay                            +0       0 R             
clk                                        (i) (u)  in port               5  0.0    0    +0       0 R             
alu_inst/clk (i)
  F_reg[0]/clk                                      unmapped_d_flop                      +0       0               
------------------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/F_reg[0]/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

path  19:

     Pin                 Type         Fanout Load Slew Delay Arrival   Location    
                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------
reset           (a)  in port               5  0.0    0    +0       0 R             
alu_inst/reset 
  Cout_reg/aclr      unmapped_d_flop                      +0       0               
-----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : reset
End-point    : alu_inst/Cout_reg/aclr

(a) : Net has asynchronous load pins which are being considered ideal.

path  20:

                   Pin                                  Type         Fanout Load Slew Delay Arrival   Location    
                                                                            (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------------------
(clock func_clk)                                    launch                                        0 R             
(create_clock_delay_domain_1_func_clk_R_0)          ext delay                            +0       0 R             
clk                                        (i) (u)  in port               5  0.0    0    +0       0 R             
alu_inst/clk (i)
  Cout_reg/clk                                      unmapped_d_flop                      +0       0               
------------------------------------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : clk
End-point    : alu_inst/Cout_reg/clk

(u) : Net has unmapped pin(s).
(i) : Net is ideal.
