<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 329</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:8px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:18px;font-family:Times;color:#000000;}
	.ft06{font-size:16px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page329-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a329.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:775px;white-space:nowrap" class="ft00">Vol. 1&#160;14-1</p>
<p style="position:absolute;top:96px;left:699px;white-space:nowrap" class="ft01">CHAPTER 14</p>
<p style="position:absolute;top:120px;left:376px;white-space:nowrap" class="ft01">PROGRAMMING WITH AVX, FMA&#160;AND AVX2</p>
<p style="position:absolute;top:190px;left:68px;white-space:nowrap" class="ft02">Intel</p>
<p style="position:absolute;top:188px;left:99px;white-space:nowrap" class="ft03">®</p>
<p style="position:absolute;top:190px;left:110px;white-space:nowrap" class="ft02">&#160;Advanced Vector Extensions&#160;(Intel</p>
<p style="position:absolute;top:188px;left:346px;white-space:nowrap" class="ft03">®&#160;</p>
<p style="position:absolute;top:190px;left:360px;white-space:nowrap" class="ft02">AVX) introduces&#160;256-bit&#160;vector&#160;processing capability.&#160;The&#160;Intel AVX&#160;</p>
<p style="position:absolute;top:207px;left:68px;white-space:nowrap" class="ft09">instruction set extends&#160;128-bit SIMD instruction&#160;sets by employing a new instruction&#160;encoding scheme via a vector&#160;<br/>extension prefix (VEX). Intel AVX&#160;also&#160;offers several enhanced&#160;features beyond&#160;those available in prior generations&#160;<br/>of 128-bit SIMD&#160;extensions.&#160;<br/>FMA (Fused Multiply&#160;Add) extensions&#160;enhances&#160;Intel AVX further in&#160;floating-point numeric computations. FMA&#160;<br/>provides&#160;high-throughput, arithmetic&#160;operations cover fused multiply-add, fused multiply-subtract, fused multiply&#160;<br/>add/subtract&#160;interleave, signed-reversed multiply&#160;on&#160;fused multiply-add&#160;and multiply-subtract.&#160;<br/>Intel&#160;AVX2 provides 256-bit integer&#160;SIMD extensions&#160;that&#160;accelerate computation&#160;across integer&#160;and&#160;floating-point&#160;<br/>domains using&#160;256-bit vector registers.<br/>This chapter summarizes the&#160;key features of&#160;Intel&#160;AVX, FMA and&#160;AVX2.</p>
<p style="position:absolute;top:415px;left:68px;white-space:nowrap" class="ft04">14.1&#160;</p>
<p style="position:absolute;top:415px;left:147px;white-space:nowrap" class="ft04">INTEL AVX OVERVIEW</p>
<p style="position:absolute;top:451px;left:68px;white-space:nowrap" class="ft02">Intel&#160;AVX introduces&#160;the following architectural enhancements:</p>
<p style="position:absolute;top:473px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:474px;left:93px;white-space:nowrap" class="ft02">Support&#160;for 256-bit&#160;wide vectors with the&#160;YMM&#160;vector register set.&#160;</p>
<p style="position:absolute;top:496px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:496px;left:93px;white-space:nowrap" class="ft07">256-bit&#160;floating-point instruction set enhancement&#160;with&#160;up to 2X&#160;performance gain relative&#160;to&#160;128-bit&#160;<br/>Streaming SIMD&#160;extensions.</p>
<p style="position:absolute;top:535px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:535px;left:93px;white-space:nowrap" class="ft07">Enhancement of&#160;legacy 128-bit SIMD&#160;instruction&#160;extensions to&#160;support&#160;three-operand syntax and&#160;to simplify&#160;<br/>compiler vectorization of high-level language expressions.</p>
<p style="position:absolute;top:574px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:574px;left:93px;white-space:nowrap" class="ft07">VEX prefix-encoded instruction syntax&#160;support&#160;for&#160;generalized&#160;three-operand syntax&#160;to improve instruction&#160;<br/>programming&#160;flexibility and&#160;efficient encoding of new&#160;instruction&#160;extensions.</p>
<p style="position:absolute;top:613px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:613px;left:93px;white-space:nowrap" class="ft07">Most VEX-encoded&#160;128-bit and 256-bit&#160;AVX instructions (with both&#160;load&#160;and computational operation&#160;<br/>semantics) are&#160;not restricted&#160;to&#160;16-byte&#160;or 32-byte memory alignment.&#160;</p>
<p style="position:absolute;top:652px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:652px;left:93px;white-space:nowrap" class="ft02">Support flexible deployment of 256-bit&#160;AVX&#160;code, 128-bit AVX&#160;code,&#160;legacy 128-bit code&#160;and&#160;scalar code.</p>
<p style="position:absolute;top:676px;left:68px;white-space:nowrap" class="ft07">With the&#160;exception of SIMD&#160;instructions operating&#160;on&#160;MMX registers,&#160;almost all&#160;legacy&#160;128-bit SIMD&#160;instructions&#160;<br/>have&#160;AVX equivalents&#160;that support three operand syntax.&#160;256-bit AVX instructions employ&#160;three-operand syntax&#160;<br/>and&#160;some with 4-operand&#160;syntax.&#160;</p>
<p style="position:absolute;top:760px;left:68px;white-space:nowrap" class="ft06">14.1.1&#160;</p>
<p style="position:absolute;top:760px;left:148px;white-space:nowrap" class="ft06">256-Bit Wide SIMD Register Support</p>
<p style="position:absolute;top:789px;left:68px;white-space:nowrap" class="ft07">Intel&#160;AVX&#160;introduces support for 256-bit&#160;wide SIMD&#160;registers&#160;(YMM0-YMM7&#160;in&#160;operating&#160;modes that&#160;are 32-bit&#160;or&#160;<br/>less,&#160;YMM0-YMM15 in&#160;64-bit mode).&#160;The&#160;lower 128-bits of the&#160;YMM&#160;registers are&#160;aliased&#160;to&#160;the&#160;respective&#160;128-bit&#160;<br/>XMM registers.&#160;<br/>Legacy SSE instructions (i.e. SIMD&#160;instructions operating on&#160;XMM state&#160;but&#160;not using the VEX&#160;prefix, also referred&#160;<br/>to&#160;non-VEX&#160;encoded SIMD instructions) will not access the&#160;upper bits beyond&#160;bit 128&#160;of&#160;the YMM registers. AVX&#160;<br/>instructions with a&#160;VEX&#160;prefix and vector length&#160;of&#160;128-bits&#160;zeroes the&#160;upper bits&#160;(above&#160;bit 128) of the&#160;YMM&#160;<br/>register.&#160;</p>
</div>
</body>
</html>
