

================================================================
== Synthesis Summary Report of 'RNI'
================================================================
+ General Information: 
    * Date:           Mon Mar 18 20:33:26 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        B_RNI_HLS
    * Solution:       RNI (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |                       Modules                      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |                       & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ RNI                                               |     -|  0.74|        -|          -|         -|        -|     -|        no|  2 (~0%)|  1 (~0%)|  785 (~0%)|  1538 (2%)|    -|
    | o VITIS_LOOP_23_1                                  |     -|  7.30|        -|          -|    268979|        -|     -|        no|        -|        -|          -|          -|    -|
    |  + RNI_Pipeline_VITIS_LOOP_29_2                    |     -|  2.56|        6|     60.000|         -|        6|     -|        no|        -|        -|   37 (~0%)|  104 (~0%)|    -|
    |   o VITIS_LOOP_29_2                                |     -|  7.30|        4|     40.000|         1|        1|     4|       yes|        -|        -|          -|          -|    -|
    |  + inner_layer                                     |     -|  0.74|   132351|  1.324e+06|         -|   132351|     -|        no|  1 (~0%)|        -|  396 (~0%)|   692 (1%)|    -|
    |   + inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP  |     -|  3.15|      257|  2.570e+03|         -|      257|     -|        no|        -|        -|    8 (~0%)|   55 (~0%)|    -|
    |    o NEURONS_STATE_RESET_LOOP                      |     -|  7.30|      255|  2.550e+03|         1|        1|   255|       yes|        -|        -|          -|          -|    -|
    |   o NEURONS_LOOP                                   |     -|  7.30|   132090|  1.321e+06|       518|        -|   255|        no|        -|        -|          -|          -|    -|
    |    + inner_layer_Pipeline_WEIGHTS_LOOP             |     -|  0.74|      513|  5.130e+03|         -|      513|     -|        no|  1 (~0%)|        -|  227 (~0%)|  255 (~0%)|    -|
    |     o WEIGHTS_LOOP                                 |    II|  7.30|      511|  5.110e+03|         4|        2|   255|       yes|        -|        -|          -|          -|    -|
    |  + RNI_Pipeline_RESET_LOOP                         |     -|  3.15|        6|     60.000|         -|        6|     -|        no|        -|        -|    8 (~0%)|   55 (~0%)|    -|
    |   o RESET_LOOP                                     |     -|  7.30|        4|     40.000|         1|        1|     4|       yes|        -|        -|          -|          -|    -|
    |  o NEURONS_LOOP                                    |     -|  7.30|     4256|  4.256e+04|       266|        -|    16|        no|        -|        -|          -|          -|    -|
    |   + RNI_Pipeline_WEIGHTS_LOOP                      |     -|  2.19|      260|  2.600e+03|         -|      260|     -|        no|        -|  1 (~0%)|  156 (~0%)|  250 (~0%)|    -|
    |    o WEIGHTS_LOOP                                  |     -|  7.30|      258|  2.580e+03|         5|        1|   255|       yes|        -|        -|          -|          -|    -|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+---------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface     | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+---------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| input_stream  | in        | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| output_stream | out       | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
+---------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+--------------------------------------------+
| Argument      | Direction | Datatype                                   |
+---------------+-----------+--------------------------------------------+
| input_stream  | in        | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| output_stream | out       | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
+---------------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+
| Argument      | HW Interface  | HW Type   |
+---------------+---------------+-----------+
| input_stream  | input_stream  | interface |
| output_stream | output_stream | interface |
+---------------+---------------+-----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                              | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + RNI                                             | 1   |        |             |     |        |         |
|   add_ln54_fu_377_p2                              | -   |        | add_ln54    | add | fabric | 0       |
|   add_i_i67_i_fu_397_p2                           | -   |        | add_i_i67_i | add | fabric | 0       |
|  + RNI_Pipeline_VITIS_LOOP_29_2                   | 0   |        |             |     |        |         |
|    add_ln29_fu_166_p2                             | -   |        | add_ln29    | add | fabric | 0       |
|  + inner_layer                                    | 0   |        |             |     |        |         |
|    add_i_i209_fu_178_p2                           | -   |        | add_i_i209  | add | fabric | 0       |
|    add_i_i178_fu_226_p2                           | -   |        | add_i_i178  | add | fabric | 0       |
|    add_ln71_fu_248_p2                             | -   |        | add_ln71    | add | fabric | 0       |
|   + inner_layer_Pipeline_WEIGHTS_LOOP             | 0   |        |             |     |        |         |
|     NEURONS_MEMBRANE_d0                           | -   |        | temp        | add | fabric | 0       |
|     add_ln73_fu_160_p2                            | -   |        | add_ln73    | add | fabric | 0       |
|   + inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP | 0   |        |             |     |        |         |
|     add_ln89_fu_83_p2                             | -   |        | add_ln89    | add | fabric | 0       |
|  + RNI_Pipeline_WEIGHTS_LOOP                      | 1   |        |             |     |        |         |
|    mac_muladd_8s_8s_8ns_8_4_1_U11                 | 1   |        | mul_ln58    | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U11                 | 1   |        | temp        | add | dsp48  | 3       |
|    add_ln56_fu_153_p2                             | -   |        | add_ln56    | add | fabric | 0       |
|  + RNI_Pipeline_RESET_LOOP                        | 0   |        |             |     |        |         |
|    add_ln116_fu_67_p2                             | -   |        | add_ln116   | add | fabric | 0       |
+---------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------+------+------+--------+------------------+---------+------+---------+
| Name                                  | BRAM | URAM | Pragma | Variable         | Storage | Impl | Latency |
+---------------------------------------+------+------+--------+------------------+---------+------+---------+
| + RNI                                 | 2    | 0    |        |                  |         |      |         |
|   NEURONS_INDEX_U                     | -    | -    |        | NEURONS_INDEX    | rom_np  | auto | 1       |
|   WEIGHTS_INDEX_U                     | -    | -    |        | WEIGHTS_INDEX    | rom_2p  | auto | 1       |
|   NEURONS_MEMBRANE_U                  | -    | -    |        | NEURONS_MEMBRANE | ram_1p  | auto | 1       |
|   WEIGHTS_U                           | 1    | -    |        | WEIGHTS          | rom_1p  | auto | 1       |
|   NEURONS_STATE_U                     | -    | -    |        | NEURONS_STATE    | ram_1p  | auto | 1       |
|  + inner_layer                        | 1    | 0    |        |                  |         |      |         |
|    NEURONS_INDEX_U                    | -    | -    |        | NEURONS_INDEX    | rom_np  | auto | 1       |
|    WEIGHTS_INDEX_U                    | -    | -    |        | WEIGHTS_INDEX    | rom_2p  | auto | 1       |
|   + inner_layer_Pipeline_WEIGHTS_LOOP | 1    | 0    |        |                  |         |      |         |
|     WEIGHTS_U                         | 1    | -    |        | WEIGHTS          | rom_1p  | auto | 1       |
+---------------------------------------+------+------+--------+------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------+------------------------------------------------------+
| Type      | Options                                   | Location                                             |
+-----------+-------------------------------------------+------------------------------------------------------+
| interface | mode=axis port=input_stream               | B_RNI_HLS/apc/src/RNI_2.cpp:18 in rni, input_stream  |
| interface | mode=axis port=output_stream              | B_RNI_HLS/apc/src/RNI_2.cpp:19 in rni, output_stream |
| interface | mode=s_axilite port=return bundle=control | B_RNI_HLS/apc/src/RNI_2.cpp:21 in rni, return        |
+-----------+-------------------------------------------+------------------------------------------------------+


