Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun 27 11:00:45 2024
| Host         : DESKTOP-FFIISC0 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/CNN_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                      Path #1                                                      |
+---------------------------+-------------------------------------------------------------------------------------------------------------------+
| Requirement               | 5.000                                                                                                             |
| Path Delay                | 3.585                                                                                                             |
| Logic Delay               | 3.145(88%)                                                                                                        |
| Net Delay                 | 0.440(12%)                                                                                                        |
| Clock Skew                | -0.051                                                                                                            |
| Slack                     | 1.343                                                                                                             |
| Clock Uncertainty         | 0.035                                                                                                             |
| Clock Relationship        | Safely Timed                                                                                                      |
| Clock Delay Group         | Same Clock                                                                                                        |
| Logic Levels              | 5                                                                                                                 |
| Routes                    | NA                                                                                                                |
| Logical Path              | RAMB36E2/CLKBWRCLK-(49)-DSP_A_B_DATA-(1)-DSP_PREADD_DATA-DSP_MULTIPLIER-DSP_M_DATA-DSP_ALU-DSP_OUTPUT/ALU_OUT[16] |
| Start Point Clock         | ap_clk                                                                                                            |
| End Point Clock           | ap_clk                                                                                                            |
| DSP Block                 | Seq                                                                                                               |
| RAM Registers             | DO_REG(0)-None                                                                                                    |
| IO Crossings              | 0                                                                                                                 |
| SLR Crossings             | 0                                                                                                                 |
| PBlocks                   | 0                                                                                                                 |
| High Fanout               | 49                                                                                                                |
| Dont Touch                | 0                                                                                                                 |
| Mark Debug                | 0                                                                                                                 |
| Start Point Pin Primitive | RAMB36E2/CLKBWRCLK                                                                                                |
| End Point Pin Primitive   | DSP_OUTPUT/ALU_OUT[16]                                                                                            |
| Start Point Pin           | ram0_reg_bram_0/CLKBWRCLK                                                                                         |
| End Point Pin             | DSP_OUTPUT_INST/ALU_OUT[16]                                                                                       |
+---------------------------+-------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+----+----+---+---+---+----+
| End Point Clock | Requirement |  0 |  1  |  3 |  5 | 6 | 7 | 8 |  9 |
+-----------------+-------------+----+-----+----+----+---+---+---+----+
| ap_clk          | 5.000ns     | 65 | 716 | 64 | 96 | 5 | 6 | 8 | 40 |
+-----------------+-------------+----+-----+----+----+---+---+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


