// Seed: 2506863944
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3
    , id_5,
    input id_4
);
  assign id_2 = id_4;
endmodule
