{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651209829702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651209829702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 10:53:49 2022 " "Processing started: Fri Apr 29 10:53:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651209829702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209829702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off backup -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off backup -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209829702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651209829804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651209829804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer16bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer16bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer16bit4to1-mux4to1_select " "Found design unit 1: Multiplexer16bit4to1-mux4to1_select" {  } { { "Multiplexer16bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit4to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834430 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer16bit4to1 " "Found entity 1: Multiplexer16bit4to1" {  } { { "Multiplexer16bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer3bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer3bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer3bit4to1-mux4to1_select " "Found design unit 1: Multiplexer3bit4to1-mux4to1_select" {  } { { "Multiplexer3bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer3bit4to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834430 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer3bit4to1 " "Found entity 1: Multiplexer3bit4to1" {  } { { "Multiplexer3bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer3bit4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer3bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer3bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer3bit2to1-mux2to1_select " "Found design unit 1: Multiplexer3bit2to1-mux2to1_select" {  } { { "Multiplexer3bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer3bit2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834430 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer3bit2to1 " "Found entity 1: Multiplexer3bit2to1" {  } { { "Multiplexer3bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer3bit2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer16bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer16bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer16bit2to1-mux2to1_select " "Found design unit 1: Multiplexer16bit2to1-mux2to1_select" {  } { { "Multiplexer16bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834431 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer16bit2to1 " "Found entity 1: Multiplexer16bit2to1" {  } { { "Multiplexer16bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Multiplexer16bit2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behaviour " "Found design unit 1: RAM-behaviour" {  } { { "RAM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/RAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834431 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BitShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BitShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitShifter-shift " "Found design unit 1: BitShifter-shift" {  } { { "BitShifter.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/BitShifter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834431 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitShifter " "Found entity 1: BitShifter" {  } { { "BitShifter.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/BitShifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demultiplexer1to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Demultiplexer1to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demultiplexer1to8-selection " "Found design unit 1: Demultiplexer1to8-selection" {  } { { "Demultiplexer1to8.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Demultiplexer1to8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834431 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demultiplexer1to8 " "Found entity 1: Demultiplexer1to8" {  } { { "Demultiplexer1to8.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Demultiplexer1to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterBank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-behaviour " "Found design unit 1: RegisterBank-behaviour" {  } { { "RegisterBank.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/RegisterBank.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834432 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/RegisterBank.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/DUT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834432 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/DUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtender9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtender9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender9Bit-extend6Bits " "Found design unit 1: SignExtender9Bit-extend6Bits" {  } { { "SignExtender9.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender9.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834432 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender9Bit " "Found entity 1: SignExtender9Bit" {  } { { "SignExtender9.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834432 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtender6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtender6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender6Bit-extend9Bits " "Found design unit 1: SignExtender6Bit-extend9Bits" {  } { { "SignExtender6.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834433 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender6Bit " "Found entity 1: SignExtender6Bit" {  } { { "SignExtender6.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/SignExtender6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register2Byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register2Byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register2Byte-behaviour " "Found design unit 1: Register2Byte-behaviour" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834433 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register2Byte " "Found entity 1: Register2Byte" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834433 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlagRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlagRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlagRegister-behaviour " "Found design unit 1: FlagRegister-behaviour" {  } { { "FlagRegister.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/FlagRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834434 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlagRegister " "Found entity 1: FlagRegister" {  } { { "FlagRegister.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/FlagRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZeroAppender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ZeroAppender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroAppender-append " "Found design unit 1: ZeroAppender-append" {  } { { "ZeroAppender.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ZeroAppender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834434 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroAppender " "Found entity 1: ZeroAppender" {  } { { "ZeroAppender.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ZeroAppender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-behavioural " "Found design unit 1: Datapath-behavioural" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834435 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651209834435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651209834460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:add_instance " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/DUT.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834461 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Datapath.vhd(203) " "VHDL Process Statement warning at Datapath.vhd(203): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651209834463 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.startup Datapath.vhd(203) " "Inferred latch for \"next_state.startup\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834468 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s15 Datapath.vhd(203) " "Inferred latch for \"next_state.s15\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834468 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s14 Datapath.vhd(203) " "Inferred latch for \"next_state.s14\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834468 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s13 Datapath.vhd(203) " "Inferred latch for \"next_state.s13\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834468 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s12 Datapath.vhd(203) " "Inferred latch for \"next_state.s12\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834468 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s11 Datapath.vhd(203) " "Inferred latch for \"next_state.s11\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834468 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s10 Datapath.vhd(203) " "Inferred latch for \"next_state.s10\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834468 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s9 Datapath.vhd(203) " "Inferred latch for \"next_state.s9\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834469 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s8 Datapath.vhd(203) " "Inferred latch for \"next_state.s8\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834469 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 Datapath.vhd(203) " "Inferred latch for \"next_state.s7\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834469 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 Datapath.vhd(203) " "Inferred latch for \"next_state.s6\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834469 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 Datapath.vhd(203) " "Inferred latch for \"next_state.s5\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834469 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 Datapath.vhd(203) " "Inferred latch for \"next_state.s4\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834469 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 Datapath.vhd(203) " "Inferred latch for \"next_state.s3\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834469 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 Datapath.vhd(203) " "Inferred latch for \"next_state.s2\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834469 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 Datapath.vhd(203) " "Inferred latch for \"next_state.s1\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834469 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 Datapath.vhd(203) " "Inferred latch for \"next_state.s0\" at Datapath.vhd(203)" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834469 "|DUT|Datapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer16bit2to1 Datapath:add_instance\|Multiplexer16bit2to1:alu_b_mux " "Elaborating entity \"Multiplexer16bit2to1\" for hierarchy \"Datapath:add_instance\|Multiplexer16bit2to1:alu_b_mux\"" {  } { { "Datapath.vhd" "alu_b_mux" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:add_instance\|ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"Datapath:add_instance\|ALU:alu_unit\"" {  } { { "Datapath.vhd" "alu_unit" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834480 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(73) " "VHDL Process Statement warning at ALU.vhd(73): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control_out ALU.vhd(73) " "VHDL Process Statement warning at ALU.vhd(73): inferring latch(es) for signal or variable \"control_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[0\] ALU.vhd(73) " "Inferred latch for \"control_out\[0\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[1\] ALU.vhd(73) " "Inferred latch for \"control_out\[1\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.vhd(73) " "Inferred latch for \"C\[0\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.vhd(73) " "Inferred latch for \"C\[1\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.vhd(73) " "Inferred latch for \"C\[2\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.vhd(73) " "Inferred latch for \"C\[3\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.vhd(73) " "Inferred latch for \"C\[4\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.vhd(73) " "Inferred latch for \"C\[5\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.vhd(73) " "Inferred latch for \"C\[6\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.vhd(73) " "Inferred latch for \"C\[7\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.vhd(73) " "Inferred latch for \"C\[8\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.vhd(73) " "Inferred latch for \"C\[9\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.vhd(73) " "Inferred latch for \"C\[10\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.vhd(73) " "Inferred latch for \"C\[11\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.vhd(73) " "Inferred latch for \"C\[12\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.vhd(73) " "Inferred latch for \"C\[13\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.vhd(73) " "Inferred latch for \"C\[14\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.vhd(73) " "Inferred latch for \"C\[15\]\" at ALU.vhd(73)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 "|DUT|Datapath:add_instance|ALU:alu_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagRegister Datapath:add_instance\|FlagRegister:CC " "Elaborating entity \"FlagRegister\" for hierarchy \"Datapath:add_instance\|FlagRegister:CC\"" {  } { { "Datapath.vhd" "CC" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Datapath:add_instance\|RAM:ram_unit " "Elaborating entity \"RAM\" for hierarchy \"Datapath:add_instance\|RAM:ram_unit\"" {  } { { "Datapath.vhd" "ram_unit" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register2Byte Datapath:add_instance\|Register2Byte:T1 " "Elaborating entity \"Register2Byte\" for hierarchy \"Datapath:add_instance\|Register2Byte:T1\"" {  } { { "Datapath.vhd" "T1" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer16bit4to1 Datapath:add_instance\|Multiplexer16bit4to1:t2_mux " "Elaborating entity \"Multiplexer16bit4to1\" for hierarchy \"Datapath:add_instance\|Multiplexer16bit4to1:t2_mux\"" {  } { { "Datapath.vhd" "t2_mux" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer3bit4to1 Datapath:add_instance\|Multiplexer3bit4to1:rf_a1_mux " "Elaborating entity \"Multiplexer3bit4to1\" for hierarchy \"Datapath:add_instance\|Multiplexer3bit4to1:rf_a1_mux\"" {  } { { "Datapath.vhd" "rf_a1_mux" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank Datapath:add_instance\|RegisterBank:RF " "Elaborating entity \"RegisterBank\" for hierarchy \"Datapath:add_instance\|RegisterBank:RF\"" {  } { { "Datapath.vhd" "RF" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demultiplexer1to8 Datapath:add_instance\|RegisterBank:RF\|Demultiplexer1to8:demultiplexer " "Elaborating entity \"Demultiplexer1to8\" for hierarchy \"Datapath:add_instance\|RegisterBank:RF\|Demultiplexer1to8:demultiplexer\"" {  } { { "RegisterBank.vhd" "demultiplexer" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/RegisterBank.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender6Bit Datapath:add_instance\|SignExtender6Bit:SE6 " "Elaborating entity \"SignExtender6Bit\" for hierarchy \"Datapath:add_instance\|SignExtender6Bit:SE6\"" {  } { { "Datapath.vhd" "SE6" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender9Bit Datapath:add_instance\|SignExtender9Bit:SE9 " "Elaborating entity \"SignExtender9Bit\" for hierarchy \"Datapath:add_instance\|SignExtender9Bit:SE9\"" {  } { { "Datapath.vhd" "SE9" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroAppender Datapath:add_instance\|ZeroAppender:ZA " "Elaborating entity \"ZeroAppender\" for hierarchy \"Datapath:add_instance\|ZeroAppender:ZA\"" {  } { { "Datapath.vhd" "ZA" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitShifter Datapath:add_instance\|BitShifter:Shifter " "Elaborating entity \"BitShifter\" for hierarchy \"Datapath:add_instance\|BitShifter:Shifter\"" {  } { { "Datapath.vhd" "Shifter" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209834495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[12\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[11\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[10\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[9\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[8\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[7\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[6\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[5\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[4\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[3\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[2\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[1\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[0\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|control_out\[1\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|control_out\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|control_out\[0\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|control_out\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[14\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[13\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|ALU:alu_unit\|C\[15\] " "LATCH primitive \"Datapath:add_instance\|ALU:alu_unit\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/ALU.vhd" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651209834826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.s8_1296 " "Latch Datapath:add_instance\|next_state.s8_1296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|Register2Byte:IR\|output\[12\] " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|Register2Byte:IR\|output\[12\]" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.s10_1270 " "Latch Datapath:add_instance\|next_state.s10_1270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|Register2Byte:IR\|output\[12\] " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|Register2Byte:IR\|output\[12\]" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.s12_1244 " "Latch Datapath:add_instance\|next_state.s12_1244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|Register2Byte:IR\|output\[12\] " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|Register2Byte:IR\|output\[12\]" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.startup_1195 " "Latch Datapath:add_instance\|next_state.startup_1195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|Register2Byte:IR\|output\[12\] " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|Register2Byte:IR\|output\[12\]" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.s4_1348 " "Latch Datapath:add_instance\|next_state.s4_1348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s12 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s12" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.s0_1400 " "Latch Datapath:add_instance\|next_state.s0_1400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s12 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s12" {  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 188 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.s3_1361 " "Latch Datapath:add_instance\|next_state.s3_1361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|Register2Byte:IR\|output\[14\] " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|Register2Byte:IR\|output\[14\]" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.s6_1322 " "Latch Datapath:add_instance\|next_state.s6_1322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|Register2Byte:IR\|output\[12\] " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|Register2Byte:IR\|output\[12\]" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.s7_1309 " "Latch Datapath:add_instance\|next_state.s7_1309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|Register2Byte:IR\|output\[12\] " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|Register2Byte:IR\|output\[12\]" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.s9_1283 " "Latch Datapath:add_instance\|next_state.s9_1283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|Register2Byte:IR\|output\[12\] " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|Register2Byte:IR\|output\[12\]" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.s11_1257 " "Latch Datapath:add_instance\|next_state.s11_1257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|Register2Byte:IR\|output\[12\] " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|Register2Byte:IR\|output\[12\]" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.s13_1231 " "Latch Datapath:add_instance\|next_state.s13_1231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|Register2Byte:IR\|output\[12\] " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|Register2Byte:IR\|output\[12\]" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.s2_1374 " "Latch Datapath:add_instance\|next_state.s2_1374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|Register2Byte:IR\|output\[12\] " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|Register2Byte:IR\|output\[12\]" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|next_state.s5_1335 " "Latch Datapath:add_instance\|next_state.s5_1335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|Register2Byte:IR\|output\[12\] " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|Register2Byte:IR\|output\[12\]" {  } { { "Register2Byte.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Register2Byte.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651209835910 ""}  } { { "Datapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-1/main/backup/Datapath.vhd" 203 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651209835910 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651209836729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651209838191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651209838191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4601 " "Implemented 4601 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651209838352 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651209838352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4583 " "Implemented 4583 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651209838352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651209838352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651209838359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 10:53:58 2022 " "Processing ended: Fri Apr 29 10:53:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651209838359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651209838359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651209838359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651209838359 ""}
