Metric,Value
design__instance__count, 34
design__instance_unmapped__count, 0
synthesis__check_error__count, 0
clock__max_slew_violation__count__corner:nom_tt_025C_1v80, 0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80, 0
design__max_cap_violation__count__corner:nom_tt_025C_1v80, 0
clock__skew__worst_hold__corner:nom_tt_025C_1v80, 0.001314
clock__skew__worst_setup__corner:nom_tt_025C_1v80, 0.001314
timing__hold__ws__corner:nom_tt_025C_1v80, 0.359004
timing__setup__ws__corner:nom_tt_025C_1v80, 5.618823
timing__hold__tns__corner:nom_tt_025C_1v80, 0.0
timing__setup__tns__corner:nom_tt_025C_1v80, 0.0
timing__hold__wns__corner:nom_tt_025C_1v80, 0.0
timing__setup__wns__corner:nom_tt_025C_1v80, 0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80, 0
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80, 0
timing__setup_vio__count__corner:nom_tt_025C_1v80, 0
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80, 0
clock__max_slew_violation__count, 0
design__max_fanout_violation__count, 0
design__max_cap_violation__count, 0
clock__skew__worst_hold, 0.000804
clock__skew__worst_setup, 0.000804
timing__hold__ws, 0.125654
timing__setup__ws, 3.493773
timing__hold__tns, 0.0
timing__setup__tns, 0.0
timing__hold__wns, 0.0
timing__setup__wns, 0.0
timing__hold_vio__count, 0
timing__hold_r2r_vio__count, 0
timing__setup_vio__count, 0
timing__setup_r2r_vio__count, 0
design__die__bbox, 0.0 0.0 50.0 40.0
design__core__bbox, 5.52 10.88 44.16 27.2
design__instance__displacement__total, 0
design__instance__displacement__mean, 0
design__instance__displacement__max, 0
route__wirelength__estimated, 1025.81
design__violations, 0
design__instance__count__setup_buffer, 0
design__instance__count__hold_buffer, 0
antenna__violating__nets, 0
antenna__violating__pins, 0
antenna__count, 0
route__net, 70
route__net__special, 2
route__drc_errors__iter:1, 4
route__wirelength__iter:1, 961
route__drc_errors__iter:2, 3
route__wirelength__iter:2, 961
route__drc_errors__iter:3, 14
route__wirelength__iter:3, 965
route__drc_errors__iter:4, 0
route__wirelength__iter:4, 974
route__drc_errors, 0
route__wirelength, 974
route__vias, 310
route__vias__singlecut, 310
route__vias__multicut, 0
design__disconnected_pins__count, 0
route__wirelength__max, 32.18
clock__max_slew_violation__count__corner:nom_ss_100C_1v60, 0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60, 0
design__max_cap_violation__count__corner:nom_ss_100C_1v60, 0
clock__skew__worst_hold__corner:nom_ss_100C_1v60, 0.002088
clock__skew__worst_setup__corner:nom_ss_100C_1v60, 0.002088
timing__hold__ws__corner:nom_ss_100C_1v60, 0.971479
timing__setup__ws__corner:nom_ss_100C_1v60, 3.571862
timing__hold__tns__corner:nom_ss_100C_1v60, 0.0
timing__setup__tns__corner:nom_ss_100C_1v60, 0.0
timing__hold__wns__corner:nom_ss_100C_1v60, 0.0
timing__setup__wns__corner:nom_ss_100C_1v60, 0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60, 0
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60, 0
timing__setup_vio__count__corner:nom_ss_100C_1v60, 0
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60, 0
clock__max_slew_violation__count__corner:nom_ff_n40C_1v95, 0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95, 0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95, 0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95, 0.000935
clock__skew__worst_setup__corner:nom_ff_n40C_1v95, 0.000935
timing__hold__ws__corner:nom_ff_n40C_1v95, 0.130841
timing__setup__ws__corner:nom_ff_n40C_1v95, 6.45217
timing__hold__tns__corner:nom_ff_n40C_1v95, 0.0
timing__setup__tns__corner:nom_ff_n40C_1v95, 0.0
timing__hold__wns__corner:nom_ff_n40C_1v95, 0.0
timing__setup__wns__corner:nom_ff_n40C_1v95, 0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95, 0
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95, 0
timing__setup_vio__count__corner:nom_ff_n40C_1v95, 0
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95, 0
clock__max_slew_violation__count__corner:min_tt_025C_1v80, 0
design__max_fanout_violation__count__corner:min_tt_025C_1v80, 0
design__max_cap_violation__count__corner:min_tt_025C_1v80, 0
clock__skew__worst_hold__corner:min_tt_025C_1v80, 0.001131
clock__skew__worst_setup__corner:min_tt_025C_1v80, 0.001131
timing__hold__ws__corner:min_tt_025C_1v80, 0.351136
timing__setup__ws__corner:min_tt_025C_1v80, 5.670675
timing__hold__tns__corner:min_tt_025C_1v80, 0.0
timing__setup__tns__corner:min_tt_025C_1v80, 0.0
timing__hold__wns__corner:min_tt_025C_1v80, 0.0
timing__setup__wns__corner:min_tt_025C_1v80, 0.0
timing__hold_vio__count__corner:min_tt_025C_1v80, 0
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80, 0
timing__setup_vio__count__corner:min_tt_025C_1v80, 0
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80, 0
clock__max_slew_violation__count__corner:min_ss_100C_1v60, 0
design__max_fanout_violation__count__corner:min_ss_100C_1v60, 0
design__max_cap_violation__count__corner:min_ss_100C_1v60, 0
clock__skew__worst_hold__corner:min_ss_100C_1v60, 0.001798
clock__skew__worst_setup__corner:min_ss_100C_1v60, 0.001798
timing__hold__ws__corner:min_ss_100C_1v60, 0.956125
timing__setup__ws__corner:min_ss_100C_1v60, 3.664824
timing__hold__tns__corner:min_ss_100C_1v60, 0.0
timing__setup__tns__corner:min_ss_100C_1v60, 0.0
timing__hold__wns__corner:min_ss_100C_1v60, 0.0
timing__setup__wns__corner:min_ss_100C_1v60, 0.0
timing__hold_vio__count__corner:min_ss_100C_1v60, 0
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60, 0
timing__setup_vio__count__corner:min_ss_100C_1v60, 0
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60, 0
clock__max_slew_violation__count__corner:min_ff_n40C_1v95, 0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95, 0
design__max_cap_violation__count__corner:min_ff_n40C_1v95, 0
clock__skew__worst_hold__corner:min_ff_n40C_1v95, 0.000804
clock__skew__worst_setup__corner:min_ff_n40C_1v95, 0.000804
timing__hold__ws__corner:min_ff_n40C_1v95, 0.125654
timing__setup__ws__corner:min_ff_n40C_1v95, 6.486065
timing__hold__tns__corner:min_ff_n40C_1v95, 0.0
timing__setup__tns__corner:min_ff_n40C_1v95, 0.0
timing__hold__wns__corner:min_ff_n40C_1v95, 0.0
timing__setup__wns__corner:min_ff_n40C_1v95, 0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95, 0
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95, 0
timing__setup_vio__count__corner:min_ff_n40C_1v95, 0
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95, 0
clock__max_slew_violation__count__corner:max_tt_025C_1v80, 0
design__max_fanout_violation__count__corner:max_tt_025C_1v80, 0
design__max_cap_violation__count__corner:max_tt_025C_1v80, 0
clock__skew__worst_hold__corner:max_tt_025C_1v80, 0.001334
clock__skew__worst_setup__corner:max_tt_025C_1v80, 0.001334
timing__hold__ws__corner:max_tt_025C_1v80, 0.366354
timing__setup__ws__corner:max_tt_025C_1v80, 5.574029
timing__hold__tns__corner:max_tt_025C_1v80, 0.0
timing__setup__tns__corner:max_tt_025C_1v80, 0.0
timing__hold__wns__corner:max_tt_025C_1v80, 0.0
timing__setup__wns__corner:max_tt_025C_1v80, 0.0
timing__hold_vio__count__corner:max_tt_025C_1v80, 0
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80, 0
timing__setup_vio__count__corner:max_tt_025C_1v80, 0
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80, 0
clock__max_slew_violation__count__corner:max_ss_100C_1v60, 0
design__max_fanout_violation__count__corner:max_ss_100C_1v60, 0
design__max_cap_violation__count__corner:max_ss_100C_1v60, 0
clock__skew__worst_hold__corner:max_ss_100C_1v60, 0.002122
clock__skew__worst_setup__corner:max_ss_100C_1v60, 0.002122
timing__hold__ws__corner:max_ss_100C_1v60, 0.984028
timing__setup__ws__corner:max_ss_100C_1v60, 3.493773
timing__hold__tns__corner:max_ss_100C_1v60, 0.0
timing__setup__tns__corner:max_ss_100C_1v60, 0.0
timing__hold__wns__corner:max_ss_100C_1v60, 0.0
timing__setup__wns__corner:max_ss_100C_1v60, 0.0
timing__hold_vio__count__corner:max_ss_100C_1v60, 0
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60, 0
timing__setup_vio__count__corner:max_ss_100C_1v60, 0
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60, 0
clock__max_slew_violation__count__corner:max_ff_n40C_1v95, 0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95, 0
design__max_cap_violation__count__corner:max_ff_n40C_1v95, 0
clock__skew__worst_hold__corner:max_ff_n40C_1v95, 0.000948
clock__skew__worst_setup__corner:max_ff_n40C_1v95, 0.000948
timing__hold__ws__corner:max_ff_n40C_1v95, 0.135704
timing__setup__ws__corner:max_ff_n40C_1v95, 6.423503
timing__hold__tns__corner:max_ff_n40C_1v95, 0.0
timing__setup__tns__corner:max_ff_n40C_1v95, 0.0
timing__hold__wns__corner:max_ff_n40C_1v95, 0.0
timing__setup__wns__corner:max_ff_n40C_1v95, 0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95, 0
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95, 0
timing__setup_vio__count__corner:max_ff_n40C_1v95, 0
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95, 0
ir__voltage__worst, 1.8000000000000000444089209850062616169452667236328125
ir__drop__avg, 3.0299999999999998764525408783050176853013368827305384911596775054931640625E-10
ir__drop__worst, 4.8899999999999996572881529057993423015293643629775033332407474517822265625E-10
design__xor_difference__count, 0
magic__drc_error__count, 0
magic__illegal_overlap__count, 0
design__lvs_device_difference__count, 0
design__lvs_net_differences__count, 0
design__lvs_property_fails__count, 0
design__lvs_errors__count, 0
design__lvs_unmatched_devices__count, 0
design__lvs_unmatched_nets__count, 0
design__lvs_unmatched_pins__count, 0
