#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu May  4 02:48:11 2023
# Process ID: 2577973
# Current directory: /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build
# Command line: vivado -journal logs/bitstream.jou -log logs/bitstream.log -mode batch -source ../bitstream.tcl
# Log file: /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/logs/bitstream.log
# Journal file: /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/logs/bitstream.jou
# Running On: ratio, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 8, Host memory: 33525 MB
#-----------------------------------------------------------
source ../bitstream.tcl
# open_project synth_00
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
open_project: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3441.324 ; gain = 729.566 ; free physical = 17855 ; free virtual = 28114
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE 1 [get_runs impl_1]
# launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu May  4 02:51:13 2023] Launched impl_1...
Run output will be captured here: /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:57 ; elapsed = 00:02:09 . Memory (MB): peak = 3513.293 ; gain = 71.969 ; free physical = 17850 ; free virtual = 28108
# wait_on_run impl_1
[Thu May  4 02:51:13 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log shell_top_xilinx_u200_u250_mem_eth_dyn.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shell_top_xilinx_u200_u250_mem_eth_dyn.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source shell_top_xilinx_u200_u250_mem_eth_dyn.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2719.688 ; gain = 5.961 ; free physical = 18060 ; free virtual = 27737
Command: link_design -top shell_top_xilinx_u200_u250_mem_eth_dyn -part xcu250-figd2104-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3534.109 ; gain = 8.000 ; free physical = 16404 ; free virtual = 26081
INFO: [Netlist 29-17] Analyzing 6059 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_23/bd_3fdd_axi_uartlite_usb_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_usb/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_23/bd_3fdd_axi_uartlite_usb_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_usb/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_17/bd_3fdd_axi_gpio_mutex_cmc_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_17/bd_3fdd_axi_gpio_mutex_cmc_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_17/bd_3fdd_axi_gpio_mutex_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_17/bd_3fdd_axi_gpio_mutex_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_18/bd_3fdd_axi_gpio_mutex_host_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_host/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_18/bd_3fdd_axi_gpio_mutex_host_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_host/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_18/bd_3fdd_axi_gpio_mutex_host_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_host/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_18/bd_3fdd_axi_gpio_mutex_host_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_host/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_19/bd_3fdd_axi_intc_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_19/bd_3fdd_axi_intc_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_20/bd_3fdd_axi_intc_host_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_host/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_20/bd_3fdd_axi_intc_host_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_host/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_21/bd_3fdd_axi_timebase_wdt_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_timebase_wdt/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_21/bd_3fdd_axi_timebase_wdt_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_timebase_wdt/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_22/bd_3fdd_axi_uartlite_satellite_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_satellite/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_22/bd_3fdd_axi_uartlite_satellite_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_satellite/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_22/bd_3fdd_axi_uartlite_satellite_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_satellite/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_22/bd_3fdd_axi_uartlite_satellite_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_satellite/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_16/bd_3fdd_axi_gpio_mb_intr_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mb_intr/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_16/bd_3fdd_axi_gpio_mb_intr_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mb_intr/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_23/bd_3fdd_axi_uartlite_usb_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_usb/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_23/bd_3fdd_axi_uartlite_usb_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_uartlite_usb/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_33/bd_3fdd_microblaze_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_33/bd_3fdd_microblaze_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_37/bd_3fdd_psreset_cmc_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/psreset_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_37/bd_3fdd_psreset_cmc_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/psreset_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_37/bd_3fdd_psreset_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/psreset_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_37/bd_3fdd_psreset_cmc_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/psreset_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_47/bd_3fdd_axi_gpio_qsfp_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_47/bd_3fdd_axi_gpio_qsfp_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_47/bd_3fdd_axi_gpio_qsfp_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_47/bd_3fdd_axi_gpio_qsfp_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/ip_0/synth/xilinx_pcie_gen3_x8_gt.xdc] for cell 'inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4011.074 ; gain = 27.719 ; free physical = 16009 ; free virtual = 25686
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/ip_0/synth/xilinx_pcie_gen3_x8_gt.xdc] for cell 'inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_impl_x0y1.xdc] for cell 'inst_pcie_gen3_x8/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_impl_x0y1.xdc] for cell 'inst_pcie_gen3_x8/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_x0y1.xdc] for cell 'inst_pcie_gen3_x8/inst'
INFO: [Power 33-23] Power model is not available for b_flash.inst_startupe3_flash_prim [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_x0y1.xdc:230]
INFO: [Power 33-23] Power model is not available for b_fpga_serial_id.dna_porte2_inst [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_x0y1.xdc:230]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_x0y1.xdc:230]
set_switching_activity: Time (s): cpu = 00:02:30 ; elapsed = 00:01:07 . Memory (MB): peak = 6092.703 ; gain = 2081.629 ; free physical = 14201 ; free virtual = 23878
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/source/ip_pcie4_uscale_plus_x0y1.xdc] for cell 'inst_pcie_gen3_x8/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_2/bd_3fdd_axi_gpio_timebase_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_timebase/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_2/bd_3fdd_axi_gpio_timebase_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_timebase/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xilinx_xl_gig_eth_pma'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_xl_gig_eth_pma/synth/xilinx_xl_gig_eth_pma.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xilinx_xxv_gig_eth_pma_pcs_gt'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_xxv_gig_eth_pma_pcs/ip_0/synth/xilinx_xxv_gig_eth_pma_pcs_gt.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xilinx_xxv_gig_eth_pma_pcs'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_xxv_gig_eth_pma_pcs/synth/xilinx_xxv_gig_eth_pma_pcs_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xilinx_xxv_gig_eth_pma_pcs'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_xxv_gig_eth_pma_pcs/synth/xilinx_xxv_gig_eth_pma_pcs.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xilinx_one_gig_eth_pma'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_one_gig_eth_pma/synth/xilinx_one_gig_eth_pma.xdc will not be read for any cell of this module.
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_x_gig_eth_pma/synth/xilinx_x_gig_eth_pma.xdc] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_x_gig_eth_pma/synth/xilinx_x_gig_eth_pma.xdc] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_x_gig_eth_pma/synth/xilinx_x_gig_eth_pma.xdc] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_x_gig_eth_pma/synth/xilinx_x_gig_eth_pma.xdc] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_x_gig_eth_pma/synth/xilinx_x_gig_eth_pma.xdc] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_x_gig_eth_pma/synth/xilinx_x_gig_eth_pma.xdc] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_x_gig_eth_pma/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_temp_sensor/xilinx_temp_sensor_board.xdc] for cell 'b_temp.inst_temp_sensor/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_temp_sensor/xilinx_temp_sensor_board.xdc] for cell 'b_temp.inst_temp_sensor/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_temp_sensor/xilinx_temp_sensor.xdc] for cell 'b_temp.inst_temp_sensor/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_temp_sensor/xilinx_temp_sensor.xdc] for cell 'b_temp.inst_temp_sensor/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_2/bd_3fdd_axi_gpio_timebase_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_timebase/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_2/bd_3fdd_axi_gpio_timebase_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_timebase/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *g_25G.g_pcs_xilinx.inst_xxv_gig_eth_pma_pcs/*gen_channel_container[1].*gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:1]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter { name =~ */i_RX_WD_ALIGN/align_status_reg[*]*}'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:3]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of [get_cells -hier -filter { name =~ */i_RX_WD_ALIGN/align_status_reg[*]*}] -filter { name =~ *C }'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter { name =~ */s_out_d2_cdc_to_reg*}'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:3]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of [get_cells -hier -filter { name =~ */s_out_d2_cdc_to_reg*}] -filter { name =~ *D }'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter { name =~ *g_25G.g_pcs_xilinx.inst_xcvr_rst/reset_rx_out_reg*}'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:6]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of [get_cells -hier -filter { name =~ *g_25G.g_pcs_xilinx.inst_xcvr_rst/reset_rx_out_reg*}] -filter { name =~ *C }'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:6]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter { name =~ *g_25G.g_pcs_xilinx.inst_xcvr_rst/reset_tx_out_reg*}'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of [get_cells -hier -filter { name =~ *g_25G.g_pcs_xilinx.inst_xcvr_rst/reset_tx_out_reg*}] -filter { name =~ *C }'. [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc:7]
Finished Parsing XDC File [/home/anthony/Enyx/5.9/enyx-fdk/nxFramework-FDK-Vanilla-u200-u250-5.9.0-401b58d2-20230117_19-15-51/rtl/vendor_ips/v21_2-xilinx_u250-xcu250_figd2104_2l_e-xxv_gig_eth_pma_pcs/src/xilinx_xxv_gig_eth_pma_pcs.xdc]
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_3/bd_3fdd_axi_gpio_cmc_mb_rst_n_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cmc_mb_rst_n/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_3/bd_3fdd_axi_gpio_cmc_mb_rst_n_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cmc_mb_rst_n/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_3/bd_3fdd_axi_gpio_cmc_mb_rst_n_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cmc_mb_rst_n/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_3/bd_3fdd_axi_gpio_cmc_mb_rst_n_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cmc_mb_rst_n/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_4/bd_3fdd_axi_gpio_hbm_temp_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_hbm_temp/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_4/bd_3fdd_axi_gpio_hbm_temp_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_hbm_temp/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_4/bd_3fdd_axi_gpio_hbm_temp_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_hbm_temp/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_4/bd_3fdd_axi_gpio_hbm_temp_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_hbm_temp/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_5/bd_3fdd_axi_gpio_cms_features_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cms_features/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_5/bd_3fdd_axi_gpio_cms_features_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cms_features/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_5/bd_3fdd_axi_gpio_cms_features_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cms_features/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_5/bd_3fdd_axi_gpio_cms_features_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_cms_features/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_15/bd_3fdd_axi_gpio_wdt_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_wdt/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_15/bd_3fdd_axi_gpio_wdt_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_wdt/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_15/bd_3fdd_axi_gpio_wdt_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_wdt/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_15/bd_3fdd_axi_gpio_wdt_0.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_wdt/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_16/bd_3fdd_axi_gpio_mb_intr_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mb_intr/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_16/bd_3fdd_axi_gpio_mb_intr_0_board.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_gpio_mb_intr/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:264]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 6092.703 ; gain = 0.000 ; free physical = 14296 ; free virtual = 23974
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:264]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:265]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:268]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:269]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/USRCCLKO' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:271]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-515] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DI[3]' to be timing startpoint. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:273]
Resolution: Use valid startpoint to avoid path segmentation such as the clock pin of a register.
INFO: [Constraints 18-515] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DI[2]' to be timing startpoint. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:273]
Resolution: Use valid startpoint to avoid path segmentation such as the clock pin of a register.
INFO: [Constraints 18-515] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DI[1]' to be timing startpoint. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:273]
Resolution: Use valid startpoint to avoid path segmentation such as the clock pin of a register.
INFO: [Constraints 18-515] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DI[0]' to be timing startpoint. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:273]
Resolution: Use valid startpoint to avoid path segmentation such as the clock pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DO[3]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:275]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DO[2]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:275]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DO[1]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:275]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DO[0]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:275]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DTS[3]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:277]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DTS[2]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:277]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DTS[1]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:277]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/DTS[0]' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:277]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
INFO: [Constraints 18-514] set_max_delay: Path segmentation by forcing 'b_flash.inst_startupe3_flash_prim/FCSBO' to be timing endpoint. There will be no hold timing paths to this pin unless set_min_delay is used to constrain the paths. [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc:279]
Resolution: Use valid endpoint to avoid path segmentation such as the data pin of a register.
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/constraints/xilinx_u250-xcu250_figd2104_2l_e/xilinx_u250-xcu250_figd2104_2l_e.xdc]
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/constraints_target.xdc]
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/constraints_target.xdc]
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_19/bd_3fdd_axi_intc_cmc_0_clocks.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_cmc/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_19/bd_3fdd_axi_intc_cmc_0_clocks.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_cmc/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_20/bd_3fdd_axi_intc_host_0_clocks.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_host/U0'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/bd_1/ip/ip_20/bd_3fdd_axi_intc_host_0_clocks.xdc] for cell 'b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_host/U0'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/xilinx_pcie_gen3_x8_board.xdc] for cell 'inst_pcie_gen3_x8/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/xilinx_pcie_gen3_x8_board.xdc] for cell 'inst_pcie_gen3_x8/inst'
Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/synth/xilinx_pcie_gen3_x8_late.xdc] for cell 'inst_pcie_gen3_x8/inst'
Finished Parsing XDC File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_pcie_gen3_x8/synth/xilinx_pcie_gen3_x8_late.xdc] for cell 'inst_pcie_gen3_x8/inst'
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reg_data_async_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_tcp_ull_reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reg_data_async_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_addr_mask.inst_st_fifo_addr_mask/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_store/st_to_mem/g_fifo_data.inst_st_fifo_data/g_fifo_mixed.inst_avl_st_fifo_mixed_width/resize_needed.inst_fifo_dual_mixed_width/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_rd.inst_fifo_cmd_in/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.inst_tcp_tx_retransmit_ull/inst_watchdog/from_mem/b_gen_st.i_st_fifo_data/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reset_sync_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reset_sync_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.g_mem_reset_diff_sys_clk.inst_reset_sync_mem'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_ull_reset_sync_gen2.tcl] for cell 'template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.g_mem_reset_diff_sys_clk.inst_reset_sync_mem'
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_reg_data_async_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_udp_ull_reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_reg_data_async_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_xilinx_dcfifo_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_udp_ull_xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_xilinx_dcfifo_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_reset_sync_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_udp_ull_reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_ull_reset_sync_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_reg_data_async_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_tcp_std_reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_reg_data_async_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_xilinx_dcfifo_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_tcp_std_xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_xilinx_dcfifo_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_reset_sync_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_tcp_std_reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_tcp_std_reset_sync_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_xilinx_dcfifo_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_udp_std_xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_xilinx_dcfifo_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_reset_sync_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_udp_std_reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_reset_sync_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_reg_data_async_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_udp_std_reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_udp_std_reg_data_async_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_tcp_or_udp_enable.inst_mm_split_stack/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_in[0].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_in[0].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_in[1].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_in[1].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/fifo/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_xilinx_dcfifo_gen2.tcl] for cell 'inst_module_split/generate_spliter.splitter/g_resize_fifos[2].g_resize.inst_resize/inst_fifo_generic_m2s/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_sys_rst_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_sys_rst_sync'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[8].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[8].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[0].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[0].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[6].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[6].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[7].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[7].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[3].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[3].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[4].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[4].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[9].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[9].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_global_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_global_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_flash.inst_resync_pcie_reset'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_flash.inst_resync_pcie_reset'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[1].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[1].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[2].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[2].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[5].inst_module_rst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_module[5].inst_module_rst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_sys_rstn_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_sys_rstn_sync'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_global_rstn'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_global_rstn'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_clk.inst_pll_generic/g_xilinx.inst_reset_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_clk.inst_pll_generic/g_xilinx.inst_reset_sync'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_reset_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_generated_custom_clk.inst_pll_generic/g_xilinx.inst_reset_sync'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_clk.inst_pll_generic/g_out[0].inst_reset_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_clk.inst_pll_generic/g_out[0].inst_reset_sync'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_generated_custom_clk.inst_pll_generic/g_out[0].inst_reset_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'b_generated_custom_clk.inst_pll_generic/g_out[0].inst_reset_sync'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_in[0].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_in[0].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_in[0].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_out[1].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_out[0].g_pcie_dma_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_dma_in[1].g_pcie_dma_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_out[1].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_out[0].g_pcie_netif_out_misc.inst_fifo_misc_sandbox_to_pcie/dual_clk_gen.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_in[1].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reset_sync_gen2.tcl] for cell 'template/g_netif_in[1].g_pcie_netif_in_misc.inst_fifo_misc_pcie_to_sandbox/dual_clk_gen.inst_reset_sync_in'
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'inst_reg_mac/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'inst_reg_mac/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'inst_reg_mac_valid/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'inst_reg_mac_valid/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_reg_data_tx_done/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_reg_data_tx_done/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/g_netif_in[0].inst_reg_data_link_status/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/g_netif_in[0].inst_reg_data_link_status/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/g_netif_in[1].inst_reg_data_link_status/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/g_netif_in[1].inst_reg_data_link_status/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'b_flash.inst_flash_mng/inst_reg_reboot_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'b_flash.inst_flash_mng/inst_reg_reboot_in/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_good/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_good/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_init/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_init/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_tx_init/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_tx_init/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_reg_link_status/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_reg_link_status/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_reg_data_tx_done/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_reg_data_tx_done/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_reg_link_status/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_reg_link_status/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_good/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_good/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_init/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_init/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_tx_init/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_tx_init/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_reg_data_tx_done/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_reg_data_tx_done/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_reg_link_status/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_reg_link_status/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_good/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_good/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_init/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_rx_init/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_tx_init/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_xcvr_rst/reg_tx_init/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_tcp_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_tcp_in/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_1_out/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_1_out/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_1_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_1_in/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_0_out/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_0_out/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_0_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_dma_0_in/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_1_out/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_1_out/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_1_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_1_in/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_0_out/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_0_out/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_0_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_raw_0_in/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_tcp_emi_in/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_reg_data_async_gen2.tcl] for cell 'template/b_user_sandbox_block.inst_nxuser_sandbox/mm_resync_tcp_emi_in/reg_count_non_null.gen_dual.async_reg'
INFO: [Designutils 20-1281] Could not find module 'pulse_resync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_pulse_resync_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_pulse_resync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_hw_top_rst_sync'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_pulse_resync_gen2.tcl] for cell 'g_reset_and_clk_module[0].g_reset.inst_hw_top_rst_sync'
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.async_reg'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.async_reg'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reg_data_async_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_reg_link_stat/reg_count_non_null.gen_dual.async_reg'
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_xilinx_dcfifo_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/fifo_needed.dual.fifo_generic_inst/g_dual.inst_fifo_dual/g_not_altera.inst_dcfifo'
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_out'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_out'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_out'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_out'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_in'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_out'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_out'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_in'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_reset_sync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dc_rx.inst_avl_st_fifo_resize_rx/g_no_fifo_mixed.inst_fifo_data/block_reset_gen.gen_dual_reset.gen_dual_reset_clean.inst_reset_sync_in'
INFO: [Designutils 20-1281] Could not find module 'pulse_resync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen1.tcl will not be read for this module.
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pulse_resync_inst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pulse_resync_inst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dual_clock_resync_pcs_sof_and_preamble_sfd.inst_pulse_resync_pcs_sof_rx_out_valid'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dual_clock_resync_pcs_sof_and_preamble_sfd.inst_pulse_resync_pcs_sof_rx_out_valid'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pulse_resync_inst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[2].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pulse_resync_inst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dual_clock_resync_pcs_sof_and_preamble_sfd.inst_pulse_resync_pcs_sof_rx_out_valid'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dual_clock_resync_pcs_sof_and_preamble_sfd.inst_pulse_resync_pcs_sof_rx_out_valid'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pulse_resync_inst'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/pulse_resync_inst'
Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dual_clock_resync_pcs_sof_and_preamble_sfd.inst_pulse_resync_pcs_sof_rx_out_valid'
Finished Sourcing Tcl File [/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_64b66b_pulse_resync_gen2.tcl] for cell 'g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/g_dual_clock_resync_pcs_sof_and_preamble_sfd.inst_pulse_resync_pcs_sof_rx_out_valid'
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_reg_data_async_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_1g_reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_reg_data_async_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_xilinx_dcfifo_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_1g_xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_xilinx_dcfifo_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_reset_sync_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_1g_reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_1g_reset_sync_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_xilinx_dcfifo_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_40g_xilinx_dcfifo'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_xilinx_dcfifo_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_reset_sync_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_40g_reset_sync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_reset_sync_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_reg_data_async_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_40g_reg_data_async'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_reg_data_async_gen2.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'pulse_resync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_pulse_resync_gen1.tcl will not be read for this module.
INFO: [Designutils 20-1281] Could not find module 'lib_enyx_macpcs_40g_pulse_resync'. The XDC file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/lib_enyx_macpcs_40g_pulse_resync_gen2.tcl will not be read for this module.
INFO: [Project 1-1714] 232 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'shell_top_xilinx_u200_u250_mem_eth_dyn'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/fw/cms.elf /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/fw/cms.elf /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/ips/xilinx_cms_subsystem/fw/cms.elf 
INFO: [Project 1-1687] 7 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6092.703 ; gain = 0.000 ; free physical = 14612 ; free virtual = 24290
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1412 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 433 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 165 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 617 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 24 instances

76 Infos, 9 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:04:12 ; elapsed = 00:02:36 . Memory (MB): peak = 6092.703 ; gain = 3357.008 ; free physical = 14612 ; free virtual = 24290
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 6092.703 ; gain = 0.000 ; free physical = 14600 ; free virtual = 24278

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 687774ac

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 6092.703 ; gain = 0.000 ; free physical = 14313 ; free virtual = 23991

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_ic_cmc_local/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2 into driver instance b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_ic_cmc_local/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_host/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_int_d1_i_1 into driver instance b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/axi_intc_host/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_int_d1_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/psreset_cmc/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 into driver instance b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/reset_gen/and_gate/Res[0]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_flash.inst_flash_controller/inst_fifo_generic_custom/out_empty_INST_0 into driver instance b_flash.inst_flash_controller/inst_fifo_generic_custom/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_flash.inst_flash_mng/inst_fifo_generic_read/out_empty_INST_0 into driver instance b_flash.inst_flash_mng/inst_fifo_generic_read/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_flash.inst_flash_mng/inst_fifo_generic_write/in_full_INST_0 into driver instance b_flash.inst_flash_mng/inst_fifo_generic_write/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/g_i2c_interfaces[0].inst_i2c_master_top/byte_ctrl/bit_ctrl/clk_en_i_1 into driver instance b_i2c.inst_i2c_mm_bridge/g_i2c_interfaces[0].inst_i2c_master_top/byte_ctrl/bit_ctrl/cnt[15]_i_3, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/fifo/fifo_needed.inst_avl_st_from_fifo/out_valid_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/in_full_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/out_empty_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_fifo_generic/in_full_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_from_st.inst_avl_mm_from_st/inst_fifo_generic/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.inst_avl_st_from_fifo/out_valid_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[8]_i_1 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/count_write[9]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_dont_gen_count_logic.packet_size_fifo/in_full_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_dont_gen_count_logic.packet_size_fifo/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_dont_gen_count_logic.packet_size_fifo/out_empty_INST_0 into driver instance b_i2c.inst_i2c_mm_bridge/inst_i2c_mm_controller/b_to_st.inst_avl_mm_to_st/inst_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_dont_gen_count_logic.packet_size_fifo/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/int_reg[0]_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/int_reg[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data[56]_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data[56]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data[58]_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data[58]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/out_empty_INST_0 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/out_empty_INST_0 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/inst_add_output_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/mm_in_master_out[mm_readdatavalid]_INST_0 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/inst_add_output_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[1].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[0].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input_i_34, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/int_reg[0]_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/int_reg[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data[56]_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data[56]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data[58]_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.g_10G.g_pcs_enyx.inst_mac_pcs_64b66b/inst_pcs_baser_64b66b/inst_blk_align/r_data[58]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/out_empty_INST_0 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/out_empty_INST_0 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/inst_add_output_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/mm_in_master_out[mm_readdatavalid]_INST_0 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/inst_add_output_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[1].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[1].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input_i_34, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[0].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_nb_output[2].inst_avl_mmio_pipe_generic_output/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/out_empty_INST_0 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_m2s/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/out_empty_INST_0 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/inst_add_output_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/mm_in_master_out[mm_readdatavalid]_INST_0 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/g_resize_fifos[1].g_resize.inst_resize/inst_fifo_generic_s2m/inst_add_output_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[0].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[1].pipe/mm_in_master_out[mm_waitrequest]_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input/g_pipe_enabled.pipe_gen[1].pipe/in_pipe_i_1 into driver instance g_group[0].b_blk.g_group_element[2].b_blk.inst_mac_bloc_mm_split/generate_spliter.splitter/inst_avl_mmio_pipe_generic_input_i_34, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/hdr_fifo/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_handler/inst_requester/hdr_fifo/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_mem_to_st_fifo_resize_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_avl_st_from_mem_light_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_fifo_cmd_from_mem/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_mem_to_st_fifo_resize_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_avl_st_from_mem_light_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_fifo_cmd_from_mem/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.inst_avl_st_from_fifo/pipe.pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.inst_avl_st_from_fifo/pipe.pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_mux/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_mux/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_mux/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_mux/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_mux_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_mux_i_4 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_mux/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/r_mm_wr_data_cur_rd_hdr_addr[31]_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_avl_mm_splitter/g_nb_output[1].inst_avl_mmio_pipe_generic_output_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_mem_to_st_fifo_resize_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_avl_st_from_mem_light_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[0].inst_fifo_cmd_from_mem/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_mem_to_st_fifo_resize_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light/inst_fifo_avoid_backpressure/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_avl_st_from_mem_light_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_cpu2fpga/g_device[1].inst_fifo_cmd_from_mem/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.inst_avl_st_from_fifo/out_valid_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[8]_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/count_write[9]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.inst_avl_st_from_fifo/pipe.pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[0].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.inst_avl_st_from_fifo/out_valid_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/r_rdaddr[8]_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_fifo_single/g_not_altera.inst_scfifo/count_write[9]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].g_clean_drop.inst_clean_drop_avl_st_fifo_misc/str_and_fwd_pluggin/g_enable_std_and_fwd.input_block.g_gen_count_logic.packet_size_fifo/inst_add_output_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.inst_avl_st_from_fifo/pipe.pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/out_empty_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/in_full_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.st_to_fifo/in_ready_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/g_user_fifo[1].inst_avl_st_fifo/fifo_needed.single.fifo_generic_inst/g_single.b_single.inst_input_fifo_pipe_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/inst_fifo_hdr_and_data/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/inst_fifo_hdr_and_data/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/inst_fifo_hdr_and_data/out_empty_INST_0 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/inst_fifo_hdr_and_data/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/inst_fifo_mux/inst_add_output_pipe_i_1 into driver instance inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/inst_fifo_mux/g_single.b_single.inst_fifo_single/g_register_fifo.inst_scfifo/rdempty_INST_0, which resulted in an inversion of 2 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 216 inverter(s) to 4226 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cc81b25f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 6177.492 ; gain = 77.695 ; free physical = 14380 ; free virtual = 24059
INFO: [Opt 31-389] Phase Retarget created 196 cells and removed 809 cells
INFO: [Opt 31-1021] In phase Retarget, 23 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 44 load pin(s).
Phase 2 Constant propagation | Checksum: 1a4ebc284

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 6177.492 ; gain = 77.695 ; free physical = 14380 ; free virtual = 24059
INFO: [Opt 31-389] Phase Constant propagation created 98 cells and removed 285 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 106907b5e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 6177.492 ; gain = 77.695 ; free physical = 14379 ; free virtual = 24058
INFO: [Opt 31-389] Phase Sweep created 21 cells and removed 6651 cells
INFO: [Opt 31-1021] In phase Sweep, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 106907b5e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 6177.492 ; gain = 77.695 ; free physical = 14377 ; free virtual = 24056
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 106907b5e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 6177.492 ; gain = 77.695 ; free physical = 14377 ; free virtual = 24056
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c2af9d6e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 6177.492 ; gain = 77.695 ; free physical = 14381 ; free virtual = 24059
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             196  |             809  |                                             23  |
|  Constant propagation         |              98  |             285  |                                              1  |
|  Sweep                        |              21  |            6651  |                                              4  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 6177.492 ; gain = 0.000 ; free physical = 14381 ; free virtual = 24059
Ending Logic Optimization Task | Checksum: 75011068

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 6177.492 ; gain = 77.695 ; free physical = 14381 ; free virtual = 24059

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 229 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 126 WE to EN ports
Number of BRAM Ports augmented: 17 newly gated: 236 Total Ports: 458
Ending PowerOpt Patch Enables Task | Checksum: 153d66a73

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 14339 ; free virtual = 24019
Ending Power Optimization Task | Checksum: 153d66a73

Time (s): cpu = 00:03:42 ; elapsed = 00:01:05 . Memory (MB): peak = 7376.445 ; gain = 1198.953 ; free physical = 14588 ; free virtual = 24269

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 18aa9e720

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 14578 ; free virtual = 24259
Ending Final Cleanup Task | Checksum: 18aa9e720

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 14575 ; free virtual = 24256

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 14575 ; free virtual = 24256
Ending Netlist Obfuscation Task | Checksum: 18aa9e720

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 14575 ; free virtual = 24256
INFO: [Common 17-83] Releasing license: Implementation
207 Infos, 9 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:17 ; elapsed = 00:02:26 . Memory (MB): peak = 7376.445 ; gain = 1283.742 ; free physical = 14575 ; free virtual = 24256
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.13 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 14274 ; free virtual = 23961
INFO: [Common 17-1381] The checkpoint '/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:33 ; elapsed = 00:00:54 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 14183 ; free virtual = 23927
INFO: [runtcl-4] Executing : report_drc -file shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.rpx
Command: report_drc -file shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:41 ; elapsed = 00:00:21 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 13970 ; free virtual = 23716
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 13953 ; free virtual = 23699
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c3b3280d

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 13953 ; free virtual = 23699
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 13953 ; free virtual = 23698

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c6349d56

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 13969 ; free virtual = 23715

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d1c91cfa

Time (s): cpu = 00:02:45 ; elapsed = 00:01:28 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 13447 ; free virtual = 23193

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d1c91cfa

Time (s): cpu = 00:02:47 ; elapsed = 00:01:29 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 13447 ; free virtual = 23192
Phase 1 Placer Initialization | Checksum: d1c91cfa

Time (s): cpu = 00:02:47 ; elapsed = 00:01:30 . Memory (MB): peak = 7376.445 ; gain = 0.000 ; free physical = 13397 ; free virtual = 23142

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-1906] Running placement in ultrathreads mode using maximum of 8 CPUs

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 109172dd6

Time (s): cpu = 00:06:04 ; elapsed = 00:03:35 . Memory (MB): peak = 7504.258 ; gain = 127.812 ; free physical = 13076 ; free virtual = 22822

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 10a754be3

Time (s): cpu = 00:06:30 ; elapsed = 00:04:01 . Memory (MB): peak = 7593.586 ; gain = 217.141 ; free physical = 13059 ; free virtual = 22805

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 6a094d82

Time (s): cpu = 00:06:31 ; elapsed = 00:04:02 . Memory (MB): peak = 7593.586 ; gain = 217.141 ; free physical = 13053 ; free virtual = 22798

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 6a094d82

Time (s): cpu = 00:06:52 ; elapsed = 00:04:21 . Memory (MB): peak = 8398.402 ; gain = 1021.957 ; free physical = 12634 ; free virtual = 22432

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 17deddf24

Time (s): cpu = 00:06:56 ; elapsed = 00:04:24 . Memory (MB): peak = 8398.402 ; gain = 1021.957 ; free physical = 12622 ; free virtual = 22420

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1d335368b

Time (s): cpu = 00:07:21 ; elapsed = 00:04:34 . Memory (MB): peak = 8398.402 ; gain = 1021.957 ; free physical = 12589 ; free virtual = 22387

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1d335368b

Time (s): cpu = 00:07:22 ; elapsed = 00:04:35 . Memory (MB): peak = 8398.402 ; gain = 1021.957 ; free physical = 12589 ; free virtual = 22387
Phase 2.1.1 Partition Driven Placement | Checksum: 1d335368b

Time (s): cpu = 00:07:22 ; elapsed = 00:04:35 . Memory (MB): peak = 8398.402 ; gain = 1021.957 ; free physical = 12708 ; free virtual = 22506
Phase 2.1 Floorplanning | Checksum: 1d335368b

Time (s): cpu = 00:07:22 ; elapsed = 00:04:35 . Memory (MB): peak = 8398.402 ; gain = 1021.957 ; free physical = 12708 ; free virtual = 22506

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 19 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net reset. Replicated 1 times.
INFO: [Physopt 32-81] Processed net b_clk.inst_pll_generic/g_out[0].inst_reset_sync/reset_out. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_avl_mm_fabric_slave/slave/r_rd_addr_reg_n_0_[0][1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_avl_mm_fabric_slave/slave/wr_regs[50][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_avl_mm_fabric_slave/slave/r_rd_addr_reg_n_0_[0][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/b_netif.inst_hfp_netif/b_mm_regs.inst_avl_mm_fabric_slave/slave/r_rd_addr_reg_n_0_[0][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_avl_mm_fabric_slave/slave/r_rd_addr_reg[0][0]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/b_netif.inst_hfp_netif/b_mm_regs.inst_avl_mm_fabric_slave/slave/r_rd_addr_reg_n_0_[0][1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/b_netif.inst_hfp_netif/b_mm_regs.inst_avl_mm_fabric_slave/slave/r_rd_addr_reg_n_0_[0][2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/inst_hfp_registers/inst_exi_internal_registers_avalon_master/mm_master_out[mm_address][3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/b_netif.inst_hfp_netif/r_mm_device_select_index. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/b_netif.inst_hfp_netif/b_mm_regs.inst_avl_mm_fabric_slave/slave/r_rd_addr_reg[1][0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/b_netif.inst_hfp_netif/b_mm_regs.inst_avl_mm_fabric_slave/slave/r_rd_addr_reg[1][1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/inst_hfp_registers/inst_exi_internal_registers_avalon_master/mm_master_out[mm_address][4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/r_mm_addr. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.44 . Memory (MB): peak = 8430.418 ; gain = 0.000 ; free physical = 12734 ; free virtual = 22533
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8430.418 ; gain = 0.000 ; free physical = 12734 ; free virtual = 22533

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |           15  |              0  |                    15  |           0  |           1  |  00:00:07  |
|  Total                                |           15  |              0  |                    15  |           0  |           1  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 17661abb5

Time (s): cpu = 00:08:09 ; elapsed = 00:04:59 . Memory (MB): peak = 8430.418 ; gain = 1053.973 ; free physical = 12739 ; free virtual = 22537

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1c6f456b1

Time (s): cpu = 00:08:10 ; elapsed = 00:05:00 . Memory (MB): peak = 8430.418 ; gain = 1053.973 ; free physical = 12739 ; free virtual = 22538

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1b508b345

Time (s): cpu = 00:08:12 ; elapsed = 00:05:01 . Memory (MB): peak = 8430.418 ; gain = 1053.973 ; free physical = 12739 ; free virtual = 22537

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 14400 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6096 nets or LUTs. Breaked 0 LUT, combined 6096 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 108 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 11 nets.  Re-placed 189 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 0 new cell, deleted 31 existing cells and moved 189 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.33 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12569 ; free virtual = 22367
INFO: [Physopt 32-76] Pass 1. Identified 10 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/inst_nxavl_mm_slave_core/inst_avl_mm_to_third_ip_adapter/inst_mm_fabric_slave/out_soft_reset. Replicated 25 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_avl_mm_fabric_slave/soft_reset_gen.out_soft_reset_r_reg[2]_0[0]. Replicated 26 times.
INFO: [Physopt 32-81] Processed net reset. Replicated 28 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_tx_block.r_tx_reset_reg_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.r_session_id_reg_n_0_[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.r_session_id_reg_n_0_[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.r_session_id_reg_n_0_[2]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.r_session_id_reg_n_0_[3]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.r_session_id_reg_n_0_[4]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_state.r_session_id_reg_n_0_[5]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 10 nets. Created 121 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 121 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12567 ; free virtual = 22366
INFO: [Physopt 32-46] Identified 4 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/waddr1[3] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 3 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell template/b_user_sandbox_block.inst_nxuser_sandbox/i_sifter_test_wrapper/i_dma_enq_buf/RAM_reg_8. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell template/b_user_sandbox_block.inst_nxuser_sandbox/i_sifter_test_wrapper/i_dma_enq_buf/RAM_reg_10. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell template/b_user_sandbox_block.inst_nxuser_sandbox/i_sifter_test_wrapper/i_dma_enq_buf/RAM_reg_9. 2 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12566 ; free virtual = 22365
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12578 ; free virtual = 22377
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12579 ; free virtual = 22378

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           6096  |                  6096  |           0  |           1  |  00:00:09  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             31  |                    11  |           0  |           1  |  00:00:04  |
|  Very High Fanout                                 |          121  |              0  |                    10  |           0  |           1  |  00:00:07  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            6  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          127  |           6127  |                  6120  |           0  |          12  |  00:00:23  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 1cbe3053e

Time (s): cpu = 00:23:30 ; elapsed = 00:12:46 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12566 ; free virtual = 22365
Phase 2.5 Global Placement Core | Checksum: b96609dd

Time (s): cpu = 00:24:40 ; elapsed = 00:13:40 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12458 ; free virtual = 22257
Phase 2 Global Placement | Checksum: b96609dd

Time (s): cpu = 00:24:41 ; elapsed = 00:13:40 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12618 ; free virtual = 22417

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 110827773

Time (s): cpu = 00:25:26 ; elapsed = 00:14:06 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12479 ; free virtual = 22278

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 108950af4

Time (s): cpu = 00:26:02 ; elapsed = 00:14:22 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12407 ; free virtual = 22206

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bf05b57a

Time (s): cpu = 00:26:12 ; elapsed = 00:14:28 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12485 ; free virtual = 22283

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: e12d19c5

Time (s): cpu = 00:26:17 ; elapsed = 00:14:33 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12473 ; free virtual = 22272

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 5ef95721

Time (s): cpu = 00:27:03 ; elapsed = 00:14:50 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12455 ; free virtual = 22254

Phase 3.6 Small Shape DP

Phase 3.6.1 splitSLRCrossingNets
Phase 3.6.1 splitSLRCrossingNets | Checksum: 9e29944d

Time (s): cpu = 00:27:08 ; elapsed = 00:14:55 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12453 ; free virtual = 22252
Phase 3.6 Small Shape DP | Checksum: 15a30a03f

Time (s): cpu = 00:29:56 ; elapsed = 00:15:57 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 11987 ; free virtual = 21787

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c5a868b2

Time (s): cpu = 00:30:10 ; elapsed = 00:16:11 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 11999 ; free virtual = 21798

Phase 3.8 Fast Optimization
Phase 3.8 Fast Optimization | Checksum: 15b6bdcfa

Time (s): cpu = 00:33:12 ; elapsed = 00:16:54 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 11973 ; free virtual = 21773
Phase 3 Detail Placement | Checksum: 15b6bdcfa

Time (s): cpu = 00:33:13 ; elapsed = 00:16:56 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 11973 ; free virtual = 21773

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21c680ff9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.240 | TNS=-2.058 |
Phase 1 Physical Synthesis Initialization | Checksum: 240d2d9b1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11986 ; free virtual = 21786
INFO: [Place 46-33] Processed net template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/b_rx_block.inst_tcp_rx_state_machine_10g_ull/inst_payload_align/g_dw_p2.gen_the_FSM_without_error_check.r_state_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net b_clk.inst_pll_generic/g_out[0].inst_reset_sync/reset_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[0].inst_mem_data/inst_ram/g_not_altera.g_single_clock_mode.b_out_reg_portb.inst_output_read_latency_pipe_b_valid/reg_count_non_null.gen_single.gen_recur_direct.recur/out_data[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_cpu2fpga.inst_exi_dma_cpu2fpga/g_device[1].inst_mem_data/inst_ram/g_not_altera.g_single_clock_mode.b_out_reg_portb.inst_output_read_latency_pipe_b_valid/reg_count_non_null.gen_single.gen_recur_direct.recur/out_data[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_netif.inst_exi_netif_fpga2cpu/w_fifo_hdr_and_data_in_req, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net inst_hfp_shell_network_and_dma_xilinx_pcie/inst_hfp_base/g_dma_fpga2cpu.inst_exi_dma_fpga2cpu/inst_fifo_hdr_and_data_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 6, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 259cf569e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11980 ; free virtual = 21779
Phase 4.1.1.1 BUFG Insertion | Checksum: 21c680ff9

Time (s): cpu = 00:37:02 ; elapsed = 00:18:14 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 11999 ; free virtual = 21798

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 21c680ff9

Time (s): cpu = 00:37:03 ; elapsed = 00:18:16 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 11998 ; free virtual = 21797

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.040. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1a37adcfd

Time (s): cpu = 00:39:27 ; elapsed = 00:20:36 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 11975 ; free virtual = 21774

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.040. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 1a37adcfd

Time (s): cpu = 00:39:31 ; elapsed = 00:20:40 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 11977 ; free virtual = 21776

Time (s): cpu = 00:39:31 ; elapsed = 00:20:40 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 11983 ; free virtual = 21782
Phase 4.1 Post Commit Optimization | Checksum: 1a37adcfd

Time (s): cpu = 00:39:33 ; elapsed = 00:20:42 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 11983 ; free virtual = 21783
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11999 ; free virtual = 21798

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 260694878

Time (s): cpu = 00:40:36 ; elapsed = 00:21:40 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12072 ; free virtual = 21871

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                2x2|                8x8|
|___________|___________________|___________________|___________________|
|      South|                2x2|                2x2|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                4x4|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 260694878

Time (s): cpu = 00:40:38 ; elapsed = 00:21:42 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12072 ; free virtual = 21872
Phase 4.3 Placer Reporting | Checksum: 260694878

Time (s): cpu = 00:40:39 ; elapsed = 00:21:44 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12072 ; free virtual = 21872

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12086 ; free virtual = 21885

Time (s): cpu = 00:40:40 ; elapsed = 00:21:44 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12086 ; free virtual = 21885
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 216ed05e9

Time (s): cpu = 00:40:41 ; elapsed = 00:21:46 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12086 ; free virtual = 21885
Ending Placer Task | Checksum: 21339a771

Time (s): cpu = 00:40:41 ; elapsed = 00:21:46 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 12086 ; free virtual = 21885
INFO: [Common 17-83] Releasing license: Implementation
296 Infos, 9 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:41:05 ; elapsed = 00:21:56 . Memory (MB): peak = 12197.965 ; gain = 4821.520 ; free physical = 13443 ; free virtual = 23242
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12940 ; free virtual = 23158
report_design_analysis: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12928 ; free virtual = 23172
INFO: [Common 17-1381] The checkpoint '/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:58 ; elapsed = 00:01:02 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 13292 ; free virtual = 23184
INFO: [runtcl-4] Executing : report_io -file shell_top_xilinx_u200_u250_mem_eth_dyn_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.92 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 13237 ; free virtual = 23129
INFO: [runtcl-4] Executing : report_utilization -file shell_top_xilinx_u200_u250_mem_eth_dyn_utilization_placed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 13289 ; free virtual = 23182
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shell_top_xilinx_u200_u250_mem_eth_dyn_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 13283 ; free virtual = 23182
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
305 Infos, 9 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:39 ; elapsed = 00:00:33 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 13234 ; free virtual = 23133
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12695 ; free virtual = 23014
INFO: [Common 17-1381] The checkpoint '/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:32 ; elapsed = 00:00:53 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 13072 ; free virtual = 23064
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dd4bf913 ConstDB: 0 ShapeSum: 78ff42e3 RouteDB: bcee6b7b
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12674 ; free virtual = 22674
Post Restoration Checksum: NetGraph: c2471245 NumContArr: a218da4a Constraints: 6ac95b17 Timing: 0
Phase 1 Build RT Design | Checksum: 1cf2947a6

Time (s): cpu = 00:03:08 ; elapsed = 00:00:43 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12712 ; free virtual = 22712

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1cf2947a6

Time (s): cpu = 00:03:10 ; elapsed = 00:00:45 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12512 ; free virtual = 22512

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1cf2947a6

Time (s): cpu = 00:03:11 ; elapsed = 00:00:46 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12504 ; free virtual = 22504

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 157f84e6b

Time (s): cpu = 00:03:43 ; elapsed = 00:01:04 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12480 ; free virtual = 22479

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18f0b9449

Time (s): cpu = 00:05:24 ; elapsed = 00:01:33 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12323 ; free virtual = 22323
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.139  | TNS=0.000  | WHS=-0.386 | THS=-377.541|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1eccbe111

Time (s): cpu = 00:09:36 ; elapsed = 00:02:35 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12280 ; free virtual = 22280
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.139  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 18aec62f1

Time (s): cpu = 00:09:37 ; elapsed = 00:02:36 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12280 ; free virtual = 22279

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.4809e-05 %
  Global Horizontal Routing Utilization  = 0.000135864 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 310650
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 283144
  Number of Partially Routed Nets     = 27506
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1982e2283

Time (s): cpu = 00:09:59 ; elapsed = 00:02:43 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12273 ; free virtual = 22273

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Number SLLs per Column: 1440
Estimated SLL Demand Per Column: 
  SLR [2-3]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:     0 Available: 23040 Utilization(%): 0.00
  SLR [1-2]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     1 (  0%)    32 (  2%)   400 ( 28%)   739 ( 51%)   162 ( 11%)   303 ( 21%)   368 ( 26%)   117 (  8%)    13 (  1%)  Demand:  2135 Available: 23040 Utilization(%): 9.27
  SLR [0-1]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:     0 Available: 23040 Utilization(%): 0.00
Phase 3.1.1 SLL Assignment | Checksum: 187311df2

Time (s): cpu = 00:10:04 ; elapsed = 00:02:47 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12262 ; free virtual = 22262
Phase 3.1 Global Routing | Checksum: 187311df2

Time (s): cpu = 00:10:04 ; elapsed = 00:02:48 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12262 ; free virtual = 22262
Phase 3 Initial Routing | Checksum: 1a95b4a33

Time (s): cpu = 00:12:02 ; elapsed = 00:03:30 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12066 ; free virtual = 22066

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.02|     4x4|      0.10|     8x8|      0.10|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.02|     8x8|      0.23|     4x4|      0.07|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.02|     2x2|      0.05|   16x16|      0.15|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.04|     8x8|      0.07|     8x8|      0.17|
|___________|________|__________|________|__________|________|__________|
Congestion Report
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X80Y688->INT_X87Y703 (CLEM_X80Y688->CLEL_R_X87Y703)
	INT_X80Y696->INT_X87Y703 (CLEM_X80Y696->CLEL_R_X87Y703)
	INT_X80Y688->INT_X87Y695 (CLEM_X80Y688->CLEL_R_X87Y695)
	INT_X80Y695->INT_X87Y702 (CLEM_X80Y695->CLEL_R_X87Y702)
	INT_X80Y687->INT_X87Y694 (CLEM_X80Y687->CLEL_R_X87Y694)
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=============================+=============================+===============================================================================================================+
| Launch Clock                | Capture Clock               | Pin                                                                                                           |
+=============================+=============================+===============================================================================================================+
| GTYE4_CHANNEL_TXOUTCLK[3]_1 | GTYE4_CHANNEL_TXOUTCLK[3]_1 | inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[54] |
+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 40570
 Number of Nodes with overlaps = 3833
 Number of Nodes with overlaps = 715
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.462 | TNS=-29.290| WHS=-0.178 | THS=-4.351 |

Phase 4.1 Global Iteration 0 | Checksum: 211afc0f2

Time (s): cpu = 00:32:36 ; elapsed = 00:13:01 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11922 ; free virtual = 21922

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 622
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.213 | TNS=-3.981 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1708909f7

Time (s): cpu = 00:35:05 ; elapsed = 00:14:55 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11912 ; free virtual = 21913

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 518
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.088 | TNS=-1.209 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1e9b845ee

Time (s): cpu = 00:38:32 ; elapsed = 00:17:36 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11909 ; free virtual = 21910

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1874
 Number of Nodes with overlaps = 329
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.016 | TNS=-0.029 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1ac5014e8

Time (s): cpu = 00:41:36 ; elapsed = 00:19:33 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11973 ; free virtual = 21975
Phase 4 Rip-up And Reroute | Checksum: 1ac5014e8

Time (s): cpu = 00:41:37 ; elapsed = 00:19:34 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11973 ; free virtual = 21975

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 199aae869

Time (s): cpu = 00:43:09 ; elapsed = 00:20:02 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11950 ; free virtual = 21951
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.016 | TNS=-0.029 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21a6dcfdb

Time (s): cpu = 00:43:22 ; elapsed = 00:20:06 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11976 ; free virtual = 21977

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21a6dcfdb

Time (s): cpu = 00:43:22 ; elapsed = 00:20:07 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11976 ; free virtual = 21977
Phase 5 Delay and Skew Optimization | Checksum: 21a6dcfdb

Time (s): cpu = 00:43:23 ; elapsed = 00:20:08 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11976 ; free virtual = 21977

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 213fe9dec

Time (s): cpu = 00:44:31 ; elapsed = 00:20:28 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11985 ; free virtual = 21986
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.016 | TNS=-0.029 | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18a0eb41c

Time (s): cpu = 00:44:33 ; elapsed = 00:20:30 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11982 ; free virtual = 21984
Phase 6 Post Hold Fix | Checksum: 18a0eb41c

Time (s): cpu = 00:44:34 ; elapsed = 00:20:31 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11982 ; free virtual = 21984

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.19604 %
  Global Horizontal Routing Utilization  = 2.48114 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 80.2817%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.3555%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 86.5385%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X84Y692 -> INT_X84Y692
West Dir 1x1 Area, Max Cong = 77.8846%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 162b01a15

Time (s): cpu = 00:44:45 ; elapsed = 00:20:35 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11962 ; free virtual = 21963

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 162b01a15

Time (s): cpu = 00:44:47 ; elapsed = 00:20:36 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11963 ; free virtual = 21964

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y28/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y29/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y30/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y31/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y7/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xilinx_pcie_gen3_x8_gt_i/inst/gen_gtwizard_gtye4_top.xilinx_pcie_gen3_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y7/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin g_group[0].b_blk.g_10g_pll.inst_quad_common/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y11/COM0_REFCLKOUT1
Phase 9 Depositing Routes | Checksum: 162b01a15

Time (s): cpu = 00:45:14 ; elapsed = 00:20:55 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11955 ; free virtual = 21956

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 162b01a15

Time (s): cpu = 00:45:16 ; elapsed = 00:20:57 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11970 ; free virtual = 21971

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.016 | TNS=-0.029 | WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 162b01a15

Time (s): cpu = 00:45:52 ; elapsed = 00:21:03 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11977 ; free virtual = 21979
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 9.56479e-12 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.016 | TNS=-0.029 | WHS=0.010 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 162b01a15

Time (s): cpu = 00:49:50 ; elapsed = 00:22:25 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11723 ; free virtual = 21725

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.016 | TNS=-0.029 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.013. Path group: gtwiz_userclk_tx_srcclk_out[0]. Processed net: template/b_user_sandbox_block.inst_nxuser_sandbox/i_sifter_test_wrapper/i_sifter_lvl_top/i_sifter_level/fifo_rld_wr_reg_n_0_[19].
INFO: [Physopt 32-735] Processed net template/b_user_sandbox_block.inst_nxuser_sandbox/i_sifter_test_wrapper/i_sifter_lvl_top/i_sifter_level/reload_fifo_busy[21]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.015 | TNS=0.000 | WHS=0.007 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.015 | TNS=0.000 | WHS=0.007 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 162b01a15

Time (s): cpu = 00:50:30 ; elapsed = 00:22:32 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11717 ; free virtual = 21718
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11710 ; free virtual = 21712
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.015 | TNS=0.000 | WHS=0.007 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 162b01a15

Time (s): cpu = 00:50:38 ; elapsed = 00:22:39 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11780 ; free virtual = 21781
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:50:38 ; elapsed = 00:22:39 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12237 ; free virtual = 22239
INFO: [Common 17-83] Releasing license: Implementation
340 Infos, 10 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:51:59 ; elapsed = 00:23:02 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12241 ; free virtual = 22243
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:54 ; elapsed = 00:00:18 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11537 ; free virtual = 22098
report_design_analysis: Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11544 ; free virtual = 22129
INFO: [Common 17-1381] The checkpoint '/home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:14 ; elapsed = 00:01:13 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12023 ; free virtual = 22143
INFO: [runtcl-4] Executing : report_drc -file shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.rpx
Command: report_drc -file shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:45 ; elapsed = 00:00:27 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12062 ; free virtual = 22181
INFO: [runtcl-4] Executing : report_methodology -file shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.rpx
Command: report_methodology -file shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/anthony/Enyx/5.9/nxFramework-example-designs-Vanilla-u200-u250-main-1673983368283/hw/build/output/u250-smartnic/compil_0/synth_00/build/synth_00.runs/impl_1/shell_top_xilinx_u200_u250_mem_eth_dyn_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:03:37 ; elapsed = 00:00:55 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 12060 ; free virtual = 22180
INFO: [runtcl-4] Executing : report_power -file shell_top_xilinx_u200_u250_mem_eth_dyn_power_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_power_summary_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_power_routed.rpx
Command: report_power -file shell_top_xilinx_u200_u250_mem_eth_dyn_power_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_power_summary_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
352 Infos, 11 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:09 ; elapsed = 00:01:09 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11863 ; free virtual = 22004
INFO: [runtcl-4] Executing : report_route_status -file shell_top_xilinx_u200_u250_mem_eth_dyn_route_status.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file shell_top_xilinx_u200_u250_mem_eth_dyn_timing_summary_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_timing_summary_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11727 ; free virtual = 21898
INFO: [runtcl-4] Executing : report_incremental_reuse -file shell_top_xilinx_u200_u250_mem_eth_dyn_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shell_top_xilinx_u200_u250_mem_eth_dyn_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 12197.965 ; gain = 0.000 ; free physical = 11704 ; free virtual = 21875
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shell_top_xilinx_u200_u250_mem_eth_dyn_bus_skew_routed.rpt -pb shell_top_xilinx_u200_u250_mem_eth_dyn_bus_skew_routed.pb -rpx shell_top_xilinx_u200_u250_mem_eth_dyn_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu May  4 02:36:46 2023...

*** Running vivado
    with args -log shell_top_xilinx_u200_u250_mem_eth_dyn.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shell_top_xilinx_u200_u250_mem_eth_dyn.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source shell_top_xilinx_u200_u250_mem_eth_dyn.tcl -notrace
Command: open_checkpoint shell_top_xilinx_u200_u250_mem_eth_dyn_routed.dcp

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2721.664 ; gain = 3.969 ; free physical = 16590 ; free virtual = 26849
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3446.609 ; gain = 7.000 ; free physical = 15853 ; free virtual = 26112
INFO: [Netlist 29-17] Analyzing 6007 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Power 33-23] Power model is not available for b_flash.inst_startupe3_flash_prim
INFO: [Power 33-23] Power model is not available for b_fpga_serial_id.dna_porte2_inst
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 6297.754 ; gain = 228.055 ; free physical = 13332 ; free virtual = 23591
Restored from archive | CPU: 17.810000 secs | Memory: 285.822311 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 6297.754 ; gain = 228.055 ; free physical = 13330 ; free virtual = 23589
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6297.754 ; gain = 0.000 ; free physical = 13359 ; free virtual = 23619
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1411 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 433 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 149 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 617 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 24 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:03:32 ; elapsed = 00:02:31 . Memory (MB): peak = 6297.754 ; gain = 3583.027 ; free physical = 13359 ; free virtual = 23619
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[9].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[9].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[9].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[9].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[9].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[9].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[8].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[8].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[7].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[7].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[7].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[7].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[7].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[7].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[6].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[6].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[6].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[6].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[68].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[68].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[68].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[68].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[65].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[65].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[65].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[65].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[64].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[64].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[63].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[63].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[63].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[63].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[62].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[62].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[62].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[62].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[61].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[61].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[61].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[61].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[60].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[60].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[60].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[60].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[5].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[5].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[5].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[5].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[59].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[59].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[59].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[59].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[57].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[57].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[57].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[57].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[57].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[57].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[55].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[55].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[55].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[55].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[54].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[54].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[54].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[54].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[53].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[53].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[53].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[53].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[52].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[52].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[51].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[50].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[4].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[4].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[4].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[4].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[49].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[49].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[47].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[47].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[45].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[45].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[45].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[45].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[43].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[43].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[43].gen_mem.mem/g_mem_gen[1].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[43].gen_mem.mem/g_mem_gen[1].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[43].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[43].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[42].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[42].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[42].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[42].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[41].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[41].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[41].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[41].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[40].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[40].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[40].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[40].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[3].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[39].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[39].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[39].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[39].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[37].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[37].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[37].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[37].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[36].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[36].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[36].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[36].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[35].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[35].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[35].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[35].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[32].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[32].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[32].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[32].gen_mem.mem/g_mem_gen[0].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[31].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[31].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[31].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[31].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[30].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[30].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[30].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[30].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[30].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[30].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[2].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[29].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[29].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[29].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[29].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[29].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[29].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[4].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[4].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[28].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[4].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[4].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[1].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[1].g_memory_read_updated.inst_mem/inst_mem_dual_port_monodir/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[27].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[26].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[26].gen_mem.mem/g_mem_gen[1].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[26].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[26].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[25].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[25].gen_mem.mem/g_mem_gen[2].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[25].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[25].gen_mem.mem/g_mem_gen[0].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[24].gen_mem.mem/g_mem_gen[4].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[24].gen_mem.mem/g_mem_gen[4].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[24].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the template/g_tcp_udp_ip_stack[0].g_tcp_ull.nxtcp_ip_10g_ull_inst/inst_nxtcp_10g_ull/inst_tcp_param_mgr_ull/gen_param[24].gen_mem.mem/g_mem_gen[3].g_traditional_memory.inst_mem/inst_ram/g_not_altera.g_single_clock_mode.g_dual_port_monodir.g_no_byte_en.xpm_memory_sdpram_inst/xpm_memory_base_inst block.
INFO: [Common 17-14] Message 'Memdata 28-167' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Command: write_bitstream -force shell_top_xilinx_u200_u250_mem_eth_dyn.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (inst_pcie_gen3_x8/inst/xilinx_pcie_gen3_x8_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_i_1__2_n_0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.POR_A_i_1__4_n_0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_i_1__6_n_0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.POR_A_i_1__8_n_0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.POR_A_i_1__10_n_0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.POR_A_i_1__11_n_0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_A_i_1__12_n_0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.POR_A_i_1__13_n_0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_A_i_1__14_n_0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.POR_A_i_1__16_n_0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.POR_A_i_1__17_n_0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.POR_A_i_1__18_n_0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.POR_A_i_1__19_n_0, b_CMS.inst_cms_subsystem/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.POR_A_i_1__20_n_0... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 27 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 173157280 bits.
Bitstream compression saved 97975392 bits.
Bitstream compression saved 173151776 bits.
Bitstream compression saved 126784384 bits.
Writing bitstream ./shell_top_xilinx_u200_u250_mem_eth_dyn.bit...
Writing bitstream ./shell_top_xilinx_u200_u250_mem_eth_dyn.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:11:33 ; elapsed = 00:07:30 . Memory (MB): peak = 8245.645 ; gain = 1947.891 ; free physical = 12954 ; free virtual = 23295
INFO: [Common 17-206] Exiting Vivado at Thu May  4 03:01:27 2023...
[Thu May  4 03:01:28 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:10:15 . Memory (MB): peak = 3513.293 ; gain = 0.000 ; free physical = 13290 ; free virtual = 23632
# set runStatus [get_property STATUS [get_runs impl_1]]
# if {[string match {*ERROR} $runStatus]} {error $runStatus}
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu May  4 03:01:28 2023...
