#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Aug  6 21:52:28 2022
# Process ID: 14620
# Current directory: E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7164 E:\Semester 2\Computer Organization and Digital Design\Lab\FinalProject\project_1\project_1.xpr
# Log file: E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/vivado.log
# Journal file: E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 907.891 ; gain = 164.129
update_compile_order -fileset sources_1
set_property top TB_Mux_2_to_1_4bit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Mux_2_to_1_4bit [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Mux_2_to_1_4bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1036.113 ; gain = 97.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (1#1) [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.152 ; gain = 134.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.152 ; gain = 134.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.152 ; gain = 134.715
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports Clk]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'Reg[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Overflow'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Overflow'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Zero'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Zero'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[4]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[4]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[5]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[5]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[6]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Display[6]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reset'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reset'. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/constrs_1/imports/Lab/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1407.652 ; gain = 469.215
6 Infos, 41 Warnings, 41 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1407.652 ; gain = 469.215
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Mux_2_to_1_4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Mux_2_to_1_4bit_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8acb62b1791d4c978f5a3bb9dd741812 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Mux_2_to_1_4bit_behav xil_defaultlib.TB_Mux_2_to_1_4bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Mux_2_to_1_4bit_behav -key {Behavioral:sim_1:Functional:TB_Mux_2_to_1_4bit} -tclbatch {TB_Mux_2_to_1_4bit.tcl} -view {{E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/TB_NanoProcessor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/TB_NanoProcessor_behav.wcfg}
WARNING: Simulation object /TB_NanoProcessor/Clk was not found in the design.
WARNING: Simulation object /TB_NanoProcessor/Reset was not found in the design.
WARNING: Simulation object /TB_NanoProcessor/Zero was not found in the design.
WARNING: Simulation object /TB_NanoProcessor/Overflow was not found in the design.
WARNING: Simulation object /TB_NanoProcessor/Carry was not found in the design.
WARNING: Simulation object /TB_NanoProcessor/Reg was not found in the design.
WARNING: Simulation object /TB_NanoProcessor/UUT/ProgramCounter/O was not found in the design.
source TB_Mux_2_to_1_4bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Mux_2_to_1_4bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1424.000 ; gain = 13.328
export_ip_user_files -of_objects  [get_files {{E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/TB_NanoProcessor_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/TB_NanoProcessor_behav.wcfg}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Mux_2_to_1_4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Mux_2_to_1_4bit_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8acb62b1791d4c978f5a3bb9dd741812 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Mux_2_to_1_4bit_behav xil_defaultlib.TB_Mux_2_to_1_4bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Mux_2_to_1_4bit_behav -key {Behavioral:sim_1:Functional:TB_Mux_2_to_1_4bit} -tclbatch {TB_Mux_2_to_1_4bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Mux_2_to_1_4bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Mux_2_to_1_4bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1429.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  6 22:12:09 2022...
