digraph "CFG for '_Z14stretch_kerneliifPfS_fff' function" {
	label="CFG for '_Z14stretch_kerneliifPfS_fff' function";

	Node0x54783e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = add i32 %15, %16\l  %18 = sitofp i32 %17 to float\l  %19 = fadd contract float %18, -1.000000e+00\l  %20 = fmul contract float %19, %6\l  %21 = fadd contract float %20, %5\l  %22 = fmul contract float %21, %18\l  %23 = fmul contract float %22, %7\l  %24 = tail call float @llvm.trunc.f32(float %23)\l  %25 = fptosi float %24 to i32\l  %26 = icmp sgt i32 %25, -1\l  %27 = icmp slt i32 %25, %1\l  %28 = select i1 %26, i1 %27, i1 false\l  br i1 %28, label %29, label %35\l|{<s0>T|<s1>F}}"];
	Node0x54783e0:s0 -> Node0x547b470;
	Node0x54783e0:s1 -> Node0x547b500;
	Node0x547b470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%29:\l29:                                               \l  %30 = sext i32 %17 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %3, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %33 = zext i32 %25 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %4, i64 %33\l  store float %32, float addrspace(1)* %34, align 4, !tbaa !7\l  br label %35\l}"];
	Node0x547b470 -> Node0x547b500;
	Node0x547b500 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%35:\l35:                                               \l  ret void\l}"];
}
