#ifndef ARCH_POWERPC_CPU_H
#define ARCH_POWERPC_CPU_H

#include <stdint.h>

#include <arch/powerpc/regs.h>
#include <lrt/assert.h>

#ifdef ARCH_PPC
#include <arch/powerpc/450/cpu.h>
#endif

static inline void 
cpu_relax(void)
{
        
}

static inline msr
get_msr(void)
{
  msr msr;
  asm volatile (
		"mfmsr %[msr]"
		: [msr] "=r" (msr)
		);
  return msr;
}

static inline void
set_msr(msr msr)
{
  asm volatile (
		"mtmsr %[msr]"
		:
		: [msr] "r" (msr)
		);
}

static inline void
set_ivpr(void *addr)
{
  asm volatile (
		"mtivpr %[addr]"
		:
		: [addr] "r" (addr)
		);
}

#define xstr(s) str(s)
#define str(s) #s

#define get_spr(spr)						\
  ({								\
  uint32_t val;							\
  asm volatile (						\
		"mfspr %[val]," xstr(spr)			\
		: [val] "=r" (val));				\
  val;								\
  })

#define set_spr(spr, val)			\
  asm volatile (				\
		"mtspr " xstr(spr) ",%[v]"	\
		:				\
		: [v] "r" (val));		

//From A2 Processor User's Manual
// Preliminary 1.03 page 296
typedef union {
  uint32_t val;
  struct {
    /* extern input interrupt directed to guest state */
    uint32_t extgs :1;
    /* data TLB error interrupt directed to guest state */
    uint32_t dtlbgs :1;
    /* instruction TLB error interrupt directed to guest state */
    uint32_t itlbgs :1;
    /* data storage interrupt directed to guest state */
    uint32_t dsigs :1;
    /* instruction storage interrupt directed to guest state*/
    uint32_t isigs :1; 
    /* disable hypervisor debug */
    uint32_t duvd :1; 
    /* interrupt computation mode */
    uint32_t icm :1; 
    /* guest interrupt computation mode */
    uint32_t gicm :1;
    /* disable TLB guest management instructions */
    uint32_t dgtmi :1;
    /* disable MAS interrupt updates for hypervisor*/
    uint32_t dmiuh :1; 
    uint32_t reserved0 :22;
  } __attribute__ ((packed));
} epcr;

STATIC_ASSERT(sizeof(epcr) == 4, "epcr struct packing issue");

typedef union {
  uint32_t val;
  struct {
    uint32_t en_dcr :1;
    uint32_t en_trace :1;
    uint32_t en_pc :1;
    uint32_t ifratsc :9;
    uint32_t ifrat :1;
    uint32_t dfratsc :9;
    uint32_t dfrat :1;
    uint32_t ucode_dis :1;
    uint32_t ap :4;
    uint32_t en_attn :1;
    uint32_t en_ditc :1;
    uint32_t en_icswx :1;
    uint32_t notlb :1;
  };
} ccr2;


static inline uint64_t 
read_timestamp(void)
{
  return get_spr(SPRN_TB);
}
  
STATIC_ASSERT(sizeof(ccr2) == 4, "ccr2 struct packing issue");

#endif
