// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/08/2023 21:10:35"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module clkand (
	ed,
	ch,
	m_clk);
input 	ed;
input 	ch;
output 	m_clk;

// Design Ports Information
// m_clk	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ed	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ch	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \ch~input_o ;
wire \ed~input_o ;
wire \m_clk~0_combout ;


// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \m_clk~output (
	.i(\m_clk~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(m_clk),
	.obar());
// synopsys translate_off
defparam \m_clk~output .bus_hold = "false";
defparam \m_clk~output .open_drain_output = "false";
defparam \m_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \ch~input (
	.i(ch),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ch~input_o ));
// synopsys translate_off
defparam \ch~input .bus_hold = "false";
defparam \ch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \ed~input (
	.i(ed),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ed~input_o ));
// synopsys translate_off
defparam \ed~input .bus_hold = "false";
defparam \ed~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N0
cyclonev_lcell_comb \m_clk~0 (
// Equation(s):
// \m_clk~0_combout  = ( !\ed~input_o  & ( \ch~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ch~input_o ),
	.datad(gnd),
	.datae(!\ed~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m_clk~0 .extended_lut = "off";
defparam \m_clk~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \m_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y32_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
