C:/Users/WAKED/Desktop/r32imv/branch.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/branch.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module branch_control
-- Importing package yarp_pkg

Top level modules:
	branch_control

} {} {}} C:/Users/WAKED/Desktop/r32imv/memory.sv {2 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/memory.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module memory
** Warning: C:/Users/WAKED/Desktop/r32imv/memory.sv(13): (vlog-13314) Defaulting port 'vec_data_wr_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	memory

} {} {}} C:/Users/WAKED/Desktop/r32imv/fetch.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/fetch.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fetch

Top level modules:
	fetch

} {} {}} C:/Users/WAKED/Desktop/r32imv/v_regfile.sv {2 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/v_regfile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module v_regfile
-- Importing package yarp_pkg
** Warning: C:/Users/WAKED/Desktop/r32imv/v_regfile.sv(26): (vlog-13314) Defaulting port 'rd_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	v_regfile

} {} {}} C:/Users/WAKED/Desktop/r32imv/tb_riscv_top.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/tb_riscv_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_riscv_top

Top level modules:
	tb_riscv_top

} {} {}} C:/Users/WAKED/Desktop/r32imv/valu.sv {2 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/valu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module valu
-- Importing package yarp_pkg
** Warning: C:/Users/WAKED/Desktop/r32imv/valu.sv(9): (vlog-13314) Defaulting port 'vec_a' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Users/WAKED/Desktop/r32imv/valu.sv(10): (vlog-13314) Defaulting port 'vec_b' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	valu

} {} {}} C:/Users/WAKED/Desktop/r32imv/control_unit.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/control_unit.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module control_unit
-- Importing package yarp_pkg

Top level modules:
	control_unit

} {} {}} C:/Users/WAKED/Desktop/r32imv/data_mem.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/data_mem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module data_mem
-- Importing package yarp_pkg

Top level modules:
	data_mem

} {} {}} C:/Users/WAKED/Desktop/r32imv/riscv_top.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/riscv_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module riscv_top
-- Importing package yarp_pkg

Top level modules:
	riscv_top

} {} {}} C:/Users/WAKED/Desktop/r32imv/instruction_memory.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/instruction_memory.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module instruction_memory

Top level modules:
	instruction_memory

} {} {}} C:/Users/WAKED/Desktop/r32imv/execute.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/execute.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module execute
-- Importing package yarp_pkg

Top level modules:
	execute

} {} {}} C:/Users/WAKED/Desktop/r32imv/decode.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/decode.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module decode
-- Importing package yarp_pkg

Top level modules:
	decode

} {} {}} C:/Users/WAKED/Desktop/r32imv/register_file.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/register_file.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register_file

Top level modules:
	register_file

} {} {}} C:/Users/WAKED/Desktop/r32imv/yarp_pkg.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/r32imv/yarp_pkg.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package yarp_pkg

Top level modules:
	--none--

} {} {}}
