#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 11 21:20:50 2020
# Process ID: 41579
# Current directory: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado
# Command line: vivado
# Log file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.log
# Journal file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP_RV32 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source TB_UART.tcl
run all
relaunch_sim
run 1000 us
relaunch_sim
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
run 1000 us
relaunch_sim
run 1000 us
relaunch_sim
relaunch_sim
run 1000 us
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run 1000 us
run 1000 us
run 1000 us
relaunch_sim
run 500 us
run 500 us
run 500 us
run 500 us
run 500 us
relaunch_sim
run all
run 500 us
run 500 us
close_sim
launch_simulation
source TB_UART.tcl
run all
run 500 us
run 500 us
run 500 us
relaunch_sim
run all
relaunch_sim
relaunch_sim
run 500 us
relaunch_sim
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
relaunch_sim
run 500 ns
relaunch_sim
run 500 ns
run 500 ps
relaunch_sim
run all
relaunch_sim
relaunch_sim
run 500 ns
run 500 ns
run 500 ns
run 500 ns
relaunch_sim
run 500 ns
run 500 ns
relaunch_sim
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
add_files -norecurse /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/DEMUX.v
refresh_design
write_schematic -format pdf -orientation portrait -force /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/top.pdf
write_schematic -format pdf -orientation landscape -force /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/top.pdf
refresh_design
refresh_design
refresh_design
export_ip_user_files -of_objects  [get_files /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/DEMUX.v] -no_script -reset -force -quiet
remove_files  /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/DEMUX.v
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
write_schematic -format pdf -orientation landscape -force /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/top.pdf
write_schematic -format pdf -orientation landscape -force /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/pdf/core.pdf
