# MIPS-CPU
Project of hardware course group in Tongji University.  
Based on FPGA(DIGILENT Nexys4 DDR) by Verilog.  
- [X] MIPS CPU-32
- [X] MIPS CPU-54
- [X] MP3 based on MIPS CPU-54
- [X] Pipeline CPU
- [X] 3-level Storage with MIPS CPU(to be updated)
