
. Module name, SLE, CFG, ARI1, BUFFER, MACC, RAM1K18, RAM64X18, GLOBAL, IO
. EvalBoardSandbox, 567, 714, 133, 0, 0, 0, 0, 2, 58
.	. CoreUARTapb_C0, 111, 137, 19, 0, 0, 0, 0, 0, 0
.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0, 111, 137, 19, 0, 0, 0, 0, 0, 0
.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s, 87, 116, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s, 41, 73, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s, 18, 27, 5, 0, 0, 0, 0, 0, 0
.	. EvalSandbox_MSS, 0, 159, 0, 0, 0, 0, 0, 2, 0
.	.	. CoreAPB3_Z2_layer0, 0, 24, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAPB3_MUXPTOB3, 0, 22, 0, 0, 0, 0, 0, 0, 0
.	.	. EvalSandbox_MSS_CCC_0_FCCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. EvalSandbox_MSS_MSS, 0, 135, 0, 0, 0, 0, 0, 1, 0
.	. IO_C0, 0, 0, 0, 0, 0, 0, 0, 0, 4
.	.	. IO_C0_IO_C0_0_IO, 0, 0, 0, 0, 0, 0, 0, 0, 4
.	. IO_C1, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. IO_C1_IO_C1_0_IO, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	. IO_UartTx, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	. IO_UartTx_IO_UartTx_0_IO, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_10, 76, 70, 19, 0, 0, 0, 0, 0, 0
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_10_0, 76, 69, 19, 0, 0, 0, 0, 0, 0
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_10_1, 76, 70, 19, 0, 0, 0, 0, 0, 0
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_10_2, 76, 69, 19, 0, 0, 0, 0, 0, 0
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_10_3, 76, 70, 19, 0, 0, 0, 0, 0, 0
.	. work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_10_4, 76, 70, 19, 0, 0, 0, 0, 0, 0