Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 2bfeb97602e744bf8950e829cfd5f775 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_7 -L zynq_ultra_ps_e_vip_v1_0_7 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Ultra96_behav xil_defaultlib.tb_Ultra96 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'CNT_SIGNAL' on this module [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/new/Ultra96.sv:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
