<h1>ComplexLogicModule using Verilog in VIVADO</h1>
<br>
<h3>Features</h3>
<ul>
    <li>DMUX module with one entry and 4 exits</li>
    <li>MUX module with 4 entries and one output</li>
    <li>Sum 2 entries with 3 bits, outputs 4 bits</li>
    <li>Counter the time of the Clock</li>
    <li>TOP for combing all the above modules</li>
    <li>Test for simulating the resulted scheme</li>
</ul>


<h2>Photos</h2>
<img src="image.png">
<br>
<img src="scheme.png">
<br>

<h2>Contact</h2>

<b> Email: mariusc0023@gmail.com </b>
