msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
msr_core.c::56  Error opening /dev/cpu/0/msr, check if msr module is loaded. 
: Permission denied
Error in initialization. Exiting.
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=13, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=11, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=13, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=14, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=13, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=12, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=14, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=10, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][1]=12, cpu=0, core=1 cpu+core=1 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=15, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=16, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=14, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=13, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=15, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=11, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][2]=13, cpu=0, core=2 cpu+core=2 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=17, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=15, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=16, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=14, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=16, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=12, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][3]=14, cpu=0, core=3 cpu+core=3 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=15, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=18, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=19, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=17, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=15, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=16, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=17, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][4]=13, cpu=0, core=4 cpu+core=4 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=18, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=19, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=16, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=17, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=18, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=19, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][5]=14, cpu=0, core=5 cpu+core=5 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=21, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=21, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=17, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=18, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][6]=15, cpu=0, core=6 cpu+core=6 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=22, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=22, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=21, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][7]=16, cpu=0, core=7 cpu+core=7 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=23, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=23, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=24, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=19, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=20, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=22, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=24, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=25, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=20, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=21, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=23, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][1]=18, cpu=1, core=1 cpu+core=9 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=25, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=26, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=21, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=22, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=24, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][2]=19, cpu=1, core=2 cpu+core=10 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[1][6]=26, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=27, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=27, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
writemsr: Verification successful. core_fd[1][4]=22, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=23, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=25, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][3]=20, cpu=1, core=3 cpu+core=11 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][5]=23, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=24, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=26, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][4]=21, cpu=1, core=4 cpu+core=12 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][6]=24, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][6]=25, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=27, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][5]=22, cpu=1, core=5 cpu+core=13 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
writemsr: Verification successful. core_fd[1][7]=25, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
writemsr: Verification successful. core_fd[1][7]=26, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[0][0]=12, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][6]=23, cpu=1, core=6 cpu+core=14 msr=409 (0x199).
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[0][0]=10, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[0][0]=11, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
writemsr: Verification successful. core_fd[1][7]=24, cpu=1, core=7 cpu+core=15 msr=409 (0x199).
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][0]=20, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 0
writemsr: Verification successful. core_fd[0][0]=9, cpu=0, core=0 cpu+core=0 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 0
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 0
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=18, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=19, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::212 setting MSR_PKG_POWER_LIMIT to 0x38208 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
writemsr: Verification successful. core_fd[1][0]=17, cpu=1, core=0 cpu+core=8 msr=1552 (0x610).
msr_opt.c::217 setting MSR_PP0_POWER_LIMIT to 0x0 on cpu 1
msr_opt.c::223 setting MSR_DRAM_POWER_LIMIT to 0x0 on cpu 1
slurmd[rzmerl117]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl131]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl39]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl117]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl39]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl131]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl31]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl31]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl115]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl115]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl76]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl76]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl128]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl92]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl128]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl50]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl72]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl92]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl52]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl99]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl27]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl50]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl72]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl136]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl52]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl99]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl27]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl136]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl63]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
slurmd[rzmerl63]: *** STEP 664528.779 KILLED AT 2013-01-12T04:41:10 WITH SIGNAL 9 ***
