<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter\impl\gwsynthesis\Mod_99_BCDCounter.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Mod_99_BCDCounter\src\Mod_99_BCDCounter.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun 12 05:24:29 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>96</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>57</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>400.000</td>
<td>2.500
<td>0.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2000.000</td>
<td>0.500
<td>0.000</td>
<td>1000.000</td>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT</td>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10000.000</td>
<td>0.100
<td>0.000</td>
<td>5000.000</td>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50000.000</td>
<td>0.020
<td>0.000</td>
<td>25000.000</td>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>250000.000</td>
<td>0.004
<td>0.000</td>
<td>125000.000</td>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2000000.000</td>
<td>0.001
<td>0.000</td>
<td>1000000.000</td>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>0.001(MHz)</td>
<td>173.913(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1999994.250</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>5.274</td>
</tr>
<tr>
<td>2</td>
<td>1999995.000</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>4.621</td>
</tr>
<tr>
<td>3</td>
<td>1999995.375</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
<td>mod_99_bcd_counter/units_state_reg_0_s3/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>4.499</td>
</tr>
<tr>
<td>4</td>
<td>1999995.375</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>4.499</td>
</tr>
<tr>
<td>5</td>
<td>1999995.375</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>4.398</td>
</tr>
<tr>
<td>6</td>
<td>1999995.375</td>
<td>debouncer_inst/state_reg_0_s0/Q</td>
<td>debouncer_inst/state_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>4.220</td>
</tr>
<tr>
<td>7</td>
<td>1999995.750</td>
<td>debouncer_inst/state_reg_0_s0/Q</td>
<td>debouncer_inst/state_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>3.854</td>
</tr>
<tr>
<td>8</td>
<td>1999996.375</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>3.311</td>
</tr>
<tr>
<td>9</td>
<td>1999996.375</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>3.722</td>
</tr>
<tr>
<td>10</td>
<td>1999996.375</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>3.722</td>
</tr>
<tr>
<td>11</td>
<td>1999996.250</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>3.339</td>
</tr>
<tr>
<td>12</td>
<td>1999996.375</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>3.139</td>
</tr>
<tr>
<td>13</td>
<td>1999996.750</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>3.361</td>
</tr>
<tr>
<td>14</td>
<td>1999996.750</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>3.361</td>
</tr>
<tr>
<td>15</td>
<td>1999996.875</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/Q</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>2.744</td>
</tr>
<tr>
<td>16</td>
<td>1999996.875</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/Q</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>2.744</td>
</tr>
<tr>
<td>17</td>
<td>1999997.250</td>
<td>debouncer_inst/state_reg_0_s0/Q</td>
<td>debouncer_inst/timer_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>2.328</td>
</tr>
<tr>
<td>18</td>
<td>1999997.250</td>
<td>debouncer_inst/state_reg_0_s0/Q</td>
<td>debouncer_inst/timer_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>2.328</td>
</tr>
<tr>
<td>19</td>
<td>1999997.500</td>
<td>pulsenarrower_inst/state_narrow_s0/Q</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>2.472</td>
</tr>
<tr>
<td>20</td>
<td>1999997.625</td>
<td>debouncer_inst/state_reg_1_s0/Q</td>
<td>pulsenarrower_inst/state_narrow_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>1.944</td>
</tr>
<tr>
<td>21</td>
<td>1999997.875</td>
<td>pulsenarrower_inst/state_narrow_s0/Q</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>2.105</td>
</tr>
<tr>
<td>22</td>
<td>1999997.875</td>
<td>pulsenarrower_inst/state_narrow_s0/Q</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>2.105</td>
</tr>
<tr>
<td>23</td>
<td>1999998.375</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/Q</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>1.268</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1/Q</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>debouncer_inst/timer_reg_0_s0/Q</td>
<td>debouncer_inst/timer_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>mod_99_bcd_counter/units_state_reg_0_s3/Q</td>
<td>mod_99_bcd_counter/units_state_reg_0_s3/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.711</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/Q</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>7</td>
<td>0.892</td>
<td>debouncer_inst/state_reg_0_s0/Q</td>
<td>debouncer_inst/state_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>8</td>
<td>0.893</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>9</td>
<td>0.895</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/Q</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>10</td>
<td>0.943</td>
<td>pulsenarrower_inst/state_narrow_s0/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
<tr>
<td>11</td>
<td>0.964</td>
<td>debouncer_inst/state_reg_1_s0/Q</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.964</td>
</tr>
<tr>
<td>12</td>
<td>1.060</td>
<td>debouncer_inst/timer_reg_1_s0/Q</td>
<td>debouncer_inst/timer_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>13</td>
<td>1.061</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>14</td>
<td>1.062</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/Q</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>15</td>
<td>1.065</td>
<td>debouncer_inst/state_reg_1_s0/Q</td>
<td>debouncer_inst/state_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.065</td>
</tr>
<tr>
<td>16</td>
<td>1.183</td>
<td>debouncer_inst/state_reg_1_s0/Q</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.198</td>
</tr>
<tr>
<td>17</td>
<td>1.183</td>
<td>debouncer_inst/state_reg_1_s0/Q</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.198</td>
</tr>
<tr>
<td>18</td>
<td>1.206</td>
<td>debouncer_inst/state_reg_1_s0/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.221</td>
</tr>
<tr>
<td>19</td>
<td>1.206</td>
<td>debouncer_inst/state_reg_1_s0/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.221</td>
</tr>
<tr>
<td>20</td>
<td>1.239</td>
<td>debouncer_inst/state_reg_1_s0/Q</td>
<td>pulsenarrower_inst/state_narrow_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.239</td>
</tr>
<tr>
<td>21</td>
<td>1.447</td>
<td>debouncer_inst/state_reg_1_s0/Q</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.462</td>
</tr>
<tr>
<td>22</td>
<td>1.464</td>
<td>debouncer_inst/state_reg_1_s0/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.479</td>
</tr>
<tr>
<td>23</td>
<td>1.464</td>
<td>debouncer_inst/state_reg_1_s0/Q</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.479</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>debouncer_inst/timer_reg_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>debouncer_inst/timer_reg_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999994.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.076</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>mod_99_bcd_counter/n52_s4/I0</td>
</tr>
<tr>
<td>3.102</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n52_s4/F</td>
</tr>
<tr>
<td>3.524</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>mod_99_bcd_counter/n52_s5/I0</td>
</tr>
<tr>
<td>4.623</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n52_s5/F</td>
</tr>
<tr>
<td>4.965</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mod_99_bcd_counter/n50_s1/I3</td>
</tr>
<tr>
<td>6.064</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n50_s1/F</td>
</tr>
<tr>
<td>6.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 61.131%; route: 1.592, 30.178%; tC2Q: 0.458, 8.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999995.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.076</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>mod_99_bcd_counter/n52_s4/I0</td>
</tr>
<tr>
<td>3.102</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n52_s4/F</td>
</tr>
<tr>
<td>3.524</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>mod_99_bcd_counter/n52_s5/I0</td>
</tr>
<tr>
<td>4.585</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n52_s5/F</td>
</tr>
<tr>
<td>4.589</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>mod_99_bcd_counter/n51_s1/I2</td>
</tr>
<tr>
<td>5.411</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n51_s1/F</td>
</tr>
<tr>
<td>5.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 62.952%; route: 1.254, 27.130%; tC2Q: 0.458, 9.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999995.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s3/I1</td>
</tr>
<tr>
<td>2.739</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s3/F</td>
</tr>
<tr>
<td>3.162</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>mod_99_bcd_counter/n26_s4/I0</td>
</tr>
<tr>
<td>4.223</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n26_s4/F</td>
</tr>
<tr>
<td>4.229</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>mod_99_bcd_counter/n29_s4/I1</td>
</tr>
<tr>
<td>5.290</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n29_s4/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>mod_99_bcd_counter/units_state_reg_0_s3/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>mod_99_bcd_counter/units_state_reg_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.183, 70.742%; route: 0.858, 19.072%; tC2Q: 0.458, 10.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999995.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s3/I1</td>
</tr>
<tr>
<td>2.739</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s3/F</td>
</tr>
<tr>
<td>3.162</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>mod_99_bcd_counter/n26_s4/I0</td>
</tr>
<tr>
<td>4.223</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n26_s4/F</td>
</tr>
<tr>
<td>4.229</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>mod_99_bcd_counter/n27_s1/I3</td>
</tr>
<tr>
<td>5.290</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n27_s1/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.183, 70.742%; route: 0.858, 19.072%; tC2Q: 0.458, 10.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999995.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s3/I1</td>
</tr>
<tr>
<td>2.739</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s3/F</td>
</tr>
<tr>
<td>3.162</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>mod_99_bcd_counter/n26_s4/I0</td>
</tr>
<tr>
<td>4.223</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n26_s4/F</td>
</tr>
<tr>
<td>4.563</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/n28_s1/I2</td>
</tr>
<tr>
<td>5.188</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n28_s1/F</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.747, 62.463%; route: 1.192, 27.115%; tC2Q: 0.458, 10.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999995.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>debouncer_inst/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.092</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>debouncer_inst/state_next_1_s7/I0</td>
</tr>
<tr>
<td>3.124</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">debouncer_inst/state_next_1_s7/F</td>
</tr>
<tr>
<td>3.949</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_next_1_s6/I2</td>
</tr>
<tr>
<td>5.010</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">debouncer_inst/state_next_1_s6/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.093, 49.598%; route: 1.669, 39.541%; tC2Q: 0.458, 10.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999995.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>debouncer_inst/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.092</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>debouncer_inst/state_next_1_s7/I0</td>
</tr>
<tr>
<td>3.124</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">debouncer_inst/state_next_1_s7/F</td>
</tr>
<tr>
<td>3.618</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>debouncer_inst/state_next_0_s4/I3</td>
</tr>
<tr>
<td>4.644</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">debouncer_inst/state_next_0_s4/F</td>
</tr>
<tr>
<td>4.644</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>debouncer_inst/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>debouncer_inst/state_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 53.397%; route: 1.338, 34.710%; tC2Q: 0.458, 11.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999996.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>mod_99_bcd_counter/n26_s2/I1</td>
</tr>
<tr>
<td>2.739</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n26_s2/F</td>
</tr>
<tr>
<td>3.076</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mod_99_bcd_counter/n26_s5/I0</td>
</tr>
<tr>
<td>4.102</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n26_s5/F</td>
</tr>
<tr>
<td>4.102</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.087, 63.029%; route: 0.766, 23.129%; tC2Q: 0.458, 13.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999996.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s3/I1</td>
</tr>
<tr>
<td>2.739</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s3/F</td>
</tr>
<tr>
<td>2.745</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s4/I2</td>
</tr>
<tr>
<td>3.806</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s4/F</td>
</tr>
<tr>
<td>4.512</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.122, 57.020%; route: 1.141, 30.664%; tC2Q: 0.458, 12.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999996.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s3/I1</td>
</tr>
<tr>
<td>2.739</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s3/F</td>
</tr>
<tr>
<td>2.745</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s4/I2</td>
</tr>
<tr>
<td>3.806</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s4/F</td>
</tr>
<tr>
<td>4.512</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.122, 57.020%; route: 1.141, 30.664%; tC2Q: 0.458, 12.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999996.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.076</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>mod_99_bcd_counter/n49_s2/I1</td>
</tr>
<tr>
<td>3.102</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n49_s2/F</td>
</tr>
<tr>
<td>3.104</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>mod_99_bcd_counter/n49_s3/I0</td>
</tr>
<tr>
<td>4.130</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n49_s3/F</td>
</tr>
<tr>
<td>4.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 61.450%; route: 0.829, 24.824%; tC2Q: 0.458, 13.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999996.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.076</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>mod_99_bcd_counter/n52_s4/I0</td>
</tr>
<tr>
<td>3.102</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n52_s4/F</td>
</tr>
<tr>
<td>3.108</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/n52_s6/I1</td>
</tr>
<tr>
<td>3.930</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n52_s6/F</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.848, 58.869%; route: 0.833, 26.530%; tC2Q: 0.458, 14.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999996.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s3/I1</td>
</tr>
<tr>
<td>2.739</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s3/F</td>
</tr>
<tr>
<td>2.745</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s4/I2</td>
</tr>
<tr>
<td>3.806</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s4/F</td>
</tr>
<tr>
<td>4.152</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.122, 63.131%; route: 0.781, 23.233%; tC2Q: 0.458, 13.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999996.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s3/I1</td>
</tr>
<tr>
<td>2.739</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s3/F</td>
</tr>
<tr>
<td>2.745</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s4/I2</td>
</tr>
<tr>
<td>3.806</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s4/F</td>
</tr>
<tr>
<td>4.152</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.122, 63.131%; route: 0.781, 23.233%; tC2Q: 0.458, 13.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999996.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.732</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>controlsevensegmentled_inst/n25_s0/I0</td>
</tr>
<tr>
<td>3.534</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">controlsevensegmentled_inst/n25_s0/F</td>
</tr>
<tr>
<td>3.534</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 29.232%; route: 1.483, 54.063%; tC2Q: 0.458, 16.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999996.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.732</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>controlsevensegmentled_inst/n26_s0/I0</td>
</tr>
<tr>
<td>3.534</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">controlsevensegmentled_inst/n26_s0/F</td>
</tr>
<tr>
<td>3.534</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 29.232%; route: 1.483, 54.063%; tC2Q: 0.458, 16.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999997.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst/timer_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>debouncer_inst/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.092</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>debouncer_inst/timer_next_1_s1/I2</td>
</tr>
<tr>
<td>3.118</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">debouncer_inst/timer_next_1_s1/F</td>
</tr>
<tr>
<td>3.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst/timer_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>debouncer_inst/timer_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>debouncer_inst/timer_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 44.081%; route: 0.843, 36.227%; tC2Q: 0.458, 19.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999997.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst/timer_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>debouncer_inst/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.092</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>debouncer_inst/timer_next_0_s2/I1</td>
</tr>
<tr>
<td>3.118</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">debouncer_inst/timer_next_0_s2/F</td>
</tr>
<tr>
<td>3.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">debouncer_inst/timer_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>debouncer_inst/timer_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>debouncer_inst/timer_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 44.081%; route: 0.843, 36.227%; tC2Q: 0.458, 19.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999997.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>pulsenarrower_inst/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst/state_narrow_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s4/I0</td>
</tr>
<tr>
<td>2.557</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/units_state_reg_2_s4/F</td>
</tr>
<tr>
<td>3.262</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 32.442%; route: 1.212, 49.018%; tC2Q: 0.458, 18.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999997.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pulsenarrower_inst/state_narrow_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.735</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst/state_narrow_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>pulsenarrower_inst/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>pulsenarrower_inst/state_narrow_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.486, 76.428%; tC2Q: 0.458, 23.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999997.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>pulsenarrower_inst/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst/state_narrow_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s4/I0</td>
</tr>
<tr>
<td>2.557</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/units_state_reg_2_s4/F</td>
</tr>
<tr>
<td>2.895</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 38.109%; route: 0.844, 40.113%; tC2Q: 0.458, 21.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999997.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>pulsenarrower_inst/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst/state_narrow_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s4/I0</td>
</tr>
<tr>
<td>2.557</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/units_state_reg_2_s4/F</td>
</tr>
<tr>
<td>2.895</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 38.109%; route: 0.844, 40.113%; tC2Q: 0.458, 21.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999998.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.256</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>controlsevensegmentled_inst/n27_s2/I0</td>
</tr>
<tr>
<td>2.058</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">controlsevensegmentled_inst/n27_s2/F</td>
</tr>
<tr>
<td>2.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 63.242%; route: 0.008, 0.616%; tC2Q: 0.458, 36.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_2_s1/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>mod_99_bcd_counter/n27_s1/I2</td>
</tr>
<tr>
<td>1.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n27_s1/F</td>
</tr>
<tr>
<td>1.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/timer_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst/timer_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>debouncer_inst/timer_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">debouncer_inst/timer_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>debouncer_inst/timer_next_0_s2/I0</td>
</tr>
<tr>
<td>1.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">debouncer_inst/timer_next_0_s2/F</td>
</tr>
<tr>
<td>1.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">debouncer_inst/timer_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>debouncer_inst/timer_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>debouncer_inst/timer_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/units_state_reg_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>mod_99_bcd_counter/units_state_reg_0_s3/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_0_s3/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>mod_99_bcd_counter/n29_s4/I0</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n29_s4/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>mod_99_bcd_counter/units_state_reg_0_s3/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>mod_99_bcd_counter/units_state_reg_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/n52_s6/I0</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n52_s6/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>mod_99_bcd_counter/n51_s1/I0</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n51_s1/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>controlsevensegmentled_inst/n25_s0/I2</td>
</tr>
<tr>
<td>1.443</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">controlsevensegmentled_inst/n25_s0/F</td>
</tr>
<tr>
<td>1.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>debouncer_inst/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>debouncer_inst/state_next_0_s4/I0</td>
</tr>
<tr>
<td>1.623</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">debouncer_inst/state_next_0_s4/F</td>
</tr>
<tr>
<td>1.623</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>debouncer_inst/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>debouncer_inst/state_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mod_99_bcd_counter/n50_s1/I2</td>
</tr>
<tr>
<td>1.624</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n50_s1/F</td>
</tr>
<tr>
<td>1.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>controlsevensegmentled_inst/n27_s2/I0</td>
</tr>
<tr>
<td>1.627</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">controlsevensegmentled_inst/n27_s2/F</td>
</tr>
<tr>
<td>1.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>pulsenarrower_inst/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst/state_narrow_s0/Q</td>
</tr>
<tr>
<td>1.302</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>mod_99_bcd_counter/n49_s3/I2</td>
</tr>
<tr>
<td>1.674</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n49_s3/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.447%; route: 0.238, 25.207%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mod_99_bcd_counter/n26_s5/I3</td>
</tr>
<tr>
<td>1.695</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n26_s5/F</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.607%; route: 0.258, 26.799%; tC2Q: 0.333, 34.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/timer_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst/timer_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>debouncer_inst/timer_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst/timer_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>debouncer_inst/timer_next_1_s1/I1</td>
</tr>
<tr>
<td>1.791</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">debouncer_inst/timer_next_1_s1/F</td>
</tr>
<tr>
<td>1.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst/timer_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>debouncer_inst/timer_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>debouncer_inst/timer_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/n28_s1/I0</td>
</tr>
<tr>
<td>1.792</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/n28_s1/F</td>
</tr>
<tr>
<td>1.792</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>controlsevensegmentled_inst/n26_s0/I1</td>
</tr>
<tr>
<td>1.793</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">controlsevensegmentled_inst/n26_s0/F</td>
</tr>
<tr>
<td>1.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_next_1_s6/I0</td>
</tr>
<tr>
<td>1.797</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">debouncer_inst/state_next_1_s6/F</td>
</tr>
<tr>
<td>1.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.154%; route: 0.006, 0.554%; tC2Q: 0.333, 31.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.306</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s4/I1</td>
</tr>
<tr>
<td>1.691</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/units_state_reg_2_s4/F</td>
</tr>
<tr>
<td>1.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>mod_99_bcd_counter/units_state_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 32.141%; route: 0.479, 40.031%; tC2Q: 0.333, 27.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.306</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s4/I1</td>
</tr>
<tr>
<td>1.691</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/units_state_reg_2_s4/F</td>
</tr>
<tr>
<td>1.929</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 32.141%; route: 0.479, 40.031%; tC2Q: 0.333, 27.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s4/I1</td>
</tr>
<tr>
<td>1.708</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s4/F</td>
</tr>
<tr>
<td>1.952</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 31.528%; route: 0.503, 41.176%; tC2Q: 0.333, 27.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s4/I1</td>
</tr>
<tr>
<td>1.708</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s4/F</td>
</tr>
<tr>
<td>1.952</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 31.528%; route: 0.503, 41.176%; tC2Q: 0.333, 27.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pulsenarrower_inst/state_narrow_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.971</td>
<td>0.906</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst/state_narrow_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>pulsenarrower_inst/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>pulsenarrower_inst/state_narrow_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.906, 73.105%; tC2Q: 0.333, 26.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.306</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>mod_99_bcd_counter/units_state_reg_2_s4/I1</td>
</tr>
<tr>
<td>1.691</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/units_state_reg_2_s4/F</td>
</tr>
<tr>
<td>2.193</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/units_state_reg_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>mod_99_bcd_counter/units_state_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 26.341%; route: 0.743, 50.852%; tC2Q: 0.333, 22.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s4/I1</td>
</tr>
<tr>
<td>1.708</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s4/F</td>
</tr>
<tr>
<td>2.210</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>mod_99_bcd_counter/tens_state_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 26.037%; route: 0.760, 51.421%; tC2Q: 0.333, 22.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s4/I1</td>
</tr>
<tr>
<td>1.708</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">mod_99_bcd_counter/tens_state_reg_3_s4/F</td>
</tr>
<tr>
<td>2.210</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">mod_99_bcd_counter/tens_state_reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>mod_99_bcd_counter/tens_state_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 26.037%; route: 0.760, 51.421%; tC2Q: 0.333, 22.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debouncer_inst/timer_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>debouncer_inst/timer_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>debouncer_inst/timer_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debouncer_inst/timer_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>debouncer_inst/timer_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>debouncer_inst/timer_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>mod_99_bcd_counter/tens_state_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.813</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.813</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.813</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>17</td>
<td>sseg_counter_reg[0]</td>
<td>1999996.750</td>
<td>1.483</td>
</tr>
<tr>
<td>16</td>
<td>sseg_counter_reg[1]</td>
<td>1999997.750</td>
<td>1.488</td>
</tr>
<tr>
<td>16</td>
<td>clk</td>
<td>1999994.250</td>
<td>0.257</td>
</tr>
<tr>
<td>15</td>
<td>sseg_counter_reg[2]</td>
<td>1999998.500</td>
<td>1.502</td>
</tr>
<tr>
<td>11</td>
<td>state_reg[1]</td>
<td>1999996.625</td>
<td>1.486</td>
</tr>
<tr>
<td>8</td>
<td>state_narrow</td>
<td>1999996.375</td>
<td>0.506</td>
</tr>
<tr>
<td>6</td>
<td>unit[0]</td>
<td>1999995.125</td>
<td>1.318</td>
</tr>
<tr>
<td>6</td>
<td>tens[0]</td>
<td>1999994.250</td>
<td>0.827</td>
</tr>
<tr>
<td>5</td>
<td>unit[1]</td>
<td>1999995.000</td>
<td>1.318</td>
</tr>
<tr>
<td>5</td>
<td>tens[1]</td>
<td>1999995.125</td>
<td>0.981</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C23</td>
<td>72.22%</td>
</tr>
<tr>
<td>R15C21</td>
<td>69.44%</td>
</tr>
<tr>
<td>R15C22</td>
<td>55.56%</td>
</tr>
<tr>
<td>R15C27</td>
<td>31.94%</td>
</tr>
<tr>
<td>R15C32</td>
<td>22.22%</td>
</tr>
<tr>
<td>R15C26</td>
<td>22.22%</td>
</tr>
<tr>
<td>R15C31</td>
<td>15.28%</td>
</tr>
<tr>
<td>R15C24</td>
<td>11.11%</td>
</tr>
<tr>
<td>R15C29</td>
<td>9.72%</td>
</tr>
<tr>
<td>R15C28</td>
<td>8.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
