Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat May 11 20:58:34 2024
| Host         : zez running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   120 |
|    Minimum number of control sets                        |   120 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   363 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   120 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             366 |          108 |
| No           | No                    | Yes                    |             132 |           42 |
| No           | Yes                   | No                     |             357 |           96 |
| Yes          | No                    | No                     |              93 |           30 |
| Yes          | No                    | Yes                    |             118 |           28 |
| Yes          | Yes                   | No                     |             787 |          225 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                              Clock Signal                              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                         | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                       | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
| ~design_1_i/state_wait_0/U0/pressed                                    |                                                                                                                                                                                                                                                          | design_1_i/state_wait_0/U0/active_reg_i_3_n_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/state_wait_0/U0/pressed_reg_i_2_n_0                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  state_IBUF                                                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/Game_0/U0/GDebouncer0/Debouncer3/Debouncing_FF2/click_BUFG |                                                                                                                                                                                                                                                          | design_1_i/Game_0/U0/Comparer0/clear                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    |                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         | design_1_i/Game_0/U0/Comparer0/E[0]                                                                                                                                                                                                                      | design_1_i/Game_0/U0/Comparer0/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         | design_1_i/Game_0/U0/LedShow0/leds0                                                                                                                                                                                                                      | design_1_i/Game_0/U0/LedShow0/sm_s0_2_sn_1                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/leds[3]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_done                                                                                                                                                     | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/rom_ptr_ff[4]_i_1_n_0                                                                                                                                            | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    |                                                                                                                                                                                                                                                          | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                       |                3 |             15 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                                         | design_1_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                 | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                                         | design_1_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             27 |         2.45 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | design_1_i/Game_0/U0/GDebouncer0/Debouncer1/clock_enable_generator/counter[0]_i_1__0_n_0                                                                                                                                                |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | design_1_i/Game_0/U0/GDebouncer0/Debouncer2/clock_enable_generator/counter[0]_i_1__1_n_0                                                                                                                                                |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | design_1_i/Game_0/U0/GDebouncer0/Debouncer3/clock_enable_generator/counter[0]_i_1__2_n_0                                                                                                                                                |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          | design_1_i/Game_0/U0/GDebouncer0/Debouncer0/clock_enable_generator/counter[0]_i_1_n_0                                                                                                                                                   |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |         3.44 |
|  clk_IBUF_BUFG                                                         | design_1_i/Game_0/U0/LedShow0/counter10                                                                                                                                                                                                                  | design_1_i/Game_0/U0/LedShow0/counter1[0]_i_1_n_0                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0                                                                                                                                         | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/Game_0/U0/GDebouncer0/Debouncer3/Debouncing_FF2/click_BUFG | design_1_i/Game_0/U0/GDebouncer0/Debouncer0/Debouncing_FF1/Q_reg_2                                                                                                                                                                                       | design_1_i/Game_0/U0/Comparer0/clear                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                 | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                         |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0                                                                                                                                                   | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_rd                                                                                                                                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0                                                                                                                                                  | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0                                                                                                                       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                                         | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/complete                                                                                                                                                                                                     | design_1_i/Init_0/U0/Init_v1_0_S00_AXI_inst/complete_0                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0                                                                                                                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                                         | design_1_i/Game_0/U0/LedShow0/counter20                                                                                                                                                                                                                  | design_1_i/Game_0/U0/LedShow0/counter2[31]_i_1_n_0                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                                         | design_1_i/state_results_0/U0/complete                                                                                                                                                                                                                   | design_1_i/state_results_0/U0/complete_0                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |         3.09 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             63 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                                                                                                                                                    | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |               23 |             64 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    |                                                                                                                                                                                                                                                          | design_1_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                 |               31 |            118 |         3.81 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               42 |            150 |         3.57 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               69 |            259 |         3.75 |
+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


