FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC\G";
2"VEE\G";
3"GND\G";
4"VCC\G";
5"EXT_PED_OUT";
6"GND\G";
7"ECAL_ACTIVE_ECL_N";
8"ECAL_ACTIVE_ECL_P";
9"VTT\G";
10"EXT_PED_IN";
11"GT";
12"GND\G";
13"UN$1$LEDL$I3$A";
14"ECAL_ACTIVE";
15"VCC\G";
%"MC10H124"
"1","(-1425,2800)","0","ecl","I1";
;
$LOCATION"U31"
CDS_LOCATION"U31"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
ROOM"ECAL_CONTROL";
"COMMON"
$PN"8"15;
"GND"
$PN"20"12;
"VCC"
$PN"12"4;
"VEE"
$PN"10"2;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"7;
"D_OUT"
$PN"18"0;
"C_OUT"
$PN"19"0;
"B_OUT"
$PN"2"0;
"A_OUT"
$PN"3"8;
"D_IN"
$PN"14"0;
"C_IN"
$PN"13"0;
"B_IN"
$PN"9"0;
"A_IN"
$PN"7"14;
%"INPORT"
"1","(-2450,3050)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard"
ROOM"ECAL_CONTROL";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"14;
%"INPORT"
"1","(-950,2950)","0","standard","I11";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"ECAL_CONTROL";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"11;
%"INPORT"
"1","(-1000,2875)","0","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE"
ROOM"ECAL_CONTROL";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"10;
%"OUTPORT"
"1","(1275,2925)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard"
ROOM"ECAL_CONTROL";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"5;
%"CSMD0603"
"1","(-1650,2400)","0","capacitors","I14";
;
$LOCATION"C38"
CDS_LOCATION"C38"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
SLOPE"CSMAX"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
DIST"FLAT"
IC"UNDEF"
POSTOL"10%"
ROOM"ECAL_CONTROL";
"B<0>"
$PN"2"12;
"A<0>"
$PN"1"4;
%"CSMD0603"
"1","(-1175,2400)","0","capacitors","I15";
;
$LOCATION"C39"
CDS_LOCATION"C39"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0603"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
ROOM"ECAL_CONTROL";
"B<0>"
$PN"2"2;
"A<0>"
$PN"1"12;
%"CSMD0603"
"1","(125,3350)","0","capacitors","I16";
;
$LOCATION"C40"
CDS_LOCATION"C40"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
POSTOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
ROOM"ECAL_CONTROL";
"B<0>"
$PN"2"1;
"A<0>"
$PN"1"6;
%"RSMD0805"
"1","(-325,1550)","1","resistors","I17";
;
$LOCATION"R31"
CDS_LOCATION"R31"
$SEC"1"
CDS_SEC"1"
VALUE"50"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
POSTOL"5%"
CDS_LIB"resistors"
ROOM"ECAL_CONTROL";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"10;
%"MC10H104"
"1","(100,2800)","0","ecl","I2";
;
$LOCATION"U32"
CDS_LOCATION"U32"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200"
CDS_LIB"ecl"
ROOM"ECAL_CONTROL";
"VEE"
$PN"10"1;
"GND2"
$PN"20"6;
"GND1"
$PN"2"6;
"Q4* \B"
$PN"12"0;
"Q4"
$PN"19"0;
"Q3"
$PN"18"0;
"Q2"
$PN"4"5;
"Q1"
$PN"3"5;
"B4"
$PN"17"0;
"B3"
$PN"14"0;
"B2"
$PN"9"10;
"B1"
$PN"7"11;
"A4"
$PN"15"0;
"A3"
$PN"13"0;
"A2"
$PN"8"7;
"A1"
$PN"5"8;
%"LED_L"
"1","(-1775,3475)","0","misc","I3";
;
$LOCATION"D4"
CDS_LOCATION"D4"
$SEC"1"
CDS_SEC"1"
ABBREV"LED"
TITLE"LED"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"misc"
ROOM"ECAL_CONTROL";
"A\NAC"
$PN"2"13;
"B\NAC"
$PN"1"3;
%"RSMD0805"
"1","(-1775,3275)","1","resistors","I4";
;
$LOCATION"R28"
CDS_LOCATION"R28"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
POSTOL"5%"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
SLOPE"RSMAX"
CDS_LIB"resistors"
ROOM"ECAL_CONTROL";
"A<0>"
$PN"1"14;
"B<0>"
$PN"2"13;
%"RSMD0805"
"1","(-400,2025)","1","resistors","I5";
;
$LOCATION"R29"
CDS_LOCATION"R29"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
ROOM"ECAL_CONTROL";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"7;
%"RSMD0805"
"1","(-375,1850)","1","resistors","I6";
;
$LOCATION"R30"
CDS_LOCATION"R30"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
ROOM"ECAL_CONTROL";
"A<0>"
$PN"1"9;
"B<0>"
$PN"2"8;
END.
