// Seed: 3585260822
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout tri0 id_2;
  inout wire id_1;
  always_ff @(id_4 or negedge "") begin : LABEL_0
    wait (id_1 - 1'd0);
  end
  assign id_2 = -1'h0;
  logic id_5 = 1 == 1, id_6;
  wire  id_7;
  logic id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd49
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4
  );
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  wire [id_1 : -1] id_5 = id_5;
endmodule
