#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Feb  3 10:52:29 2020
# Process ID: 14870
# Log file: /home/clvrpny/ecen449/lab02/lab02.runs/impl_1/led_sw_wrapper.vdi
# Journal file: /home/clvrpny/ecen449/lab02/lab02.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source led_sw_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/led_sw_microblaze_0_0.xdc] for cell 'led_sw_i/microblaze_0/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_microblaze_0_0/led_sw_microblaze_0_0.xdc] for cell 'led_sw_i/microblaze_0/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/led_sw_dlmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_dlmb_v10_0/led_sw_dlmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/led_sw_ilmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_ilmb_v10_0/led_sw_ilmb_v10_0.xdc] for cell 'led_sw_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc] for cell 'led_sw_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1651.535 ; gain = 452.508 ; free physical = 1558 ; free virtual = 5300
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_mdm_1_0/led_sw_mdm_1_0.xdc] for cell 'led_sw_i/mdm_1/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_board.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0_board.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_clk_wiz_1_0/led_sw_clk_wiz_1_0.xdc] for cell 'led_sw_i/clk_wiz_1/inst'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0_board.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0_board.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_rst_clk_wiz_1_100M_0/led_sw_rst_clk_wiz_1_100M_0.xdc] for cell 'led_sw_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_1_0/led_sw_axi_gpio_1_0_board.xdc] for cell 'led_sw_i/sws/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_1_0/led_sw_axi_gpio_1_0_board.xdc] for cell 'led_sw_i/sws/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_1_0/led_sw_axi_gpio_1_0.xdc] for cell 'led_sw_i/sws/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_1_0/led_sw_axi_gpio_1_0.xdc] for cell 'led_sw_i/sws/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_2/led_sw_axi_gpio_0_2_board.xdc] for cell 'led_sw_i/led/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_2/led_sw_axi_gpio_0_2_board.xdc] for cell 'led_sw_i/led/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_2/led_sw_axi_gpio_0_2.xdc] for cell 'led_sw_i/led/U0'
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/bd/led_sw/ip/led_sw_axi_gpio_0_2/led_sw_axi_gpio_0_2.xdc] for cell 'led_sw_i/led/U0'
Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'clock_rtl', please type 'create_clock -help' for usage info. [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:4]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:17]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:18]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:20]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:21]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:23]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:24]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:26]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:27]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:31]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:32]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:34]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:35]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:37]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:38]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:40]
wrong # args: should be "set varName ?newValue?"
CRITICAL WARNING: [Designutils 20-964] Command failed: wrong # args: should be "set varName ?newValue?". [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc:41]
Finished Parsing XDC File [/home/clvrpny/ecen449/lab02/lab02.srcs/constrs_1/new/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'led_sw_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1654.535 ; gain = 712.379 ; free physical = 1568 ; free virtual = 5297
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1665.551 ; gain = 3.012 ; free physical = 1564 ; free virtual = 5292
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 112a48a0d

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1670.551 ; gain = 0.000 ; free physical = 1563 ; free virtual = 5291

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 284 cells.
Phase 2 Constant Propagation | Checksum: 26603c29b

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1670.551 ; gain = 0.000 ; free physical = 1563 ; free virtual = 5291

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/LO_2.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/ex_branch_with_delayslot_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/ex_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_reg[29].
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Performace_Debug_Control.dbg_stop_if_delay_i_reg.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: led_sw_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
INFO: [Opt 31-12] Eliminated 1286 unconnected nets.
INFO: [Opt 31-11] Eliminated 4458 unconnected cells.
Phase 3 Sweep | Checksum: 181d0f7a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1670.551 ; gain = 0.000 ; free physical = 1563 ; free virtual = 5291

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1670.551 ; gain = 0.000 ; free physical = 1563 ; free virtual = 5291
Ending Logic Optimization Task | Checksum: 181d0f7a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1670.551 ; gain = 0.000 ; free physical = 1563 ; free virtual = 5291
Implement Debug Cores | Checksum: 17f78fa78
Logic Optimization | Checksum: 17f78fa78

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 181d0f7a1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1677.551 ; gain = 0.000 ; free physical = 1527 ; free virtual = 5255
Ending Power Optimization Task | Checksum: 181d0f7a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1677.551 ; gain = 7.000 ; free physical = 1527 ; free virtual = 5255
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 26 Warnings, 17 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1709.566 ; gain = 0.000 ; free physical = 1525 ; free virtual = 5254
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/clvrpny/ecen449/lab02/lab02.runs/impl_1/led_sw_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f64e6b0d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1709.570 ; gain = 0.000 ; free physical = 1519 ; free virtual = 5248

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1709.570 ; gain = 0.000 ; free physical = 1519 ; free virtual = 5248
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1709.570 ; gain = 0.000 ; free physical = 1519 ; free virtual = 5248

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: d8e84a6f

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1709.570 ; gain = 0.000 ; free physical = 1519 ; free virtual = 5248
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: d8e84a6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1718.566 ; gain = 8.996 ; free physical = 1518 ; free virtual = 5248

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: d8e84a6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1718.566 ; gain = 8.996 ; free physical = 1518 ; free virtual = 5248

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: e37b8297

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1718.566 ; gain = 8.996 ; free physical = 1518 ; free virtual = 5248
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d11fff5f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1718.566 ; gain = 8.996 ; free physical = 1518 ; free virtual = 5248

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 18fee7af4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1718.566 ; gain = 8.996 ; free physical = 1518 ; free virtual = 5248
Phase 2.2.1 Place Init Design | Checksum: 142defc54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.566 ; gain = 8.996 ; free physical = 1517 ; free virtual = 5247
Phase 2.2 Build Placer Netlist Model | Checksum: 142defc54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.566 ; gain = 8.996 ; free physical = 1517 ; free virtual = 5247

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 142defc54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.566 ; gain = 8.996 ; free physical = 1517 ; free virtual = 5247
Phase 2.3 Constrain Clocks/Macros | Checksum: 142defc54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.566 ; gain = 8.996 ; free physical = 1517 ; free virtual = 5247
Phase 2 Placer Initialization | Checksum: 142defc54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.566 ; gain = 8.996 ; free physical = 1517 ; free virtual = 5247

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 18c9527e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5243

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 18c9527e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5243

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 172e87670

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5243

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 15ae62436

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5243

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 15ae62436

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5243

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: c15d12fc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5243

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: c58c0cf6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5243

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 149868d81

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5242
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 149868d81

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5242

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 149868d81

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5242

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 149868d81

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5242
Phase 4.6 Small Shape Detail Placement | Checksum: 149868d81

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5242

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 149868d81

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5242
Phase 4 Detail Placement | Checksum: 149868d81

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5242

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 20e010532

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5242

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 20e010532

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1513 ; free virtual = 5242

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.728. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 17bdb8381

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1512 ; free virtual = 5242
Phase 5.2.2 Post Placement Optimization | Checksum: 17bdb8381

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1512 ; free virtual = 5242
Phase 5.2 Post Commit Optimization | Checksum: 17bdb8381

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1512 ; free virtual = 5242

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 17bdb8381

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1512 ; free virtual = 5242

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 17bdb8381

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1512 ; free virtual = 5242

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 17bdb8381

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1512 ; free virtual = 5242
Phase 5.5 Placer Reporting | Checksum: 17bdb8381

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1512 ; free virtual = 5242

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1313f2cb9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1512 ; free virtual = 5242
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1313f2cb9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1512 ; free virtual = 5242
Ending Placer Task | Checksum: 12397002f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.574 ; gain = 25.004 ; free physical = 1512 ; free virtual = 5242
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 26 Warnings, 17 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1734.574 ; gain = 25.008 ; free physical = 1512 ; free virtual = 5242
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1734.574 ; gain = 0.000 ; free physical = 1507 ; free virtual = 5242
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1734.574 ; gain = 0.000 ; free physical = 1505 ; free virtual = 5236
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1734.574 ; gain = 0.000 ; free physical = 1506 ; free virtual = 5237
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1734.574 ; gain = 0.000 ; free physical = 1505 ; free virtual = 5236
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ff6a606d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1738.562 ; gain = 3.988 ; free physical = 1453 ; free virtual = 5185

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ff6a606d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.562 ; gain = 8.988 ; free physical = 1453 ; free virtual = 5184

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ff6a606d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1757.562 ; gain = 22.988 ; free physical = 1438 ; free virtual = 5170
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1074db846

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.562 ; gain = 32.988 ; free physical = 1428 ; free virtual = 5159
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.736  | TNS=0.000  | WHS=-0.143 | THS=-27.175|

Phase 2 Router Initialization | Checksum: 102532aa3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.562 ; gain = 32.988 ; free physical = 1428 ; free virtual = 5159

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14dedf0eb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1411 ; free virtual = 5142

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 286
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 12b5466be

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1410 ; free virtual = 5142
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.817  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b2a39c19

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1410 ; free virtual = 5142
Phase 4 Rip-up And Reroute | Checksum: 1b2a39c19

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1410 ; free virtual = 5142

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17c417d97

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1410 ; free virtual = 5142
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.831  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17c417d97

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1410 ; free virtual = 5142

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17c417d97

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1410 ; free virtual = 5142
Phase 5 Delay and Skew Optimization | Checksum: 17c417d97

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1410 ; free virtual = 5142

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 13ba3aba7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1410 ; free virtual = 5142
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.831  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 21b752dab

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1410 ; free virtual = 5142

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.77027 %
  Global Horizontal Routing Utilization  = 2.27068 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16df0ee87

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1410 ; free virtual = 5142

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16df0ee87

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1410 ; free virtual = 5142

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18d2d53b7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1411 ; free virtual = 5142

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.831  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18d2d53b7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1411 ; free virtual = 5142
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.559 ; gain = 41.984 ; free physical = 1411 ; free virtual = 5142

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 26 Warnings, 17 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1776.676 ; gain = 42.102 ; free physical = 1408 ; free virtual = 5140
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1792.566 ; gain = 0.000 ; free physical = 1403 ; free virtual = 5140
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/clvrpny/ecen449/lab02/lab02.runs/impl_1/led_sw_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
source /home/clvrpny/ecen449/lab02/sources/tclpre.tcl
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (NSTD-1) Unspecified I/O Standard - 8 out of 13 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: buttons_tri_i[7:0].
WARNING: [DRC 23-20] Rule violation (UCIO-1) Unconstrained Logical Port - 8 out of 13 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: buttons_tri_i[7:0].
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'led_sw_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/clvrpny/ecen449/lab02/lab02.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./led_sw_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2086.234 ; gain = 269.645 ; free physical = 1098 ; free virtual = 4834
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 10:53:36 2020...
