{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533048084127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533048084129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 31 11:41:23 2018 " "Processing started: Tue Jul 31 11:41:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533048084129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048084129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048084129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533048084496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533048084496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Proc.v 5 5 " "Found 5 design units, including 5 entities, in source file Proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Proc " "Found entity 1: Proc" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533048103151 ""} { "Info" "ISGN_ENTITY_NAME" "2 Reg " "Found entity 2: Reg" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533048103151 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplexer " "Found entity 3: Multiplexer" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533048103151 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533048103151 ""} { "Info" "ISGN_ENTITY_NAME" "5 Decoder3x8 " "Found entity 5: Decoder3x8" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533048103151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proc " "Elaborating entity \"Proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533048103252 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Resetn Proc.v(123) " "Verilog HDL Always Construct warning at Proc.v(123): variable \"Resetn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1533048103258 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Run Proc.v(148) " "Verilog HDL Always Construct warning at Proc.v(148): variable \"Run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1533048103258 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outputIR Proc.v(165) " "Verilog HDL Always Construct warning at Proc.v(165): variable \"outputIR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1533048103258 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enableRegX Proc.v(166) " "Verilog HDL Always Construct warning at Proc.v(166): variable \"enableRegX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1533048103258 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enableRegX Proc.v(173) " "Verilog HDL Always Construct warning at Proc.v(173): variable \"enableRegX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1533048103258 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outputIR Proc.v(185) " "Verilog HDL Always Construct warning at Proc.v(185): variable \"outputIR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1533048103259 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outputIR Proc.v(196) " "Verilog HDL Always Construct warning at Proc.v(196): variable \"outputIR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1533048103259 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outputIR Proc.v(198) " "Verilog HDL Always Construct warning at Proc.v(198): variable \"outputIR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1533048103259 "|Proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enableRegX Proc.v(210) " "Verilog HDL Always Construct warning at Proc.v(210): variable \"enableRegX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1533048103259 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableIR Proc.v(121) " "Verilog HDL Always Construct warning at Proc.v(121): inferring latch(es) for variable \"enableIR\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1533048103259 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableA Proc.v(121) " "Verilog HDL Always Construct warning at Proc.v(121): inferring latch(es) for variable \"enableA\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1533048103259 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableG Proc.v(121) " "Verilog HDL Always Construct warning at Proc.v(121): inferring latch(es) for variable \"enableG\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1533048103259 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrlMux Proc.v(121) " "Verilog HDL Always Construct warning at Proc.v(121): inferring latch(es) for variable \"ctrlMux\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1533048103260 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableDec Proc.v(121) " "Verilog HDL Always Construct warning at Proc.v(121): inferring latch(es) for variable \"enableDec\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1533048103260 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done Proc.v(121) " "Verilog HDL Always Construct warning at Proc.v(121): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1533048103260 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableR Proc.v(121) " "Verilog HDL Always Construct warning at Proc.v(121): inferring latch(es) for variable \"enableR\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1533048103260 "|Proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcodeALU Proc.v(121) " "Verilog HDL Always Construct warning at Proc.v(121): inferring latch(es) for variable \"opcodeALU\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1533048103260 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeALU\[0\] Proc.v(141) " "Inferred latch for \"opcodeALU\[0\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103261 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeALU\[1\] Proc.v(141) " "Inferred latch for \"opcodeALU\[1\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103261 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcodeALU\[2\] Proc.v(141) " "Inferred latch for \"opcodeALU\[2\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103261 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[0\] Proc.v(141) " "Inferred latch for \"enableR\[0\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103261 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[1\] Proc.v(141) " "Inferred latch for \"enableR\[1\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103261 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[2\] Proc.v(141) " "Inferred latch for \"enableR\[2\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103262 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[3\] Proc.v(141) " "Inferred latch for \"enableR\[3\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103262 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[4\] Proc.v(141) " "Inferred latch for \"enableR\[4\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103262 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[5\] Proc.v(141) " "Inferred latch for \"enableR\[5\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103262 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[6\] Proc.v(141) " "Inferred latch for \"enableR\[6\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103262 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableR\[7\] Proc.v(141) " "Inferred latch for \"enableR\[7\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103262 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done Proc.v(141) " "Inferred latch for \"Done\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103262 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableDec Proc.v(141) " "Inferred latch for \"enableDec\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103262 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlMux\[0\] Proc.v(141) " "Inferred latch for \"ctrlMux\[0\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103262 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlMux\[1\] Proc.v(141) " "Inferred latch for \"ctrlMux\[1\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103262 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlMux\[2\] Proc.v(141) " "Inferred latch for \"ctrlMux\[2\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103262 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlMux\[3\] Proc.v(141) " "Inferred latch for \"ctrlMux\[3\]\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103263 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableG Proc.v(141) " "Inferred latch for \"enableG\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103263 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableA Proc.v(141) " "Inferred latch for \"enableA\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103263 "|Proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableIR Proc.v(141) " "Inferred latch for \"enableIR\" at Proc.v(141)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103263 "|Proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:IR " "Elaborating entity \"Reg\" for hierarchy \"Reg:IR\"" {  } { { "Proc.v" "IR" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533048103280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:multiplexer " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:multiplexer\"" {  } { { "Proc.v" "multiplexer" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533048103286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Proc.v" "alu" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533048103291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3x8 Decoder3x8:addressRX " "Elaborating entity \"Decoder3x8\" for hierarchy \"Decoder3x8:addressRX\"" {  } { { "Proc.v" "addressRX" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533048103295 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out Proc.v(297) " "Verilog HDL Always Construct warning at Proc.v(297): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 297 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1533048103296 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] Proc.v(297) " "Inferred latch for \"Out\[0\]\" at Proc.v(297)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103297 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] Proc.v(297) " "Inferred latch for \"Out\[1\]\" at Proc.v(297)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103297 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] Proc.v(297) " "Inferred latch for \"Out\[2\]\" at Proc.v(297)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103297 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] Proc.v(297) " "Inferred latch for \"Out\[3\]\" at Proc.v(297)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103297 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] Proc.v(297) " "Inferred latch for \"Out\[4\]\" at Proc.v(297)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103297 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] Proc.v(297) " "Inferred latch for \"Out\[5\]\" at Proc.v(297)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103297 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] Proc.v(297) " "Inferred latch for \"Out\[6\]\" at Proc.v(297)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103297 "|Proc|Decoder3x8:addressRX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] Proc.v(297) " "Inferred latch for \"Out\[7\]\" at Proc.v(297)" {  } { { "Proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/Proc.v" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048103297 "|Proc|Decoder3x8:addressRX"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1533048104010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1533048104189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1533048104466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1533048104625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533048104625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1533048104788 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1533048104788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1533048104788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1533048104788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1014 " "Peak virtual memory: 1014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533048104797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 31 11:41:44 2018 " "Processing ended: Tue Jul 31 11:41:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533048104797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533048104797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533048104797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533048104797 ""}
