$comment
	File created using the following command:
		vcd file Practica_1.msim.vcd -direction
$end
$date
	Wed Feb 03 15:20:54 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module practica_1_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ S $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_S $end
$var wire 1 / ww_C $end
$var wire 1 0 ww_A $end
$var wire 1 1 ww_B $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 7 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 8 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 9 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 : \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 ; \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 < \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 = \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 > \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 ? \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 @ \S~output_o\ $end
$var wire 1 A \B~input_o\ $end
$var wire 1 B \A~input_o\ $end
$var wire 1 C \C~input_o\ $end
$var wire 1 D \inst3~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
1&
x'
1(
1)
1*
1+
1,
1-
1.
0/
00
01
0<
z=
z>
z?
1@
0A
0B
0C
1D
02
03
04
05
06
07
08
09
0:
0;
$end
#100000
1!
10
1B
#200000
0!
00
0B
#400000
