
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30862 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1402.090 ; gain = 86.574 ; free physical = 1002 ; free virtual = 26313
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'SlowClk' [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/SlowClk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SlowClk' (1#1) [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/SlowClk.v:23]
INFO: [Synth 8-6157] synthesizing module 'ElevCtrl' [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/ElevCtrl.v:23]
	Parameter ST_1Op bound to: 0 - type: integer 
	Parameter ST_1Cl bound to: 1 - type: integer 
	Parameter ST_2Op bound to: 2 - type: integer 
	Parameter ST_2Cl bound to: 3 - type: integer 
	Parameter ST_3Op bound to: 4 - type: integer 
	Parameter ST_3Cl bound to: 5 - type: integer 
	Parameter ST_4Op bound to: 6 - type: integer 
	Parameter ST_4Cl bound to: 7 - type: integer 
	Parameter STATE_SIZE bound to: 3 - type: integer 
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/ElevCtrl.v:80]
INFO: [Synth 8-6155] done synthesizing module 'ElevCtrl' (2#1) [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/ElevCtrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisplay' [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/SevSegDisplay.v:23]
WARNING: [Synth 8-87] always_comb on 'select_reg' did not result in combinational logic [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/SevSegDisplay.v:39]
WARNING: [Synth 8-87] always_comb on 'segments_reg' did not result in combinational logic [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/SevSegDisplay.v:40]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisplay' (3#1) [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/SevSegDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.730 ; gain = 130.215 ; free physical = 1013 ; free virtual = 26324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.730 ; gain = 130.215 ; free physical = 1012 ; free virtual = 26324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.730 ; gain = 130.215 ; free physical = 1012 ; free virtual = 26324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1794.066 ; gain = 0.000 ; free physical = 726 ; free virtual = 26054
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 821 ; free virtual = 26149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 821 ; free virtual = 26149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 823 ; free virtual = 26151
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ElevCtrl'
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "door" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "floorSel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/ElevCtrl.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/ElevCtrl.v:80]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  ST_1Op |                         10000000 |                              000
                  ST_1Cl |                         01000000 |                              001
                  ST_2Cl |                         00010000 |                              011
                  ST_2Op |                         00100000 |                              010
                  ST_3Cl |                         00000100 |                              101
                  ST_3Op |                         00001000 |                              100
                  ST_4Cl |                         00000001 |                              111
                  ST_4Op |                         00000010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ElevCtrl'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/ElevCtrl.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'segments_reg' [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/SevSegDisplay.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'select_reg' [/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.srcs/sources_1/new/SevSegDisplay.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 814 ; free virtual = 26142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ElevCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module SevSegDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "ECtrl0/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ECtrl0/nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SSD0/segments_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SSD0/segments_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SSD0/segments_reg[4] )
WARNING: [Synth 8-3332] Sequential element (SSD0/segments_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SSD0/segments_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SSD0/segments_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SSD0/segments_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SSD0/segments_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SSD0/select_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SSD0/select_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SSD0/select_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (SSD0/select_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 804 ; free virtual = 26133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 708 ; free virtual = 26026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 708 ; free virtual = 26026
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 706 ; free virtual = 26024
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 706 ; free virtual = 26024
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 706 ; free virtual = 26024
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 706 ; free virtual = 26024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 706 ; free virtual = 26024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 706 ; free virtual = 26024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 706 ; free virtual = 26024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT4   |     3|
|5     |LUT5   |     6|
|6     |LUT6   |    17|
|7     |FDRE   |    37|
|8     |FDSE   |     1|
|9     |LD     |     8|
|10    |IBUF   |     6|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    98|
|2     |  ECtrl0 |ElevCtrl |    46|
|3     |  sc0    |SlowClk  |    34|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 706 ; free virtual = 26024
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1794.066 ; gain = 130.215 ; free physical = 757 ; free virtual = 26075
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1794.066 ; gain = 478.551 ; free physical = 768 ; free virtual = 26086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1794.066 ; gain = 491.430 ; free physical = 760 ; free virtual = 26078
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/nfs/nfs7/home/bschwant/Desktop/project_5/project_5.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1794.066 ; gain = 0.000 ; free physical = 762 ; free virtual = 26080
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 17:59:02 2019...
