/** *****************************************************************************************************
 * SEMIDRIVE Copyright Statement                                                                        *
 * Copyright (c) SEMIDRIVE. All rights reserved                                                         *
 *                                                                                                      *
 * This software and all rights therein are owned by SEMIDRIVE, and are                                 *
 * protected by copyright law and other relevant laws, regulations and                                  *
 * protection. Without SEMIDRIVE's prior written consent and/or related rights,                         *
 * please do not use this software or any potion thereof in any form or by any                          *
 * means. You may not reproduce, modify or distribute this software except in                           *
 * compliance with the License. Unless required by applicable law or agreed to                          *
 * in writing, software distributed under the License is distributed on                                 *
 * an 'AS IS' basis, WITHOUT WARRANTIES OF ANY KIND, either express or implied.                         *
 *                                                                                                      *
 *******************************************************************************************************/
/** *****************************************************************************************************
 *  \file     __regs_base_E3.h                                                                          *
 *  \brief    This file contains interface header for MCAL driver                                       *
 *                                                                                                      *
 * <table>                                                                                              *
 * <tr><th>Date           <th>Version                                                                   *
 * <tr><td>2023/09/09     <td>1.0.0                                                                     *
 * </table>                                                                                             *
 *******************************************************************************************************/

#ifndef __REGS_BASE_E3_H
#define __REGS_BASE_E3_H


#define VIC1_BASE PERIPHERALSF_VIC1_BASE
#define GIC1_BASE PERIPHERALSF_VIC1_BASE

/*-------------------------------------------------------*/
/* autoreg base address list                             */
/*-------------------------------------------------------*/

#define MB_REG_MBREG_BASE (0xf4000000u)
#define MB_REG_BASE (0xf4000000u)
#define PERIPHERALAP_VIC4_BASE (0xf3c00000u)
#define APB_GPV_DISP_BASE (0xf34f0000u)
#define APB_DISP_MUX_BASE (0xf34c0000u)
#define APB_CSI_BASE (0xf3460000u)
#define APB_G2D_BASE (0xf3440000u)
#define APB_DC_BASE (0xf3410000u)
#define APB_APB_MUX7_BASE (0xf3400000u)
#define APB_WDT8_BASE (0xf31f0000u)
#define APB_GPV_AP_BASE (0xf31b0000u)
#define APB_DMA_AP_BASE (0xf3180000u)
#define APB_SEHC2_BASE (0xf3170000u)
#define APB_SEHC1_BASE (0xf3160000u)
#define APB_SDRAMC_BASE (0xf3130000u)
#define APB_GPIO_AP_BASE (0xf3120000u)
#define APB_SEIP_BASE (0xf3100000u)
#define APB_SCR_AP_BASE (0xf30f0000u)
#define APB_IOMUXC_AP_BASE (0xf30e0000u)
#define APB_RSTGEN_AP_BASE (0xf30d0000u)
#define APB_CKGEN_AP_BASE (0xf30c0000u)
#define APB_USB_BASE (0xf30b0000u)
#define APB_PLL_LVDS_BASE (0xf30a0000u)
#define APB_PLL5_BASE (0xf3090000u)
#define APB_PLL4_BASE (0xf3080000u)
#define APB_PT_SNS_AP_BASE (0xf3060000u)
#define APB_POR_AP_BASE (0xf3050000u)
#define APB_VD_AP_BASE (0xf3040000u)
#define APB_SACI2_BASE (0xf3020000u)
#define APB_SACI1_BASE (0xf3010000u)
#define PERIPHERALAP_BASE (0xf3000000u)
#define APB_APB_MUX6_BASE (0xf3000000u)
#define PERIPHERALSP_VIC2PORTB_BASE (0xf2c10000u)
#define PERIPHERALSP_VIC2PORTA_BASE (0xf2c00000u)
#define APB_KBUF_BASE (0xf21de000u)
#define APB_APBSYSTEMREG_BASE (0xf21dd800u)
#define APB_SEIP_UART0_BASE (0xf21dd000u)
#define APB_SEIP_MAILBOX_BASE (0xf21d8000u)
#define APB_AHBSYSTEMREG_BASE (0xf21d0000u)
#define APB_SEIP_HFE_BASE (0xf21cc000u)
#define APB_SEIP_SKE_BASE (0xf21c8000u)
#define APB_SEIP_TRNG_BASE (0xf21c4000u)
#define APB_SEIP_PKE_BASE (0xf21c0000u)
#define APB_SEIP_SRAM1_BASE (0xf21a0000u)
#define APB_SEIP_SRAM0_BASE (0xf2180000u)
#define APB_GPV_SP_BASE (0xf2180000u)
#define APB_SEIP_CPU_FIO_BASE (0xf2160000u)
#define APB_SEIP_CPU_PLIC_BASE (0xf2150000u)
#define APB_SEIP_CPU_CLINT_BASE (0xf2140000u)
#define APB_SEIP_DTCM_BASE (0xf2120000u)
#define APB_WDT4_BASE (0xf2110000u)
#define APB_SEIP_ITCM_BASE (0xf2100000u)
#define APB_WDT3_BASE (0xf2100000u)
#define APB_CSSYS_BASE (0xf2080000u)
#define APB_EIC_SP_BASE (0xf2050000u)
#define APB_XSPI_SLV_BASE (0xf2040000u)
#define APB_IRAMC4_BASE (0xf2030000u)
#define APB_ETH2_BASE (0xf2020000u)
#define APB_ETH1_BASE (0xf2010000u)
#define PERIPHERALSP_BASE (0xf2000000u)
#define APB_APB_MUX5_BASE (0xf2000000u)
#define PERIPHERALSF_VIC3PORTB_BASE (0xf1c30000u)
#define PERIPHERALSF_VIC3PORTA_BASE (0xf1c20000u)
#define PERIPHERALSF_VIC1_BASE (0xf1c00000u)
#define APB_EIC_SF_BASE (0xf0fe0000u)
#define APB_ACMP4_BASE (0xf0fd0000u)
#define APB_ACMP3_BASE (0xf0fc0000u)
#define APB_ACMP2_BASE (0xf0fb0000u)
#define APB_ACMP1_BASE (0xf0fa0000u)
#define APB_ADC3_BASE (0xf0f90000u)
#define APB_ADC2_BASE (0xf0f80000u)
#define APB_ADC1_BASE (0xf0f70000u)
#define APB_CANFD24_BASE (0xf0f40000u)
#define APB_CANFD22_BASE (0xf0f30000u)
#define APB_CANFD20_BASE (0xf0f20000u)
#define APB_CANFD18_BASE (0xf0f10000u)
#define APB_CANFD16_BASE (0xf0f00000u)
#define APB_CANFD14_BASE (0xf0ef0000u)
#define APB_CANFD12_BASE (0xf0ee0000u)
#define APB_CANFD10_BASE (0xf0ed0000u)
#define APB_CANFD8_BASE (0xf0ec0000u)
#define APB_CANFD6_BASE (0xf0eb0000u)
#define APB_FLEXRAY1_BASE (0xf0e60000u)
#define APB_FLEXRAY2_BASE (0xf0e50000u)
#define APB_I2C8_BASE (0xf0e00000u)
#define APB_I2C6_BASE (0xf0df0000u)
#define APB_I2C4_BASE (0xf0de0000u)
#define APB_I2C2_BASE (0xf0dd0000u)
#define APB_SPI8_BASE (0xf0dc0000u)
#define APB_SPI6_BASE (0xf0db0000u)
#define APB_SPI4_BASE (0xf0da0000u)
#define APB_SPI2_BASE (0xf0d90000u)
#define APB_IRAMC3_BASE (0xf0d40000u)
#define APB_IRAMC2_BASE (0xf0d30000u)
#define APB_IRAMC1_BASE (0xf0d20000u)
#define APB_UART16_BASE (0xf0cd0000u)
#define APB_UART14_BASE (0xf0cc0000u)
#define APB_UART12_BASE (0xf0cb0000u)
#define APB_UART10_BASE (0xf0ca0000u)
#define APB_UART8_BASE (0xf0c90000u)
#define APB_UART6_BASE (0xf0c80000u)
#define APB_UART4_BASE (0xf0c70000u)
#define APB_UART2_BASE (0xf0c60000u)
#define APB_APB_MUX4_BASE (0xf0c00000u)
#define APB_WDT6_BASE (0xf0bf0000u)
#define APB_WDT5_BASE (0xf0be0000u)
#define APB_XSPI2PORTB_BASE (0xf0bd0000u)
#define APB_XSPI2PORTA_BASE (0xf0bc0000u)
#define APB_TB_CTRL1_BASE (0xf0bb0000u)
#define APB_CANFD23_BASE (0xf0b60000u)
#define APB_CANFD21_BASE (0xf0b50000u)
#define APB_CANFD19_BASE (0xf0b40000u)
#define APB_CANFD17_BASE (0xf0b30000u)
#define APB_CANFD15_BASE (0xf0b20000u)
#define APB_CANFD13_BASE (0xf0b10000u)
#define APB_CANFD11_BASE (0xf0b00000u)
#define APB_CANFD9_BASE (0xf0af0000u)
#define APB_CANFD7_BASE (0xf0ae0000u)
#define APB_CANFD5_BASE (0xf0ad0000u)
#define APB_I2C7_BASE (0xf0a60000u)
#define APB_I2C5_BASE (0xf0a50000u)
#define APB_I2C3_BASE (0xf0a40000u)
#define APB_I2C1_BASE (0xf0a30000u)
#define APB_SPI7_BASE (0xf0a20000u)
#define APB_SPI5_BASE (0xf0a10000u)
#define APB_SPI3_BASE (0xf0a00000u)
#define APB_SPI1_BASE (0xf09f0000u)
#define APB_UART15_BASE (0xf09a0000u)
#define APB_UART13_BASE (0xf0990000u)
#define APB_UART11_BASE (0xf0980000u)
#define APB_UART9_BASE (0xf0970000u)
#define APB_UART7_BASE (0xf0960000u)
#define APB_UART5_BASE (0xf0950000u)
#define APB_UART3_BASE (0xf0940000u)
#define APB_UART1_BASE (0xf0930000u)
#define APB_APB_MUX3_BASE (0xf0800000u)
#define APB_WDT2_BASE (0xf07f0000u)
#define APB_WDT1_BASE (0xf07e0000u)
#define APB_SEM2_BASE (0xf07d0000u)
#define APB_SEM1_BASE (0xf07c0000u)
#define APB_MAC_BASE (0xf07b0000u)
#define APB_GPV_SX_BASE (0xf07a0000u)
#define APB_GPV_XB_BASE (0xf0790000u)
#define APB_GPV_SF_BASE (0xf0780000u)
#define APB_GPV_AAHB_BASE (0xf0770000u)
#define APB_IOC_BASE (0xf0750000u)
#define APB_GPIO_SF_BASE (0xf0740000u)
#define APB_EIC_BOOT_BASE (0xf0720000u)
#define APB_XSPI1PORTB_BASE (0xf0710000u)
#define APB_XSPI1PORTA_BASE (0xf0700000u)
#define APB_PT_SNS_SF_BASE (0xf06f0000u)
#define APB_VD_SF_BASE (0xf06e0000u)
#define APB_PLL3_BASE (0xf06d0000u)
#define APB_PLL2_BASE (0xf06c0000u)
#define APB_PLL1_BASE (0xf06b0000u)
#define APB_CKGEN_SF_BASE (0xf06a0000u)
#define APB_RSTGEN_SF_BASE (0xf0690000u)
#define APB_SCR_SF_BASE (0xf0680000u)
#define APB_IROMC_BASE (0xf0670000u)
#define APB_FS_24M_BASE (0xf0660000u)
#define APB_POR_SF_BASE (0xf0650000u)
#define APB_SMC_BASE (0xf0640000u)
#define APB_IOMUXC_SF_BASE (0xf0630000u)
#define APB_ISTC_BASE (0xf0620000u)
#define APB_LDO_DIG_BASE (0xf0610000u)
#define APB_DCDC1_BASE (0xf0600000u)
#define APB_EFUSEC_BASE (0xf05f0000u)
#define APB_CANFD4_BASE (0xf05b0000u)
#define APB_CANFD3_BASE (0xf05a0000u)
#define APB_CANFD2_BASE (0xf0590000u)
#define APB_CANFD1_BASE (0xf0580000u)
#define APB_DMA_SF1_BASE (0xf0540000u)
#define APB_DMA_SF0_BASE (0xf0500000u)
#define APB_ETMR4_BASE (0xf04f0000u)
#define APB_ETMR3_BASE (0xf04e0000u)
#define APB_ETMR2_BASE (0xf04d0000u)
#define APB_ETMR1_BASE (0xf04c0000u)
#define APB_EPWM4_BASE (0xf04b0000u)
#define APB_EPWM3_BASE (0xf04a0000u)
#define APB_EPWM2_BASE (0xf0490000u)
#define APB_EPWM1_BASE (0xf0480000u)
#define APB_BTM6_BASE (0xf0470000u)
#define APB_BTM5_BASE (0xf0460000u)
#define APB_BTM4_BASE (0xf0450000u)
#define APB_BTM3_BASE (0xf0440000u)
#define APB_BTM2_BASE (0xf0430000u)
#define APB_BTM1_BASE (0xf0420000u)
#define APB_XTRG_BASE (0xf0410000u)
#define APB_APB_MUX2_BASE (0xf0400000u)
#define APB_SEC_STORAGE_BASE (0xf00a0000u)
#define APB_TM_BASE (0xf0080000u)
#define APB_IOMUXC_RTC_BASE (0xf0070000u)
#define APB_PMU_CORE_BASE (0xf0060000u)
#define APB_TB_CTRL_BASE (0xf0040000u)
#define APB_FS_32K_BASE (0xf0030000u)
#define APB_RTC2_BASE (0xf0020000u)
#define APB_RTC1_BASE (0xf0010000u)
#define PERIPHERALSF_BASE (0xf0000000u)
#define APB_APB_MUX1_BASE (0xf0000000u)
#define DRAM_DDRMEMORY_3ALLMODULES_BASE (0xb0000000u)
#define DRAM_DDRMEMORY_2ALLMODULES_BASE (0x70000000u)
#define DRAM_BASE (0x30000000u)
#define DRAM_DDRMEMORY_1ALLMODULES_BASE (0x30000000u)
#define XSPI2_XSPI2PORTB_BASE (0x28000000u)
#define XSPI2_BASE (0x20000000u)
#define XSPI2_XSPI2PORTA_BASE (0x20000000u)
#define XSPI1_XSPI1PORTB_BASE (0x18000000u)
#define XSPI1_BASE (0x10000000u)
#define XSPI1_XSPI1PORTA_BASE (0x10000000u)
#define SEIP_SEIPSECUREDKEYBUFFER_BASE (0x02200000u)
#define SEIP_BASE (0x02100000u)
#define SEIP_SEIP_BASE (0x02100000u)
#define MB_MEM_MBMESSAGEBUFFER_BASE (0x02001000u)
#define MB_MEM_BASE (0x02001000u)
#define R5_SX1_CACHE_R5_SX1_DCACHE_BASE (0x01afc000u)
#define R5_SX1_CACHE_BASE (0x01af8000u)
#define R5_SX1_CACHE_R5_SX1_ICACHE_BASE (0x01af8000u)
#define R5_SX1TCM_R5_SX1_TCMA_BASE (0x01ac0000u)
#define R5_SX1TCM_BASE (0x01ab8000u)
#define R5_SX1TCM_R5_SX1_TCMB_BASE (0x01ab8000u)
#define R5_SX0_CACHE_R5_SX0_DCACHE_BASE (0x01a7c000u)
#define R5_SX0_CACHE_BASE (0x01a78000u)
#define R5_SX0_CACHE_R5_SX0_ICACHE_BASE (0x01a78000u)
#define R5_SX0TCM_R5_SX0_TCMA_BASE (0x01a40000u)
#define R5_SX0TCM_BASE (0x01a38000u)
#define R5_SX0TCM_R5_SX0_TCMB_BASE (0x01a38000u)
#define R5_SF_CACHE_R5_SF_DCACHE_BASE (0x01978000u)
#define R5_SF_CACHE_BASE (0x01970000u)
#define R5_SF_CACHE_R5_SF_ICACHE_BASE (0x01970000u)
#define R5_SF_TCM_R5_SF_TCMA_BASE (0x01940000u)
#define R5_SF_TCM_BASE (0x01930000u)
#define R5_SF_TCM_R5_SF_TCMB_BASE (0x01930000u)
#define R5_SP1_CACHE_R5_SP1_DCACHE_BASE (0x018fc000u)
#define R5_SP1_CACHE_BASE (0x018f8000u)
#define R5_SP1_CACHE_R5_SP1_ICACHE_BASE (0x018f8000u)
#define R5_SP1TCM_R5_SP1_TCMA_BASE (0x018c0000u)
#define R5_SP1TCM_BASE (0x018b8000u)
#define R5_SP1TCM_R5_SP1_TCMB_BASE (0x018b8000u)
#define R5_SP0_CACHE_R5_SP0_DCACHE_BASE (0x0187c000u)
#define R5_SP0_CACHE_BASE (0x01878000u)
#define R5_SP0_CACHE_R5_SP0_ICACHE_BASE (0x01878000u)
#define R5_SP0TCM_R5_SP0_TCMA_BASE (0x01840000u)
#define R5_SP0TCM_BASE (0x01838000u)
#define R5_SP0TCM_R5_SP0_TCMB_BASE (0x01838000u)
#define GAMA1_GAMA1_BASE (0x01000000u)
#define GAMA1_BASE (0x01000000u)
#define IRAM4ALIASED_IRAM4_BASE (0x00f00000u)
#define IRAM4ALIASED_BASE (0x00f00000u)
#define IRAM3ALIASED_IRAM3_BASE (0x00e00000u)
#define IRAM3ALIASED_BASE (0x00e00000u)
#define IRAM2ALIASED_IRAM2_BASE (0x00d00000u)
#define IRAM2ALIASED_BASE (0x00d00000u)
#define IRAM1ALIASED_IRAM1_BASE (0x00c00000u)
#define IRAM1ALIASED_BASE (0x00c00000u)
#define IRAM4_ECCALIASED_IRAM4WHENNOECC_BASE (0x00be0000u)
#define IRAM4_ECCALIASED_BASE (0x00be0000u)
#define IRAM3_ECCALIASED_IRAM3WHENNOECC_BASE (0x00bc0000u)
#define IRAM3_ECCALIASED_BASE (0x00bc0000u)
#define IRAM2_ECCALIASED_IRAM2WHENNOECC_BASE (0x00ba0000u)
#define IRAM2_ECCALIASED_BASE (0x00ba0000u)
#define IRAM1_ECCALIASED_IRAM1WHENNOECC_BASE (0x00b80000u)
#define IRAM1_ECCALIASED_BASE (0x00b80000u)
#define IRAM1_ECC_IRAM1WHENNOECC_BASE (0x00860000u)
#define IRAM1_ECC_BASE (0x00860000u)
#define IRAM2_ECC_IRAM2WHENNOECC_BASE (0x00840000u)
#define IRAM2_ECC_BASE (0x00840000u)
#define IRAM3_ECC_IRAM3WHENNOECC_BASE (0x00820000u)
#define IRAM3_ECC_BASE (0x00820000u)
#define IRAM4_ECC_IRAM4WHENNOECC_BASE (0x00800000u)
#define IRAM4_ECC_BASE (0x00800000u)
#define IRAM4_IRAM4_BASE (0x00700000u)
#define IRAM4_BASE (0x00700000u)
#define IRAM3_IRAM3_BASE (0x00600000u)
#define IRAM3_BASE (0x00600000u)
#define IRAM2_IRAM2_BASE (0x00500000u)
#define IRAM2_BASE (0x00500000u)
#define IRAM1_IRAM1_BASE (0x00400000u)
#define IRAM1_BASE (0x00400000u)
#define ROMC1_BOOTROM1_BASE (0x00000000u)
#define ROMC1_BASE (0x00000000u)

#endif /* __REGS_BASE_E3_H */
/* End of file */
