{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640185221616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640185221617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 23 02:00:21 2021 " "Processing started: Thu Dec 23 02:00:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640185221617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640185221617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q5_5_1_CA_LO -c Q5_5_1_CA_LO " "Command: quartus_map --read_settings_files=on --write_settings_files=off Q5_5_1_CA_LO -c Q5_5_1_CA_LO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640185221617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640185221973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640185221973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q5_5_1_ca_lo.v 1 1 " "Found 1 design units, including 1 entities, in source file q5_5_1_ca_lo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Q5_5_1_CA_LO " "Found entity 1: Q5_5_1_CA_LO" {  } { { "Q5_5_1_CA_LO.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/Introduction_to_logic_design_verilog_Brock_lar_meres/Q5_5_1_CA_LO/Q5_5_1_CA_LO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640185228202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640185228202 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_A Q5_5_1_CA_LO.v(3) " "Verilog HDL Implicit Net warning at Q5_5_1_CA_LO.v(3): created implicit net for \"n_A\"" {  } { { "Q5_5_1_CA_LO.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/Introduction_to_logic_design_verilog_Brock_lar_meres/Q5_5_1_CA_LO/Q5_5_1_CA_LO.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640185228203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_B Q5_5_1_CA_LO.v(4) " "Verilog HDL Implicit Net warning at Q5_5_1_CA_LO.v(4): created implicit net for \"n_B\"" {  } { { "Q5_5_1_CA_LO.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/Introduction_to_logic_design_verilog_Brock_lar_meres/Q5_5_1_CA_LO/Q5_5_1_CA_LO.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640185228203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_C Q5_5_1_CA_LO.v(5) " "Verilog HDL Implicit Net warning at Q5_5_1_CA_LO.v(5): created implicit net for \"n_C\"" {  } { { "Q5_5_1_CA_LO.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/Introduction_to_logic_design_verilog_Brock_lar_meres/Q5_5_1_CA_LO/Q5_5_1_CA_LO.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640185228203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_1 Q5_5_1_CA_LO.v(8) " "Verilog HDL Implicit Net warning at Q5_5_1_CA_LO.v(8): created implicit net for \"m_1\"" {  } { { "Q5_5_1_CA_LO.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/Introduction_to_logic_design_verilog_Brock_lar_meres/Q5_5_1_CA_LO/Q5_5_1_CA_LO.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640185228204 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_3 Q5_5_1_CA_LO.v(9) " "Verilog HDL Implicit Net warning at Q5_5_1_CA_LO.v(9): created implicit net for \"m_3\"" {  } { { "Q5_5_1_CA_LO.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/Introduction_to_logic_design_verilog_Brock_lar_meres/Q5_5_1_CA_LO/Q5_5_1_CA_LO.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640185228204 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_4 Q5_5_1_CA_LO.v(10) " "Verilog HDL Implicit Net warning at Q5_5_1_CA_LO.v(10): created implicit net for \"m_4\"" {  } { { "Q5_5_1_CA_LO.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/Introduction_to_logic_design_verilog_Brock_lar_meres/Q5_5_1_CA_LO/Q5_5_1_CA_LO.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640185228204 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_6 Q5_5_1_CA_LO.v(11) " "Verilog HDL Implicit Net warning at Q5_5_1_CA_LO.v(11): created implicit net for \"m_6\"" {  } { { "Q5_5_1_CA_LO.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/Introduction_to_logic_design_verilog_Brock_lar_meres/Q5_5_1_CA_LO/Q5_5_1_CA_LO.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640185228204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Q5_5_1_CA_LO " "Elaborating entity \"Q5_5_1_CA_LO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640185228224 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640185228501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640185228778 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640185228778 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B " "No output dependent on input pin \"B\"" {  } { { "Q5_5_1_CA_LO.v" "" { Text "C:/Users/dudbo/Documents/intelFPGA/FPGA_learning/Cyclone_IV/Introduction_to_logic_design_verilog_Brock_lar_meres/Q5_5_1_CA_LO/Q5_5_1_CA_LO.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640185228811 "|Q5_5_1_CA_LO|B"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640185228811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640185228811 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640185228811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640185228811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640185228811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640185228830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 23 02:00:28 2021 " "Processing ended: Thu Dec 23 02:00:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640185228830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640185228830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640185228830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640185228830 ""}
