diff -uNr node-v16.6.1/deps/v8/src/heap/base/asm/arm/push_registers_asm.cc node-v16.6.1.mod/deps/v8/src/heap/base/asm/arm/push_registers_asm.cc
--- node-v16.6.1/deps/v8/src/heap/base/asm/arm/push_registers_asm.cc	2021-08-03 05:54:24.000000000 +0000
+++ node-v16.6.1.mod/deps/v8/src/heap/base/asm/arm/push_registers_asm.cc	2021-08-08 05:05:06.799014090 +0000
@@ -17,6 +17,7 @@
 // Calling convention source:
 // https://en.wikipedia.org/wiki/Calling_convention#ARM_(A32)
 // http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/ka4127.html
+#ifndef __ANDROID__
 asm(".globl PushAllRegistersAndIterateStack             \n"
     ".type PushAllRegistersAndIterateStack, %function   \n"
     ".hidden PushAllRegistersAndIterateStack            \n"
@@ -37,3 +38,4 @@
     "  add sp, sp, #36                                  \n"
     // Pop lr into pc which returns and switches mode if needed.
     "  pop {pc}                                         \n");
+#endif
diff -uNr node-v16.6.1/deps/v8/src/heap/base/asm/arm64/push_registers_asm.cc node-v16.6.1.mod/deps/v8/src/heap/base/asm/arm64/push_registers_asm.cc
--- node-v16.6.1/deps/v8/src/heap/base/asm/arm64/push_registers_asm.cc	2021-08-03 05:54:24.000000000 +0000
+++ node-v16.6.1.mod/deps/v8/src/heap/base/asm/arm64/push_registers_asm.cc	2021-08-08 05:03:48.607570595 +0000
@@ -31,12 +31,14 @@
     ".p2align 2                                         \n"
     "PushAllRegistersAndIterateStack:                   \n"
 #endif  // !defined(__APPLE__)
+#ifndef __ANDROID__
     // x19-x29 are callee-saved.
     "  stp x19, x20, [sp, #-16]!                        \n"
     "  stp x21, x22, [sp, #-16]!                        \n"
     "  stp x23, x24, [sp, #-16]!                        \n"
     "  stp x25, x26, [sp, #-16]!                        \n"
     "  stp x27, x28, [sp, #-16]!                        \n"
+
 #ifdef V8_ENABLE_CONTROL_FLOW_INTEGRITY
     // Sign return address.
     "  paciasp                                          \n"
@@ -60,3 +62,4 @@
     // Drop all callee-saved registers.
     "  add sp, sp, #80                                  \n"
     "  ret                                              \n");
+#endif
diff -uNr node-v16.6.1/deps/v8/src/heap/base/asm/x64/push_registers_asm.cc node-v16.6.1.mod/deps/v8/src/heap/base/asm/x64/push_registers_asm.cc
--- node-v16.6.1/deps/v8/src/heap/base/asm/x64/push_registers_asm.cc	2021-08-03 05:54:24.000000000 +0000
+++ node-v16.6.1.mod/deps/v8/src/heap/base/asm/x64/push_registers_asm.cc	2021-08-08 03:01:21.030263715 +0000
@@ -16,6 +16,7 @@
 // GN toolchain (e.g. ChromeOS) and not provide them.
 // _WIN64 Defined as 1 when the compilation target is 64-bit ARM or x64.
 // Otherwise, undefined.
+#ifndef __ANDROID__
 #ifdef _WIN64
 
 // We maintain 16-byte alignment at calls. There is an 8-byte return address
@@ -104,3 +105,4 @@
     "  ret                                              \n");
 
 #endif  // !_WIN64
+#endif
