C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/tb_rtype_program.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/tb_rtype_program.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_rtype_program

Top level modules:
	tb_rtype_program

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/adder.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder

Top level modules:
	adder

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mips

Top level modules:
	mips

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/controlUnit.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/controlUnit.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ControlUnit

Top level modules:
	ControlUnit

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ByteIM.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ByteIM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ByteIM

Top level modules:
	ByteIM

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/multiplexer.sv {2 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/multiplexer.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module multiplexer
** Warning: C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/multiplexer.sv(6): (vlog-13314) Defaulting port 'input_bits' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	multiplexer

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/instruction_classifier.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/instruction_classifier.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module instruction_classifier

Top level modules:
	instruction_classifier

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/tb_alu.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/tb_alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_alu

Top level modules:
	tb_alu

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/signExtend.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/signExtend.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module signExtend

Top level modules:
	signExtend

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/alu.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/PC.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/PC.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC

Top level modules:
	PC

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/dataMemory.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/dataMemory.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dataMemory

Top level modules:
	dataMemory

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/tb_instruction_classifier.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/tb_instruction_classifier.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_instruction_classifier

Top level modules:
	tb_instruction_classifier

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/tb_branch_loop.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/tb_branch_loop.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_branch_loop

Top level modules:
	tb_branch_loop

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/shifter.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/shifter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ROM

Top level modules:
	ROM

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/regfile.sv {1 {vlog -work work -sv -stats=none C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/regfile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module regfile

Top level modules:
	regfile

} {} {}} C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/tb_mips1.sv {1 {vlog -work work -sv -stats=none {C:\Users\kyeen\Documents\ELEC4720\modelsim_projects\Assignment_2\1_Register_Instructions\tb_mips1.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_mips1

Top level modules:
	tb_mips1

} {} {}}
