// Seed: 1542914492
module module_0 (
    output id_0,
    input id_1,
    input logic id_2
);
  logic id_3;
  logic id_4;
  assign id_0[1'b0-1 : 1'b0] = 1'b0 != 1'b0;
endmodule
