
-------------------------------------------------------------------------
-- Chimzim and Parth
-- Department of Electrical and Computer Engineering
-- Iowa State University
-------------------------------------------------------------------------


-- projAMips.vhd
-------------------------------------------------------------------------
-- DESCRIPTION: This file contains an example of using generic ports to
-- drive a "generate / for" block. 
--
--
-- NOTES:
-- 8/19/16 by JAZ::Design created.
-- 1/25/19 by H3::Fixed name conflict with and2 and Quartus.
-------------------------------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;

entity MIPS_Processor is
  generic(N : integer:=32);
  port(iClk        : in std_logic;
       iRST            : in std_logic;
       iInstLd         : in std_logic;
       iInstAddr       : in std_logic_vector(N-1 downto 0);
       iInstExt        : in std_logic_vector(N-1 downto 0);
       oALUOut         : out std_logic_vector(N-1 downto 0));

end MIPS_Processor;

architecture structure of MIPS_Processor is
component mux
  port(s0             : in std_logic;
       iX             : in std_logic;
       iY             : in std_logic;
       oY 	      : out std_logic);
end component;

component PC
port(PCin     : in std_logic_vector(N-1 downto 0);
       PCout    : out std_logic_vector(N-1 downto 0));
end component;

component PClogic
  port(PCin         : in std_logic_vector(N-1 downto 0);
       Branch       : in std_logic;
       Jump         : in std_logic;
       JumpReg      : in std_logic;
       jRegister    : in std_logic_vector(N-1 downto 0);
       instruction  : in std_logic_vector(25 downto 0);
       extendedVal  : in std_logic_vector(N-1 downto 0);
       PCout        : out std_logic_vector(N-1 downto 0));
end component;

component fullControlUnit
 port(opcode         : in std_logic_vector(5 downto 0);
      funct          : in std_logic_vector(5 downto 0);
      jrInstr        : out std_logic;
      ALUsrc         : out std_logic;
      MemToReg       : out std_logic;
      MemWr          : out std_logic;
      RegWr          : out std_logic;
      MemRead        : out std_logic;
      RegDst         : out std_logic;
      Branch         : out std_logic;
      Jump           : out std_logic;
      datapath       : out std_logic;
      shiftDir       : out std_logic;
      logArth        : out std_logic;
      ALUctrl        : out std_logic_vector(2 downto 0));
end component;

component registerfile
generic(N : integer:=32);
  port(i_CLK           : in std_logic;     -- Clock input
       in_reset        : in std_logic; 
       in_enable       : in std_logic;        -- Reset input of the write address
       readA1          : in std_logic_vector(4 downto 0);      -- read address 1
       readA2	       : in std_logic_vector(4 downto 0);       -- Read address 2
       writeA          : in std_logic_vector(4 downto 0);     -- Write enable input based on the write address
       data            : in std_logic_vector(N-1 downto 0);     -- Data value input
       output1         : out std_logic_vector(N-1 downto 0);    -- Data value ouput1
       output2         : out std_logic_vector(N-1 downto 0));   -- Data value output2
end component;

component signExt
   generic(N : integer:=32);
  port(i_X             : in std_logic_vector(15 downto 0);
       o_Y 	      : out std_logic_vector(N-1 downto 0));
end component;

component Nbitmux
  generic(N : Integer := 32);
  port(s             : in std_logic;
       i_X             : in std_logic_vector(N-1 downto 0);
       i_Y             : in std_logic_vector(N-1 downto 0);
       o_Y 	      : out std_logic_vector(N-1 downto 0));
end component;

component andg2
 port(i_A          : in std_logic;
       i_B          : in std_logic;
       o_F          : out std_logic);
end component;
component ALUprojA
  generic(N : Integer := 32);
port(data : in std_logic_vector(N-1 downto 0);
     data1 : in std_logic_vector(N-1 downto 0);
     shiftAmount : in std_logic_vector(4 downto 0);
     ALUsrc      : in std_logic_vector(2 downto 0);
     LogArth     : in std_logic;
     shiftR_L    : in std_logic;
     dataPath    : in std_logic; --determines whether to shift or to take ALU data
     overflow    : out std_logic;
     o_CarryOut  : out std_logic;
     zero        : out std_logic;
     output      : out std_logic_vector(N-1 downto 0));
end component;

component mem

	generic 
	(
		DATA_WIDTH : natural := 32;
		ADDR_WIDTH : natural := 10
	);

	port 
	(
		clk		: in std_logic;
		addr	        : in std_logic_vector((ADDR_WIDTH-1) downto 0);
		data	        : in std_logic_vector((DATA_WIDTH-1) downto 0);
		we		: in std_logic := '1';
		q		: out std_logic_vector((DATA_WIDTH -1) downto 0)
	);
end component;


signal doNothing, instruction, data, nextPC, PCinit : std_logic_vector(N-1 downto 0);
signal Ext : std_logic_vector(N-1 downto 0);
signal resultValue : std_logic_vector(N-1 downto 0);
signal memO : std_logic_vector(N-1 downto 0);
signal registerO : std_logic_vector(N-1 downto 0);
signal registerO2: std_logic_vector(N-1 downto 0);
signal muxO : std_logic_vector(N-1 downto 0);
signal ALUsrc, MemToReg, MemWr, RegWr, MemRead, RegDst, Branch, Jump, datapath, shiftDir, logArth, overflow, Cout, zero, jrInstr, toBranch : std_logic;
signal ALUctrl : std_logic_vector(2 downto 0);
signal IorRtype : std_logic_vector(4 downto 0);
signal s_IMemAddr     : std_logic_vector(N-1 downto 0); -- Do not assign this signal, assign to s_NextInstAddr instead
signal s_NextInstAddr : std_logic_vector(N-1 downto 0); -- TODO: use this signal as your intended final instruction memory address input.
signal v0             : std_logic_vector(N-1 downto 0); -- TODO: should be assigned to the output of register 2, used to implement the halt SYSCALL
signal s_Halt         : std_logic;  -- TODO: this signal indicates to the simulation that intended program execution has completed. This case happens when the syscall instruction is observed and the V0 register is at 0x0000000A. This signal is active high and should only be asserted after the last register and memory writes before the syscall are guaranteed to be completed.



begin
--doNothing <= x"00000000";
with iInstLd select
    s_IMemAddr <= s_NextInstAddr when '0',
      iInstAddr when others;



com1: mem
port map(
clk  => iClk,
addr => s_IMemAddr(11 downto 2), --PC
data => iInstExt,
we   => iInstLd,
q    => instruction);

s_Halt <='1' when (instruction(31 downto 26) = "000000") and (instruction(5 downto 0) = "001100") and (v0 = "00000000000000000000000000001010") else '0';

com2: fullControlUnit
port MAP(opcode         => instruction(31 downto 26),
      funct             => instruction(5 downto 0),
      jrInstr           => jrInstr,
      ALUsrc            => ALUsrc,
      MemToReg          => MemToReg,
      MemWr             => MemWr,
      RegWr             => RegWr,
      MemRead           => MemRead,
      RegDst            => RegDst,
      Branch            => Branch,
      Jump              => Jump,
      datapath          => datapath,
      shiftDir          => shiftDir,
      logArth           => logArth,
      ALUctrl           => ALUctrl);

PCinit <= s_IMemAddr;

com3: PC
port MAP(PCin     => PCinit,
       PCout      => nextPC);

L1: for i in 0 to 4 generate
com4: mux
port MAP(s0             => RegDst,
       iX             => instruction(i+16),
       iY             => instruction(i+11),
       oY 	       => IorRtype(i));
end generate;

com5: registerfile
 port MAP(i_CLK           => iClk,                         -- Clock input
       in_reset           => iRST,                         -- Reset input of the write address
       readA1             => instruction(25 downto 21),     -- read address 1
       readA2	          => instruction(20 downto 16),     -- Read address 2
       writeA             => IorRtype,     -- Write enable input based on the write address
       data               => data,    -- Data value input
       output1            => registerO,    -- Data value ouput1
       output2            => registerO2);   -- Data value output2

com6: signExt
  port MAP(i_X       => instruction(15 downto 0),
       o_Y 	     => Ext);


com7: Nbitmux
 port MAP(s           => ALUsrc,
       i_X            => registerO2,
       i_Y            => Ext,
       o_Y 	      => muxO);

com8: ALUprojA
port MAP(data 	 => registerO,
     data1 	 => muxO,
     shiftAmount => instruction(10 downto 6),
     ALUsrc      => ALUctrl,
     LogArth     => logArth,
     shiftR_L    => shiftDir,
     dataPath    => datapath,  --determines whether to shift or to take ALU data
     overflow    => overflow,
     o_CarryOut  => Cout,
     zero        => zero,
     output      => resultValue);

com9: andg2
 port MAP(i_A      => Branch,
       i_B         => zero,
       o_F         => toBranch);

com10: PClogic
port MAP(PCin         => nextPC,
       Branch         => toBranch,
       Jump           => Jump,
       JumpReg        => jrInstr,
       jRegister      => registerO,
       instruction    => instruction(25 downto 0),
       extendedVal    => Ext,
       PCout          => PCinit);

com11: mem
port map(
clk  => iClk,
addr => resultValue(9 downto 0),
data => registerO2,
we   => MemWr,
q    => memO);

com12: Nbitmux
port MAP(s           => MemToReg,
       i_X        => resultValue,
       i_Y        => memO,
       o_Y 	  => data);

end structure;