
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005207                       # Number of seconds simulated
sim_ticks                                  5206923500                       # Number of ticks simulated
final_tick                                 6186685000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 202235                       # Simulator instruction rate (inst/s)
host_op_rate                                   347371                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              131560535                       # Simulator tick rate (ticks/s)
host_mem_usage                                4396884                       # Number of bytes of host memory used
host_seconds                                    39.58                       # Real time elapsed on the host
sim_insts                                     8004077                       # Number of instructions simulated
sim_ops                                      13748295                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       372736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        20928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       610048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1003840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        20928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       976000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          976000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         5824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         9532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         15250                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15250                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst        24583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     71584689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      4019264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    117160930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             192789466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst        24583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      4019264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4043847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       187442738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187442738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       187442738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst        24583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     71584689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      4019264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    117160930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            380232204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       15686                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15250                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15686                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15250                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1003840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  972800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1003904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               976000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19              192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23              277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24              305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25              276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26              269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27              265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::32              337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::33              383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::34              265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::35              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::36              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::37              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::38              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::39              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::40              249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::41              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::42              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::43              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::44              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::45              251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::46              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::47              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::48              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::49              247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::50              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::51              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::52              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::53              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::54              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::55              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::56              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::57              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::58              303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::59              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::60              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::61              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::62              279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::63              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16              237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17              250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19              263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20              264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23              279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26              336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27              273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28              261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30              275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::32              321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::33              385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::34              265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::35              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::36              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::37              249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::38              133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::39              141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::40              132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::41              131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::42              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::43              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::44              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::45              203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::46              234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::47              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::48              137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::49              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::50              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::51              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::52              244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::53              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::54              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::55              241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::56              180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::57              171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::58              265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::59              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::60              257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::61              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::62              260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::63              256                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5206894500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15250                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0            30885    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30885                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.502105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.914697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.963459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               6      0.63%      0.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11            77      8.11%      8.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13           151     15.89%     24.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15           206     21.68%     46.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           231     24.32%     70.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            85      8.95%     79.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           105     11.05%     90.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23            25      2.63%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25            17      1.79%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27            15      1.58%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29            10      1.05%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             7      0.74%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             1      0.11%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             3      0.32%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37             4      0.42%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             4      0.42%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-61             1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           950                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              950    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           950                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   7344774230                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7638867980                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   78425000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    468237.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.68                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               486986.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       192.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    192.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      50.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     168311.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 35622720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 19437000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18548400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               15124320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            339718080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            245275560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           2905722750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             3579448830                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            688.162164                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   4773690040                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     173680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     259422500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 29045520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 15848250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15436200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               12072240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            339718080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            220420710                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           2927542500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             3560083500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            684.435325                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   4821951290                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     173680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     211061250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_2.actEnergy                 27956880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_2.preEnergy                 15254250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_2.readEnergy                12768600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_2.writeEnergy               13355280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_2.refreshEnergy            339718080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_2.actBackEnergy            218666250                       # Energy for active background per rank (pJ)
system.mem_ctrls_2.preBackEnergy           2929064250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_2.totalEnergy             3556783590                       # Total energy per rank (pJ)
system.mem_ctrls_2.averagePower            683.804689                       # Core power per rank (mW)
system.mem_ctrls_2.memoryStateTime::IDLE   4821755000                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::REF     173680000                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::ACT     206040000                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_3.actEnergy                 32817960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_3.preEnergy                 17906625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_3.readEnergy                16777800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_3.writeEnergy               14191200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_3.refreshEnergy            339718080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_3.actBackEnergy            235162620                       # Energy for active background per rank (pJ)
system.mem_ctrls_3.preBackEnergy           2914593750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_3.totalEnergy             3571168035                       # Total energy per rank (pJ)
system.mem_ctrls_3.averagePower            686.570151                       # Core power per rank (mW)
system.mem_ctrls_3.memoryStateTime::IDLE   4788796250                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::REF     173680000                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::ACT     238998750                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_4.actEnergy                 32266080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_4.preEnergy                 17605500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_4.readEnergy                17690400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_4.writeEnergy               12960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_4.refreshEnergy            339718080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_4.actBackEnergy            231790500                       # Energy for active background per rank (pJ)
system.mem_ctrls_4.preBackEnergy           2917551750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_4.totalEnergy             3569582310                       # Total energy per rank (pJ)
system.mem_ctrls_4.averagePower            686.265289                       # Core power per rank (mW)
system.mem_ctrls_4.memoryStateTime::IDLE   4798392820                       # Time in different power states
system.mem_ctrls_4.memoryStateTime::REF     173680000                       # Time in different power states
system.mem_ctrls_4.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_4.memoryStateTime::ACT     233432500                       # Time in different power states
system.mem_ctrls_4.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_5.actEnergy                 19731600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_5.preEnergy                 10766250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_5.readEnergy                10717200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_5.writeEnergy                8009280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_5.refreshEnergy            339718080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_5.actBackEnergy            185565780                       # Energy for active background per rank (pJ)
system.mem_ctrls_5.preBackEnergy           2958099750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_5.totalEnergy             3532607940                       # Total energy per rank (pJ)
system.mem_ctrls_5.averagePower            679.156831                       # Core power per rank (mW)
system.mem_ctrls_5.memoryStateTime::IDLE   4889498790                       # Time in different power states
system.mem_ctrls_5.memoryStateTime::REF     173680000                       # Time in different power states
system.mem_ctrls_5.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_5.memoryStateTime::ACT     143713750                       # Time in different power states
system.mem_ctrls_5.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_6.actEnergy                 27170640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_6.preEnergy                 14825250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_6.readEnergy                15600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_6.writeEnergy               10329120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_6.refreshEnergy            339718080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_6.actBackEnergy            212183640                       # Energy for active background per rank (pJ)
system.mem_ctrls_6.preBackEnergy           2934750750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_6.totalEnergy             3554577480                       # Total energy per rank (pJ)
system.mem_ctrls_6.averagePower            683.380556                       # Core power per rank (mW)
system.mem_ctrls_6.memoryStateTime::IDLE   4832662500                       # Time in different power states
system.mem_ctrls_6.memoryStateTime::REF     173680000                       # Time in different power states
system.mem_ctrls_6.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_6.memoryStateTime::ACT     195132500                       # Time in different power states
system.mem_ctrls_6.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_7.actEnergy                 28546560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_7.preEnergy                 15576000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_7.readEnergy                14625000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_7.writeEnergy               12318480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_7.refreshEnergy            339718080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_7.actBackEnergy            219165570                       # Energy for active background per rank (pJ)
system.mem_ctrls_7.preBackEnergy           2928626250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_7.totalEnergy             3558575940                       # Total energy per rank (pJ)
system.mem_ctrls_7.averagePower            684.149274                       # Core power per rank (mW)
system.mem_ctrls_7.memoryStateTime::IDLE   4819952500                       # Time in different power states
system.mem_ctrls_7.memoryStateTime::REF     173680000                       # Time in different power states
system.mem_ctrls_7.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_7.memoryStateTime::ACT     207842500                       # Time in different power states
system.mem_ctrls_7.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5824                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                1024                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              40687                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5824                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.986092                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   227.101194                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   796.898806                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.221779                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.778221                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          937                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            98852                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           98852                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           17                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             17                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40672                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40672                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        40689                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           40689                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        40689                       # number of overall hits
system.cpu0.dcache.overall_hits::total          40689                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           15                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5810                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5810                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5825                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5825                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5825                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5825                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data      6394200                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      6394200                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   5164946140                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5164946140                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5171340340                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5171340340                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5171340340                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5171340340                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           32                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           32                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        46482                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        46482                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        46514                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        46514                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        46514                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        46514                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.468750                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.468750                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.124995                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.124995                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.125231                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.125231                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.125231                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.125231                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data       426280                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total       426280                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 888975.239243                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 888975.239243                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 887783.749356                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 887783.749356                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 887783.749356                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 887783.749356                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         5810                       # number of writebacks
system.cpu0.dcache.writebacks::total             5810                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data           14                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         5810                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         5810                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5824                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5824                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5824                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5824                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data      6139800                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6139800                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   5153677860                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5153677860                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5159817660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5159817660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5159817660                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5159817660                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.437500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.437500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.124995                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.124995                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.125210                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.125210                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.125210                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.125210                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 438557.142857                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 438557.142857                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 887035.776248                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 887035.776248                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 885957.702610                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 885957.702610                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 885957.702610                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 885957.702610                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                2                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 342                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                 50                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                   25                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   340.000168                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst     1.999832                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.664063                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.667969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            27972                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           27972                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        13982                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          13982                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        13982                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           13982                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        13982                       # number of overall hits
system.cpu0.icache.overall_hits::total          13982                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::total            3                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       846500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       846500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       846500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       846500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       846500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       846500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        13985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        13985                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        13985                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        13985                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        13985                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        13985                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000215                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000215                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000215                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000215                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 282166.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 282166.666667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 282166.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 282166.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 282166.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 282166.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst            2                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst            2                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       725500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       725500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       725500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       725500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       725500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       725500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000143                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000143                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000143                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000143                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       362750                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       362750                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       362750                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       362750                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       362750                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       362750                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            10859                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          966.818167                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2111412                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            10859                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           194.438899                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       3036663000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   186.043332                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   780.774835                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.181683                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.762475                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.944158                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          594                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          130                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5613168                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5613168                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2047871                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2047871                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       740719                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        740719                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2788590                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2788590                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2788590                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2788590                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3066                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3066                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9337                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9337                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12403                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12403                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12403                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12403                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    812415010                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    812415010                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2917406691                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2917406691                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3729821701                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3729821701                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3729821701                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3729821701                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2050937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2050937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       750056                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       750056                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2800993                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2800993                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2800993                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2800993                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.001495                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001495                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.012448                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012448                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004428                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004428                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004428                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 264975.541422                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 264975.541422                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 312456.537539                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 312456.537539                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 300719.317988                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 300719.317988                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 300719.317988                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 300719.317988                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        29536                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   686.883721                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9981                       # number of writebacks
system.cpu1.dcache.writebacks::total             9981                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1216                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1216                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1219                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1219                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1219                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1219                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1850                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1850                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         9334                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9334                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        11184                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        11184                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        11184                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        11184                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    234334080                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    234334080                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   2898562309                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2898562309                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3132896389                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3132896389                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3132896389                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3132896389                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.000902                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000902                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.012444                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012444                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003993                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003993                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003993                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003993                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126667.070270                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 126667.070270                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 310538.066102                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 310538.066102                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 280123.067686                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 280123.067686                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 280123.067686                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 280123.067686                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              317                       # number of replacements
system.cpu1.icache.tags.tagsinuse          499.927898                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             631975                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              317                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1993.611987                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   293.782904                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   206.144994                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.573795                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.402627                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.976422                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          505                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2269561                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2269561                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1134153                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1134153                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1134153                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1134153                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1134153                       # number of overall hits
system.cpu1.icache.overall_hits::total        1134153                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          458                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          458                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          458                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           458                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          458                       # number of overall misses
system.cpu1.icache.overall_misses::total          458                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    226708880                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    226708880                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    226708880                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    226708880                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    226708880                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    226708880                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1134611                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1134611                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1134611                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1134611                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1134611                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1134611                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000404                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000404                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000404                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000404                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000404                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000404                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 494997.554585                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 494997.554585                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 494997.554585                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 494997.554585                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 494997.554585                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 494997.554585                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1288                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          322                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          119                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          119                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          119                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst          339                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst          339                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst          339                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    170108470                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    170108470                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    170108470                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    170108470                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    170108470                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    170108470                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000299                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000299                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000299                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000299                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000299                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000299                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 501794.896755                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 501794.896755                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 501794.896755                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 501794.896755                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 501794.896755                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 501794.896755                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     15314                       # number of replacements
system.l2.tags.tagsinuse                 31630.612514                       # Cycle average of tags in use
system.l2.tags.total_refs                          21                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15314                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.001371                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31088.751502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         6.696085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        32.217400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     1.999837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    13.962483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   237.257114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   249.728092                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.948753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.007241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.007621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.965290                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31663                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27618                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.966278                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    295482                       # Number of tag accesses
system.l2.tags.data_accesses                   295482                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus1.inst           10                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1531                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1541                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15791                       # number of Writeback hits
system.l2.Writeback_hits::total                 15791                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus1.data          119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   119                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus1.inst           10                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1650                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1660                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus1.inst           10                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1650                       # number of overall hits
system.l2.overall_hits::total                    1660                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst            2                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          327                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          319                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   662                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         9214                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15024                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5824                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          327                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9533                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15686                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5824                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          327                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9533                       # number of overall misses
system.l2.overall_misses::total                 15686                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       723500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data      6125800                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    169658470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    216381080                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       392888850                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5147867860                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2887938310                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8035806170                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       723500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   5153993660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    169658470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3104319390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8428695020                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       723500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   5153993660                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    169658470                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3104319390                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8428695020                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst          337                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2203                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15791                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15791                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         5810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15143                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5824                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          337                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        11183                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17346                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5824                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          337                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        11183                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17346                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.970326                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.172432                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.300499                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.987250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992142                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.970326                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.852455                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.904301                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.970326                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.852455                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.904301                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       361750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 437557.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 518833.241590                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 678310.595611                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 593487.688822                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 886035.776248                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 313429.380291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 534864.627929                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       361750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 884957.702610                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 518833.241590                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 325639.294031                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 537338.710952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       361750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 884957.702610                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 518833.241590                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 325639.294031                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 537338.710952                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15251                       # number of writebacks
system.l2.writebacks::total                     15251                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          327                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          319                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              662                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         5810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         9214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15024                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15686                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15686                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       699000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      5950200                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    165538030                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    212352920                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    384540150                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data        18001                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        18001                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   5074093140                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   2770837190                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7844930330                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       699000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   5080043340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    165538030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2983190110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8229470480                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       699000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   5080043340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    165538030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2983190110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8229470480                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.970326                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.172432                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.300499                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.987250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992142                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.970326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.852455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.904301                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.970326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.852455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.904301                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       349500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 425014.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 506232.507645                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 665683.134796                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 580876.359517                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18001                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 873337.889845                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 300720.337530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 522159.899494                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst       349500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 872260.188874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 506232.507645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 312932.981223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 524637.924264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst       349500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 872260.188874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 506232.507645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 312932.981223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 524637.924264                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 662                       # Transaction distribution
system.membus.trans_dist::ReadResp                662                       # Transaction distribution
system.membus.trans_dist::Writeback             15250                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15024                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15023                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        46623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1979840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1979840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1979840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             30937                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30937    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               30937                       # Request fanout histogram
system.membus.reqLayer4.occupancy            97057000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           85904019                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups           2391                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted         2391                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect           13                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups         2313                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits           2313                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct   100.000000                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.numCycles                10413847                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        14643                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                100462                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches               2391                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches         2313                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             10399191                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles             26                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.CacheLines            13985                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes            2                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     10413847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.011018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     0.258220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        10390504     99.78%     99.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            2330      0.02%     99.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            2906      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            2024      0.02%     99.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            2312      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            4060      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            2030      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            2646      0.03%     99.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8            5035      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     10413847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.000230                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.009647                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles            4742                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10394795                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles             1200                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        13089                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles            13                       # Number of cycles decode is squashing
system.switch_cpus0.decode.DecodedInsts        114306                       # Number of instructions handled by decode
system.switch_cpus0.rename.SquashCycles            13                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles            9102                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        5999358                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles             9929                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      4395437                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        114122                       # Number of instructions processed by rename
system.switch_cpus0.rename.SQFullEvents       4393415                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands        79152                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       221297                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       158399                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps        79065                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps              84                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            77658                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads           52                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        46543                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            114113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued           114073                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined          160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined          272                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     10413847                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.010954                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.199237                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     10360944     99.49%     99.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        28740      0.28%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        12489      0.12%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         2347      0.02%     99.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         1169      0.01%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         3223      0.03%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         2025      0.02%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2907      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            3      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     10413847                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            578     98.80%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead             0      0.00%     98.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite            7      1.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           20      0.02%      0.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        67484     59.16%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead           52      0.05%     59.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        46517     40.78%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        114073                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.010954                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt                585                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005128                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     10642578                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       114273                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       114010                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        114638                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads           52                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores           31                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles            13                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles             13                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      5999345                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       114113                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts           52                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        46543                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      5999345                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect           25                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts           25                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       114043                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts           45                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts           30                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               46557                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches            2337                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             46512                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.010951                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                114023                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               114010                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            15126                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers            17453                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.010948                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.866670                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts          160                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts           13                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     10413821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.010942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     0.198406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     10360957     99.49%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        27275      0.26%     99.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        14811      0.14%     99.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         1754      0.02%     99.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         1457      0.01%     99.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2922      0.03%     99.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         1165      0.01%     99.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         3476      0.03%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8            4      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     10413821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       100000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        113951                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 46510                       # Number of memory references committed
system.switch_cpus0.commit.loads                    0                       # Number of loads committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches              2325                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           113951                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        67441     59.18%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead            0      0.00%     59.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        46510     40.82%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       113951                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events            4                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads            10527928                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             228250                       # The number of ROB writes
system.switch_cpus0.committedInsts             100000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               113951                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                    104.138470                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total              104.138470                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.009603                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.009603                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          158259                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes          65147                       # number of integer regfile writes
system.switch_cpus0.cc_regfile_reads            11625                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes           13952                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads          51219                       # number of misc regfile reads
system.switch_cpus1.branchPred.lookups        1526815                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      1526815                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       137501                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       497176                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         483520                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    97.253287                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS          53362                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          787                       # Number of incorrect RAS predictions.
system.switch_cpus1.numCycles                10413847                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles      1179310                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               9869985                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1526815                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       536882                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              8932316                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         276468                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                20                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         1400                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7569                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1134613                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        14801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     10258864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.674427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.031095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         7454970     72.67%     72.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          265038      2.58%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          173539      1.69%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          124070      1.21%     78.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          180867      1.76%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          176011      1.72%     81.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161577      1.57%     83.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          161926      1.58%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1560866     15.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     10258864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146614                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.947775                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          953201                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6802459                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          1922618                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       442333                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        138234                       # Number of cycles decode is squashing
system.switch_cpus1.decode.DecodedInsts      16010872                       # Number of instructions handled by decode
system.switch_cpus1.rename.SquashCycles        138234                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1225038                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2262864                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles          620                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2080686                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      4551404                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      15052144                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        35045                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        116362                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         73612                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4186741                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands     17905324                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     43843460                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     21313207                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups      4739473                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps     13118311                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         4787002                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts            6                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts            6                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2156618                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2328893                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       831740                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134521                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        36976                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13806454                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          212                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12659703                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        12897                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      3005365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      5536773                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     10258864                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.234026                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.008957                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      6594833     64.28%     64.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       698073      6.80%     71.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       640952      6.25%     77.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       595227      5.80%     83.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       731497      7.13%     90.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       406521      3.96%     94.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       323590      3.15%     97.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       151456      1.48%     98.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       116715      1.14%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     10258864                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          49780     72.20%     72.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        12583     18.25%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          6426      9.32%     99.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          162      0.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass       229828      1.82%      1.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8138492     64.29%     66.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        15092      0.12%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      1270204     10.03%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2220644     17.54%     93.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       785443      6.20%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12659703                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.215661                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              68951                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005446                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     30901091                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     13440805                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     10004246                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads      4759027                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes      3371341                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses      2327853                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      10114001                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses        2384825                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       153308                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       391632                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        81904                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          106                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        138234                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         456569                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      1683328                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13806666                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1004                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2328893                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       831740                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           229                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      1680218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        18335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       126905                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       145240                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12477944                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2203727                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       181759                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2983763                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          906705                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            780036                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.198207                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12354390                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12332099                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9373255                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         17198118                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.184202                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.545016                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts      3023238                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          106                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       138135                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      9768996                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.103843                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.275876                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      6849934     70.12%     70.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1024472     10.49%     80.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       316701      3.24%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       385400      3.95%     87.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       265877      2.72%     90.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       109654      1.12%     91.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        66732      0.68%     92.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        44616      0.46%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       705610      7.22%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      9768996                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      6123107                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10783436                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2687097                       # Number of memory references committed
system.switch_cpus1.commit.loads              1937261                       # Number of loads committed
system.switch_cpus1.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            838575                       # Number of branches committed
system.switch_cpus1.commit.fp_insts           2018035                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9147506                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        36977                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass       123752      1.15%      1.15% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu      6823324     63.28%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult        14298      0.13%     64.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     64.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd      1134965     10.53%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead      1937261     17.97%     93.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       749836      6.95%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total     10783436                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events       705610                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads            22870060                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           28103701                       # The number of ROB writes
system.switch_cpus1.timesIdled                    188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 154983                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            6123107                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10783436                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.700746                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.700746                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.587977                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.587977                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        16927922                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        8313184                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads          3919846                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         2080087                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads          8515779                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         4268125                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads        5061897                       # number of misc regfile reads
system.tol2bus.trans_dist::ReadReq               2205                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2205                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            15791                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15143                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15142                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        17458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        32348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 50486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       744576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        21568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1354432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2120704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            33140                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  33140    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33140                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           32361000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10014840                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            571530                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          18921111                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
