$date
	Sun Apr 17 15:28:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module voter_case_tb $end
$scope module voter_case_tb $end
$var wire 4 ! I [3:0] $end
$var reg 3 " O [3:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx "
bx !
$end
#100000
b1xx "
b0 !
#300000
b1 !
#400000
b10 !
#500000
b11x "
b11 !
#600000
b100 !
#700000
b101 !
#800000
b110 !
#900000
b111 "
b111 !
#1000000
b1000 !
#1100000
b1001 !
#1200000
b1010 !
#1300000
b1011 !
#1400000
b1100 !
#1500000
b1101 !
#1600000
b1110 !
#1700000
b1111 !
