;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-121
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, @10
	ADD 30, 9
	SPL 0, <402
	ADD -30, -9
	SUB -1, <-1
	SUB -207, <-121
	DJN -1, @-20
	ADD -30, -9
	MOV 0, 402
	MOV -1, <-20
	SLT 721, 900
	MOV -1, <-20
	DJN -1, @-20
	MOV -7, <-20
	SPL 0, <402
	SUB @121, 106
	SPL 500, <302
	SUB @121, 106
	SUB #12, @10
	SUB #12, @10
	ADD #270, <0
	ADD -30, -9
	ADD 30, 9
	CMP -207, <-121
	SUB @121, 103
	SPL 0, <402
	SUB @127, 156
	SUB @127, 156
	CMP -207, <-121
	SPL 0, <402
	ADD 30, 9
	SLT @-127, 100
	SUB #12, @10
	ADD -30, -9
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP @121, 106
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	DJN -1, @-20
	MOV -1, <-20
	JMN @12, #200
