<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\ren'ren\Documents\fpga\fpgaProject\remake\impl\gwsynthesis\remake.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 25 12:36:50 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>44680</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>38030</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>92</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>593</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>48</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk50m_ibuf/I </td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>camera_pclk_ibuf/I </td>
</tr>
<tr>
<td>camera_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>camera_PLL_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>6.742</td>
<td>148.333
<td>0.000</td>
<td>3.371</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>1.348</td>
<td>741.667
<td>0.000</td>
<td>0.674</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50m</td>
<td>50.000(MHz)</td>
<td>173.160(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>camera_pclk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">54.030(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>224.404(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>400.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>148.333(MHz)</td>
<td style="color: #FF0000;" class = "error">64.366(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">67.866(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of camera_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Setup</td>
<td>-308.686</td>
<td>123</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-638.437</td>
<td>195</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-52.393</td>
<td>52</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.785</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.321</td>
<td>12.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.622</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.321</td>
<td>12.345</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.574</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.321</td>
<td>12.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-9.571</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.312</td>
<td>12.284</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-9.556</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.321</td>
<td>12.278</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.520</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.321</td>
<td>12.242</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-9.250</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.314</td>
<td>11.965</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.179</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.314</td>
<td>11.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.915</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.328</td>
<td>11.644</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-8.794</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CEB</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>-0.006</td>
<td>15.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-8.656</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s/CEB</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.003</td>
<td>15.308</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-8.533</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s/CEB</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>0.003</td>
<td>15.184</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.508</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0/Q</td>
<td>isp_inst/cfa_top_inst/out_data_G_7_s3/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>18.414</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.394</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0/Q</td>
<td>isp_inst/cfa_top_inst/out_data_G_6_s3/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.040</td>
<td>18.290</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.288</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_4_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.319</td>
<td>11.009</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-8.267</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.310</td>
<td>10.978</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-8.170</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_10_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_load_d0_s0/D</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.112</td>
<td>2.386</td>
<td>5.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.922</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0/Q</td>
<td>isp_inst/cfa_top_inst/out_data_G_5_s3/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.040</td>
<td>17.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.852</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CEB</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>-0.036</td>
<td>14.542</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.764</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-0.302</td>
<td>10.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.754</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0/Q</td>
<td>isp_inst/cfa_top_inst/out_data_G_3_s3/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.040</td>
<td>17.650</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.751</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0/Q</td>
<td>isp_inst/cfa_top_inst/out_data_G_4_s3/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>17.656</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.737</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0/Q</td>
<td>isp_inst/cfa_top_inst/out_data_G_2_s3/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.040</td>
<td>17.634</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.724</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CEB</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>-0.045</td>
<td>14.424</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.624</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CEB</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>6.742</td>
<td>-0.055</td>
<td>14.334</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.987</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_3_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.438</td>
<td>0.488</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.828</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.415</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.824</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.411</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.824</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.411</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.823</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.410</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.818</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.405</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.818</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.405</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.682</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.476</td>
<td>0.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.670</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.378</td>
<td>0.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.573</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.383</td>
<td>0.821</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.539</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.374</td>
<td>0.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.469</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.476</td>
<td>1.042</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.464</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.476</td>
<td>1.048</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.339</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.476</td>
<td>1.173</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.339</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.476</td>
<td>1.173</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.224</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.470</td>
<td>1.281</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.216</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.476</td>
<td>1.295</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.216</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.476</td>
<td>1.295</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.207</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.476</td>
<td>1.304</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.008</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.470</td>
<td>1.497</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.764</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.470</td>
<td>1.741</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.669</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.470</td>
<td>1.836</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.669</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.470</td>
<td>1.836</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.545</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.470</td>
<td>1.960</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.545</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.470</td>
<td>1.960</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.358</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.493</td>
<td>4.592</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.349</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.493</td>
<td>4.583</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.349</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.493</td>
<td>4.583</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.339</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.493</td>
<td>4.574</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.959</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.493</td>
<td>4.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.959</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.493</td>
<td>4.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.957</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.493</td>
<td>4.527</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.954</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.493</td>
<td>4.524</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.954</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.493</td>
<td>4.524</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.732</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.116</td>
<td>4.592</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.723</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.116</td>
<td>4.583</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.723</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.116</td>
<td>4.583</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.714</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.116</td>
<td>4.574</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.334</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.116</td>
<td>4.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.334</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.116</td>
<td>4.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.331</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.116</td>
<td>4.527</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.328</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.116</td>
<td>4.524</td>
</tr>
<tr>
<td>18</td>
<td>2.129</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.745</td>
<td>4.592</td>
</tr>
<tr>
<td>19</td>
<td>2.129</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.755</td>
<td>4.583</td>
</tr>
<tr>
<td>20</td>
<td>2.140</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.744</td>
<td>4.583</td>
</tr>
<tr>
<td>21</td>
<td>2.148</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.745</td>
<td>4.574</td>
</tr>
<tr>
<td>22</td>
<td>2.571</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.711</td>
<td>4.530</td>
</tr>
<tr>
<td>23</td>
<td>2.571</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.711</td>
<td>4.530</td>
</tr>
<tr>
<td>24</td>
<td>2.571</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.714</td>
<td>4.527</td>
</tr>
<tr>
<td>25</td>
<td>2.572</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.716</td>
<td>4.524</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.500</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/PRESET</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-2.671</td>
<td>2.072</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.500</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/PRESET</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-2.671</td>
<td>2.072</td>
</tr>
<tr>
<td>3</td>
<td>0.493</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.523</td>
<td>1.204</td>
</tr>
<tr>
<td>4</td>
<td>0.618</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.523</td>
<td>1.329</td>
</tr>
<tr>
<td>5</td>
<td>0.810</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.882</td>
<td>1.204</td>
</tr>
<tr>
<td>6</td>
<td>0.935</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.882</td>
<td>1.329</td>
</tr>
<tr>
<td>7</td>
<td>1.034</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>1.204</td>
</tr>
<tr>
<td>8</td>
<td>1.162</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.329</td>
</tr>
<tr>
<td>9</td>
<td>1.347</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.523</td>
<td>2.058</td>
</tr>
<tr>
<td>10</td>
<td>1.664</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.882</td>
<td>2.058</td>
</tr>
<tr>
<td>11</td>
<td>1.703</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>1.531</td>
</tr>
<tr>
<td>12</td>
<td>1.703</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>1.531</td>
</tr>
<tr>
<td>13</td>
<td>1.721</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>1.516</td>
</tr>
<tr>
<td>14</td>
<td>1.829</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.398</td>
<td>2.415</td>
</tr>
<tr>
<td>15</td>
<td>1.863</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.398</td>
<td>2.449</td>
</tr>
<tr>
<td>16</td>
<td>1.883</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.398</td>
<td>2.469</td>
</tr>
<tr>
<td>17</td>
<td>1.905</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>2.058</td>
</tr>
<tr>
<td>18</td>
<td>2.197</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.030</td>
<td>2.415</td>
</tr>
<tr>
<td>19</td>
<td>2.231</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.030</td>
<td>2.449</td>
</tr>
<tr>
<td>20</td>
<td>2.251</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.030</td>
<td>2.469</td>
</tr>
<tr>
<td>21</td>
<td>2.806</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.673</td>
<td>2.415</td>
</tr>
<tr>
<td>22</td>
<td>2.840</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.673</td>
<td>2.449</td>
</tr>
<tr>
<td>23</td>
<td>2.859</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.673</td>
<td>2.469</td>
</tr>
<tr>
<td>24</td>
<td>4.692</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.465</td>
<td>2.415</td>
</tr>
<tr>
<td>25</td>
<td>4.722</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.461</td>
<td>2.449</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
<tr>
<td>2</td>
<td>1.156</td>
<td>2.156</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>1.156</td>
<td>2.156</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
<tr>
<td>4</td>
<td>1.161</td>
<td>2.161</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>1.161</td>
<td>2.161</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
<tr>
<td>6</td>
<td>1.197</td>
<td>2.197</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>1.200</td>
<td>2.200</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
<tr>
<td>8</td>
<td>1.202</td>
<td>2.202</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>1.202</td>
<td>2.202</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
<tr>
<td>10</td>
<td>1.204</td>
<td>2.204</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>22.294</td>
<td>7.143</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C59[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s/I0</td>
</tr>
<tr>
<td>22.889</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C59[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s/COUT</td>
</tr>
<tr>
<td>22.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C59[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n213_s/CIN</td>
</tr>
<tr>
<td>22.939</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C59[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n213_s/COUT</td>
</tr>
<tr>
<td>22.939</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C59[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n212_s/CIN</td>
</tr>
<tr>
<td>23.235</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C59[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n212_s/SUM</td>
</tr>
<tr>
<td>23.863</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0/I1</td>
</tr>
<tr>
<td>24.441</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C56[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0/F</td>
</tr>
<tr>
<td>24.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.755</td>
<td>2.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0/CLK</td>
</tr>
<tr>
<td>14.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0</td>
</tr>
<tr>
<td>14.656</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C56[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.926, 15.399%; route: 7.770, 62.124%; tC2Q: 2.811, 22.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>22.294</td>
<td>7.143</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C59[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s/I0</td>
</tr>
<tr>
<td>22.889</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C59[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s/COUT</td>
</tr>
<tr>
<td>22.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C59[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n213_s/CIN</td>
</tr>
<tr>
<td>22.939</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C59[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n213_s/COUT</td>
</tr>
<tr>
<td>22.939</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C59[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n212_s/CIN</td>
</tr>
<tr>
<td>22.989</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C59[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n212_s/COUT</td>
</tr>
<tr>
<td>22.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C59[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n211_s/CIN</td>
</tr>
<tr>
<td>23.233</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C59[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n211_s/SUM</td>
</tr>
<tr>
<td>23.823</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0/I1</td>
</tr>
<tr>
<td>24.279</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C56[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0/F</td>
</tr>
<tr>
<td>24.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.755</td>
<td>2.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0/CLK</td>
</tr>
<tr>
<td>14.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0</td>
</tr>
<tr>
<td>14.656</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C56[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.801, 14.589%; route: 7.733, 62.638%; tC2Q: 2.811, 22.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>22.294</td>
<td>7.143</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C59[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s/I0</td>
</tr>
<tr>
<td>22.889</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C59[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s/COUT</td>
</tr>
<tr>
<td>22.889</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C59[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n213_s/CIN</td>
</tr>
<tr>
<td>23.133</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C59[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n213_s/SUM</td>
</tr>
<tr>
<td>23.722</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n221_s0/I1</td>
</tr>
<tr>
<td>24.230</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n221_s0/F</td>
</tr>
<tr>
<td>24.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.755</td>
<td>2.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0/CLK</td>
</tr>
<tr>
<td>14.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0</td>
</tr>
<tr>
<td>14.656</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C56[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.752, 14.251%; route: 7.733, 62.886%; tC2Q: 2.811, 22.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>21.029</td>
<td>5.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C57[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/I1</td>
</tr>
<tr>
<td>21.574</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C57[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/COUT</td>
</tr>
<tr>
<td>21.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/CIN</td>
</tr>
<tr>
<td>21.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/COUT</td>
</tr>
<tr>
<td>21.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/CIN</td>
</tr>
<tr>
<td>21.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>21.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>21.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>21.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>21.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C58[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.875</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C58[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.541</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C57[3][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>23.115</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C57[3][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>23.762</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C55[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n225_s0/I2</td>
</tr>
<tr>
<td>24.218</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C55[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n225_s0/F</td>
</tr>
<tr>
<td>24.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C55[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.746</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C55[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/CLK</td>
</tr>
<tr>
<td>14.711</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
<tr>
<td>14.647</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C55[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.268, 18.463%; route: 7.205, 58.652%; tC2Q: 2.811, 22.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.711, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>22.294</td>
<td>7.143</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C59[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s/I0</td>
</tr>
<tr>
<td>23.078</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C59[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s/SUM</td>
</tr>
<tr>
<td>23.705</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n222_s0/I1</td>
</tr>
<tr>
<td>24.212</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n222_s0/F</td>
</tr>
<tr>
<td>24.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.755</td>
<td>2.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/CLK</td>
</tr>
<tr>
<td>14.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
<tr>
<td>14.656</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C56[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.697, 13.823%; route: 7.770, 63.281%; tC2Q: 2.811, 22.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>22.031</td>
<td>6.880</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C58[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n218_s/I0</td>
</tr>
<tr>
<td>22.626</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C58[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n218_s/COUT</td>
</tr>
<tr>
<td>22.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n217_s/CIN</td>
</tr>
<tr>
<td>22.676</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C58[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n217_s/COUT</td>
</tr>
<tr>
<td>22.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C58[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n216_s/CIN</td>
</tr>
<tr>
<td>22.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C58[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n216_s/COUT</td>
</tr>
<tr>
<td>22.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C59[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n215_s/CIN</td>
</tr>
<tr>
<td>22.970</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C59[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n215_s/SUM</td>
</tr>
<tr>
<td>23.598</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n223_s0/I1</td>
</tr>
<tr>
<td>24.176</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C56[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n223_s0/F</td>
</tr>
<tr>
<td>24.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.755</td>
<td>2.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C56[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/CLK</td>
</tr>
<tr>
<td>14.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
<tr>
<td>14.656</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C56[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.923, 15.712%; route: 7.508, 61.325%; tC2Q: 2.811, 22.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>22.031</td>
<td>6.880</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C58[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n218_s/I0</td>
</tr>
<tr>
<td>22.626</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C58[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n218_s/COUT</td>
</tr>
<tr>
<td>22.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n217_s/CIN</td>
</tr>
<tr>
<td>22.676</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C58[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n217_s/COUT</td>
</tr>
<tr>
<td>22.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C58[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n216_s/CIN</td>
</tr>
<tr>
<td>22.972</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C58[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n216_s/SUM</td>
</tr>
<tr>
<td>23.391</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C56[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n224_s0/I1</td>
</tr>
<tr>
<td>23.899</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C56[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n224_s0/F</td>
</tr>
<tr>
<td>23.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C56[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.748</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C56[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/CLK</td>
</tr>
<tr>
<td>14.713</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
<tr>
<td>14.649</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C56[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.855, 15.502%; route: 7.299, 61.002%; tC2Q: 2.811, 23.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.713, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.655</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>21.029</td>
<td>5.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C57[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/I1</td>
</tr>
<tr>
<td>21.574</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C57[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/COUT</td>
</tr>
<tr>
<td>21.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/CIN</td>
</tr>
<tr>
<td>21.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/COUT</td>
</tr>
<tr>
<td>21.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/CIN</td>
</tr>
<tr>
<td>21.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>21.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>21.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>21.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>21.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C58[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.875</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C58[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.541</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C57[3][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>23.115</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C57[3][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>23.516</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C56[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n226_s0/I2</td>
</tr>
<tr>
<td>23.835</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C56[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n226_s0/F</td>
</tr>
<tr>
<td>23.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C56[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.748</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C56[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/CLK</td>
</tr>
<tr>
<td>14.713</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
<tr>
<td>14.655</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C56[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.130, 17.903%; route: 6.959, 58.474%; tC2Q: 2.811, 23.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.713, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>21.029</td>
<td>5.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C57[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/I1</td>
</tr>
<tr>
<td>21.574</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C57[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/COUT</td>
</tr>
<tr>
<td>21.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/CIN</td>
</tr>
<tr>
<td>21.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/COUT</td>
</tr>
<tr>
<td>21.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/CIN</td>
</tr>
<tr>
<td>21.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>21.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>21.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>21.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>21.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C58[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.875</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C58[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.541</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C57[3][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>23.115</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R61C57[3][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>23.578</td>
<td>0.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C56[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.762</td>
<td>2.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C56[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0/CLK</td>
</tr>
<tr>
<td>14.727</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0</td>
</tr>
<tr>
<td>14.664</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C56[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.812, 15.559%; route: 7.021, 60.298%; tC2Q: 2.811, 24.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.727, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.099</td>
<td>2.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C92[0][A]</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/CLK</td>
</tr>
<tr>
<td>7.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R51C92[0][A]</td>
<td style=" font-weight:bold;">disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/Q</td>
</tr>
<tr>
<td>8.423</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][A]</td>
<td>disp_driver0/rdfifo_rden_Z_s8/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C89[2][A]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s8/F</td>
</tr>
<tr>
<td>8.995</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][B]</td>
<td>disp_driver0/rdfifo_rden_Z_s4/I0</td>
</tr>
<tr>
<td>9.503</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][B]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s4/F</td>
</tr>
<tr>
<td>9.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[3][A]</td>
<td>disp_driver0/rdfifo_rden_Z_s0/I0</td>
</tr>
<tr>
<td>10.053</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C89[3][A]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s0/F</td>
</tr>
<tr>
<td>10.058</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[3][B]</td>
<td>disp_driver0/rdfifo_rden_Z_s/I0</td>
</tr>
<tr>
<td>10.514</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R50C89[3][B]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/I1</td>
</tr>
<tr>
<td>11.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R45C88[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>12.843</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C87[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_7_s1/I2</td>
</tr>
<tr>
<td>13.421</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C87[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_7_s1/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C87[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_12_s2/I2</td>
</tr>
<tr>
<td>14.983</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C87[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_12_s2/F</td>
</tr>
<tr>
<td>16.604</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0/I0</td>
</tr>
<tr>
<td>17.199</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0/COUT</td>
</tr>
<tr>
<td>18.966</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/I2</td>
</tr>
<tr>
<td>19.474</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C88[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/F</td>
</tr>
<tr>
<td>22.554</td>
<td>3.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.176</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.847</td>
<td>2.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>13.760</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.835, 31.284%; route: 10.238, 66.241%; tC2Q: 0.382, 2.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.671, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.099</td>
<td>2.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C92[0][A]</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/CLK</td>
</tr>
<tr>
<td>7.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R51C92[0][A]</td>
<td style=" font-weight:bold;">disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/Q</td>
</tr>
<tr>
<td>8.423</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][A]</td>
<td>disp_driver0/rdfifo_rden_Z_s8/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C89[2][A]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s8/F</td>
</tr>
<tr>
<td>8.995</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][B]</td>
<td>disp_driver0/rdfifo_rden_Z_s4/I0</td>
</tr>
<tr>
<td>9.503</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][B]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s4/F</td>
</tr>
<tr>
<td>9.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[3][A]</td>
<td>disp_driver0/rdfifo_rden_Z_s0/I0</td>
</tr>
<tr>
<td>10.053</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C89[3][A]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s0/F</td>
</tr>
<tr>
<td>10.058</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[3][B]</td>
<td>disp_driver0/rdfifo_rden_Z_s/I0</td>
</tr>
<tr>
<td>10.514</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R50C89[3][B]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/I1</td>
</tr>
<tr>
<td>11.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R45C88[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>12.843</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C87[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_7_s1/I2</td>
</tr>
<tr>
<td>13.421</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C87[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_7_s1/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C87[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_12_s2/I2</td>
</tr>
<tr>
<td>14.983</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C87[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_12_s2/F</td>
</tr>
<tr>
<td>16.604</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0/I0</td>
</tr>
<tr>
<td>17.199</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0/COUT</td>
</tr>
<tr>
<td>18.966</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/I2</td>
</tr>
<tr>
<td>19.474</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C88[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/F</td>
</tr>
<tr>
<td>22.406</td>
<td>2.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.176</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.837</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>13.750</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.835, 31.586%; route: 10.090, 65.915%; tC2Q: 0.382, 2.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.662, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.099</td>
<td>2.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C92[0][A]</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/CLK</td>
</tr>
<tr>
<td>7.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R51C92[0][A]</td>
<td style=" font-weight:bold;">disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/Q</td>
</tr>
<tr>
<td>8.423</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][A]</td>
<td>disp_driver0/rdfifo_rden_Z_s8/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C89[2][A]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s8/F</td>
</tr>
<tr>
<td>8.995</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][B]</td>
<td>disp_driver0/rdfifo_rden_Z_s4/I0</td>
</tr>
<tr>
<td>9.503</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][B]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s4/F</td>
</tr>
<tr>
<td>9.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[3][A]</td>
<td>disp_driver0/rdfifo_rden_Z_s0/I0</td>
</tr>
<tr>
<td>10.053</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C89[3][A]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s0/F</td>
</tr>
<tr>
<td>10.058</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[3][B]</td>
<td>disp_driver0/rdfifo_rden_Z_s/I0</td>
</tr>
<tr>
<td>10.514</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R50C89[3][B]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/I1</td>
</tr>
<tr>
<td>11.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R45C88[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>12.843</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C87[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_7_s1/I2</td>
</tr>
<tr>
<td>13.421</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C87[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_7_s1/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C87[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_12_s2/I2</td>
</tr>
<tr>
<td>14.983</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C87[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_12_s2/F</td>
</tr>
<tr>
<td>16.604</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0/I0</td>
</tr>
<tr>
<td>17.199</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0/COUT</td>
</tr>
<tr>
<td>18.966</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/I2</td>
</tr>
<tr>
<td>19.474</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C88[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/F</td>
</tr>
<tr>
<td>22.283</td>
<td>2.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.176</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.837</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s/CLKB</td>
</tr>
<tr>
<td>13.750</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.835, 31.843%; route: 9.966, 65.638%; tC2Q: 0.382, 2.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.662, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/cfa_top_inst/out_data_G_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4950</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.420</td>
<td>6.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C135[1][A]</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0/CLK</td>
</tr>
<tr>
<td>7.787</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>263</td>
<td>R39C135[1][A]</td>
<td style=" font-weight:bold;">isp_inst/cfa_top_inst/r_Xaddr_3_s0/Q</td>
</tr>
<tr>
<td>16.537</td>
<td>8.750</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R53C143</td>
<td>isp_inst/cfa_top_inst/ram_ram_19_1_s/AD[3]</td>
</tr>
<tr>
<td>16.826</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C143</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_ram_19_1_s/DO[3]</td>
</tr>
<tr>
<td>17.246</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[1][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s46/I1</td>
</tr>
<tr>
<td>17.814</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C141[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s46/F</td>
</tr>
<tr>
<td>18.747</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s42/I3</td>
</tr>
<tr>
<td>19.315</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s42/F</td>
</tr>
<tr>
<td>20.250</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C143[0][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s26/I0</td>
</tr>
<tr>
<td>20.829</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C143[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s26/F</td>
</tr>
<tr>
<td>21.210</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C142[1][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s12/I3</td>
</tr>
<tr>
<td>21.789</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C142[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s12/F</td>
</tr>
<tr>
<td>21.791</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C142[2][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s5/I1</td>
</tr>
<tr>
<td>22.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C142[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s5/F</td>
</tr>
<tr>
<td>22.361</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C142[3][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s2/I0</td>
</tr>
<tr>
<td>22.909</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C142[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s2/F</td>
</tr>
<tr>
<td>22.911</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C142[3][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s0/I1</td>
</tr>
<tr>
<td>23.367</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C142[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s0/F</td>
</tr>
<tr>
<td>24.230</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C136[0][A]</td>
<td>isp_inst/cfa_top_inst/n195_s/I0</td>
</tr>
<tr>
<td>24.830</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C136[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n195_s/COUT</td>
</tr>
<tr>
<td>25.255</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C137[2][B]</td>
<td>isp_inst/cfa_top_inst/n313_s3/I1</td>
</tr>
<tr>
<td>25.834</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C137[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n313_s3/F</td>
</tr>
<tr>
<td>25.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C137[2][B]</td>
<td style=" font-weight:bold;">isp_inst/cfa_top_inst/out_data_G_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4950</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.389</td>
<td>6.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C137[2][B]</td>
<td>isp_inst/cfa_top_inst/out_data_G_7_s3/CLK</td>
</tr>
<tr>
<td>17.326</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C137[2][B]</td>
<td>isp_inst/cfa_top_inst/out_data_G_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.198%; route: 6.738, 90.802%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.331, 28.953%; route: 12.715, 69.052%; tC2Q: 0.368, 1.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.236%; route: 6.707, 90.764%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/cfa_top_inst/out_data_G_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4950</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.420</td>
<td>6.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C135[1][A]</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0/CLK</td>
</tr>
<tr>
<td>7.787</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>263</td>
<td>R39C135[1][A]</td>
<td style=" font-weight:bold;">isp_inst/cfa_top_inst/r_Xaddr_3_s0/Q</td>
</tr>
<tr>
<td>16.537</td>
<td>8.750</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R53C143</td>
<td>isp_inst/cfa_top_inst/ram_ram_19_1_s/AD[3]</td>
</tr>
<tr>
<td>16.826</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C143</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_ram_19_1_s/DO[3]</td>
</tr>
<tr>
<td>17.246</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[1][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s46/I1</td>
</tr>
<tr>
<td>17.814</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C141[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s46/F</td>
</tr>
<tr>
<td>18.747</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s42/I3</td>
</tr>
<tr>
<td>19.315</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s42/F</td>
</tr>
<tr>
<td>20.250</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C143[0][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s26/I0</td>
</tr>
<tr>
<td>20.829</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C143[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s26/F</td>
</tr>
<tr>
<td>21.210</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C142[1][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s12/I3</td>
</tr>
<tr>
<td>21.789</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C142[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s12/F</td>
</tr>
<tr>
<td>21.791</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C142[2][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s5/I1</td>
</tr>
<tr>
<td>22.359</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C142[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s5/F</td>
</tr>
<tr>
<td>22.361</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C142[3][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s2/I0</td>
</tr>
<tr>
<td>22.909</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C142[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s2/F</td>
</tr>
<tr>
<td>22.911</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C142[3][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s0/I1</td>
</tr>
<tr>
<td>23.367</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C142[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_889_G[0]_s0/F</td>
</tr>
<tr>
<td>24.230</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C136[0][A]</td>
<td>isp_inst/cfa_top_inst/n195_s/I0</td>
</tr>
<tr>
<td>25.011</td>
<td>0.781</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C136[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n195_s/SUM</td>
</tr>
<tr>
<td>25.162</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C136[3][A]</td>
<td>isp_inst/cfa_top_inst/n314_s3/I1</td>
</tr>
<tr>
<td>25.710</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C136[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n314_s3/F</td>
</tr>
<tr>
<td>25.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C136[3][A]</td>
<td style=" font-weight:bold;">isp_inst/cfa_top_inst/out_data_G_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4950</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.380</td>
<td>6.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C136[3][A]</td>
<td>isp_inst/cfa_top_inst/out_data_G_6_s3/CLK</td>
</tr>
<tr>
<td>17.316</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C136[3][A]</td>
<td>isp_inst/cfa_top_inst/out_data_G_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.198%; route: 6.738, 90.802%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.481, 29.969%; route: 12.441, 68.022%; tC2Q: 0.368, 2.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.248%; route: 6.698, 90.752%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>22.943</td>
<td>7.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C59[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.753</td>
<td>2.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C59[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_4_s0/CLK</td>
</tr>
<tr>
<td>14.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
<tr>
<td>14.654</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C59[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 3.688%; route: 7.791, 70.775%; tC2Q: 2.811, 25.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.718, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.645</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.138</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>21.029</td>
<td>5.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R63C57[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/I1</td>
</tr>
<tr>
<td>21.574</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C57[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s16/COUT</td>
</tr>
<tr>
<td>21.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/CIN</td>
</tr>
<tr>
<td>21.624</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s17/COUT</td>
</tr>
<tr>
<td>21.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/CIN</td>
</tr>
<tr>
<td>21.674</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s18/COUT</td>
</tr>
<tr>
<td>21.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/CIN</td>
</tr>
<tr>
<td>21.724</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s19/COUT</td>
</tr>
<tr>
<td>21.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/CIN</td>
</tr>
<tr>
<td>21.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C57[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C57[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R63C58[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.875</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R63C58[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.333</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n253_s2/I2</td>
</tr>
<tr>
<td>22.912</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n253_s2/F</td>
</tr>
<tr>
<td>22.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.744</td>
<td>2.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0/CLK</td>
</tr>
<tr>
<td>14.709</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0</td>
</tr>
<tr>
<td>14.645</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C58[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.817, 16.549%; route: 6.350, 57.843%; tC2Q: 2.811, 25.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.709, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>302.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>294.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_load_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>289.888</td>
<td>289.888</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>289.888</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>294.322</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>297.014</td>
<td>2.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C91[2][B]</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_10_s0/CLK</td>
</tr>
<tr>
<td>297.397</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R49C91[2][B]</td>
<td style=" font-weight:bold;">disp_driver0/video_timing_ctrl_inst0/v_pos_10_s0/Q</td>
</tr>
<tr>
<td>297.999</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C90[3][B]</td>
<td>disp_driver0/rdfifo_rden_Z_s1/I0</td>
</tr>
<tr>
<td>298.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C90[3][B]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s1/F</td>
</tr>
<tr>
<td>298.959</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[1][A]</td>
<td>disp_driver0/video_timing_ctrl_inst0/rd_load_s/I0</td>
</tr>
<tr>
<td>299.538</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C89[1][A]</td>
<td style=" background: #97FFFF;">disp_driver0/video_timing_ctrl_inst0/rd_load_s/F</td>
</tr>
<tr>
<td>302.812</td>
<td>3.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C84[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_load_d0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>292.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>294.740</td>
<td>2.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C84[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_load_d0_s0/CLK</td>
</tr>
<tr>
<td>294.705</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_load_d0_s0</td>
</tr>
<tr>
<td>294.642</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C84[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_load_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.386</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.112</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.153, 19.879%; route: 4.263, 73.523%; tC2Q: 0.382, 6.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.706, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/cfa_top_inst/out_data_G_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4950</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.420</td>
<td>6.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C135[1][A]</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0/CLK</td>
</tr>
<tr>
<td>7.787</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>263</td>
<td>R39C135[1][A]</td>
<td style=" font-weight:bold;">isp_inst/cfa_top_inst/r_Xaddr_3_s0/Q</td>
</tr>
<tr>
<td>16.537</td>
<td>8.750</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R53C143</td>
<td>isp_inst/cfa_top_inst/ram_ram_19_1_s/AD[3]</td>
</tr>
<tr>
<td>16.826</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C143</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_ram_19_1_s/DO[1]</td>
</tr>
<tr>
<td>17.780</td>
<td>0.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[1][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s45/I1</td>
</tr>
<tr>
<td>18.069</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s45/F</td>
</tr>
<tr>
<td>18.984</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C133[3][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s43/I3</td>
</tr>
<tr>
<td>19.440</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C133[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s43/F</td>
</tr>
<tr>
<td>20.030</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C134[2][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s21/I0</td>
</tr>
<tr>
<td>20.597</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C134[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s21/F</td>
</tr>
<tr>
<td>20.600</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C134[2][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s8/I1</td>
</tr>
<tr>
<td>21.107</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C134[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s8/F</td>
</tr>
<tr>
<td>21.280</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C135[3][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s2/I2</td>
</tr>
<tr>
<td>21.736</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C135[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s2/F</td>
</tr>
<tr>
<td>21.887</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C135[0][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s0/I2</td>
</tr>
<tr>
<td>22.455</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C135[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s0/F</td>
</tr>
<tr>
<td>23.602</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C135[2][A]</td>
<td>isp_inst/cfa_top_inst/n197_s/I0</td>
</tr>
<tr>
<td>24.202</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C135[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n197_s/COUT</td>
</tr>
<tr>
<td>24.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C135[2][B]</td>
<td>isp_inst/cfa_top_inst/n196_s/CIN</td>
</tr>
<tr>
<td>24.499</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C135[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n196_s/SUM</td>
</tr>
<tr>
<td>24.671</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C134[0][A]</td>
<td>isp_inst/cfa_top_inst/n315_s3/I1</td>
</tr>
<tr>
<td>25.239</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C134[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n315_s3/F</td>
</tr>
<tr>
<td>25.239</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C134[0][A]</td>
<td style=" font-weight:bold;">isp_inst/cfa_top_inst/out_data_G_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4950</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.380</td>
<td>6.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C134[0][A]</td>
<td>isp_inst/cfa_top_inst/out_data_G_5_s3/CLK</td>
</tr>
<tr>
<td>17.316</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C134[0][A]</td>
<td>isp_inst/cfa_top_inst/out_data_G_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.198%; route: 6.738, 90.802%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.596, 25.794%; route: 12.855, 72.143%; tC2Q: 0.368, 2.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.248%; route: 6.698, 90.752%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.099</td>
<td>2.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C92[0][A]</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/CLK</td>
</tr>
<tr>
<td>7.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R51C92[0][A]</td>
<td style=" font-weight:bold;">disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/Q</td>
</tr>
<tr>
<td>8.423</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][A]</td>
<td>disp_driver0/rdfifo_rden_Z_s8/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C89[2][A]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s8/F</td>
</tr>
<tr>
<td>8.995</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][B]</td>
<td>disp_driver0/rdfifo_rden_Z_s4/I0</td>
</tr>
<tr>
<td>9.503</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][B]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s4/F</td>
</tr>
<tr>
<td>9.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[3][A]</td>
<td>disp_driver0/rdfifo_rden_Z_s0/I0</td>
</tr>
<tr>
<td>10.053</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C89[3][A]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s0/F</td>
</tr>
<tr>
<td>10.058</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[3][B]</td>
<td>disp_driver0/rdfifo_rden_Z_s/I0</td>
</tr>
<tr>
<td>10.514</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R50C89[3][B]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/I1</td>
</tr>
<tr>
<td>11.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R45C88[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>12.843</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C87[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_7_s1/I2</td>
</tr>
<tr>
<td>13.421</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C87[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_7_s1/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C87[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_12_s2/I2</td>
</tr>
<tr>
<td>14.983</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C87[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_12_s2/F</td>
</tr>
<tr>
<td>16.604</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0/I0</td>
</tr>
<tr>
<td>17.199</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0/COUT</td>
</tr>
<tr>
<td>18.966</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/I2</td>
</tr>
<tr>
<td>19.474</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C88[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/F</td>
</tr>
<tr>
<td>21.641</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.176</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.877</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>13.790</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[16][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.835, 33.247%; route: 9.325, 64.122%; tC2Q: 0.382, 2.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.701, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.745</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>15.151</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>21.823</td>
<td>6.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C58[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n160_s0/I0</td>
</tr>
<tr>
<td>22.401</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C58[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n160_s0/F</td>
</tr>
<tr>
<td>22.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C58[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.736</td>
<td>2.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C58[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1/CLK</td>
</tr>
<tr>
<td>14.701</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1</td>
</tr>
<tr>
<td>14.638</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C58[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.985, 9.408%; route: 6.671, 63.735%; tC2Q: 2.811, 26.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.702, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/cfa_top_inst/out_data_G_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4950</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.420</td>
<td>6.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C135[1][A]</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0/CLK</td>
</tr>
<tr>
<td>7.787</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>263</td>
<td>R39C135[1][A]</td>
<td style=" font-weight:bold;">isp_inst/cfa_top_inst/r_Xaddr_3_s0/Q</td>
</tr>
<tr>
<td>16.724</td>
<td>8.936</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C146</td>
<td>isp_inst/cfa_top_inst/ram_ram_25_0_s/AD[3]</td>
</tr>
<tr>
<td>17.012</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C146</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_ram_25_0_s/DO[1]</td>
</tr>
<tr>
<td>18.004</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C144[1][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s48/I0</td>
</tr>
<tr>
<td>18.511</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C144[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s48/F</td>
</tr>
<tr>
<td>19.140</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[3][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s46/I3</td>
</tr>
<tr>
<td>19.596</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C139[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s46/F</td>
</tr>
<tr>
<td>20.041</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C136[3][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s23/I1</td>
</tr>
<tr>
<td>20.360</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C136[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s23/F</td>
</tr>
<tr>
<td>20.365</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C136[2][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s10/I1</td>
</tr>
<tr>
<td>20.872</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C136[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s10/F</td>
</tr>
<tr>
<td>21.045</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C136[3][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s3/I2</td>
</tr>
<tr>
<td>21.592</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C136[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s3/F</td>
</tr>
<tr>
<td>21.595</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C136[0][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s0/I2</td>
</tr>
<tr>
<td>22.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C136[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s0/F</td>
</tr>
<tr>
<td>23.322</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C135[0][A]</td>
<td>isp_inst/cfa_top_inst/n201_s/I0</td>
</tr>
<tr>
<td>23.922</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C135[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n201_s/COUT</td>
</tr>
<tr>
<td>23.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C135[0][B]</td>
<td>isp_inst/cfa_top_inst/n200_s/CIN</td>
</tr>
<tr>
<td>23.972</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C135[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n200_s/COUT</td>
</tr>
<tr>
<td>23.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C135[1][A]</td>
<td>isp_inst/cfa_top_inst/n199_s/CIN</td>
</tr>
<tr>
<td>24.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C135[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n199_s/COUT</td>
</tr>
<tr>
<td>24.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C135[1][B]</td>
<td>isp_inst/cfa_top_inst/n198_s/CIN</td>
</tr>
<tr>
<td>24.319</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C135[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n198_s/SUM</td>
</tr>
<tr>
<td>24.491</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C134[2][A]</td>
<td>isp_inst/cfa_top_inst/n317_s3/I1</td>
</tr>
<tr>
<td>25.070</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C134[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n317_s3/F</td>
</tr>
<tr>
<td>25.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C134[2][A]</td>
<td style=" font-weight:bold;">isp_inst/cfa_top_inst/out_data_G_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4950</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.380</td>
<td>6.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C134[2][A]</td>
<td>isp_inst/cfa_top_inst/out_data_G_3_s3/CLK</td>
</tr>
<tr>
<td>17.316</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C134[2][A]</td>
<td>isp_inst/cfa_top_inst/out_data_G_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.198%; route: 6.738, 90.802%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.780, 27.082%; route: 12.502, 70.836%; tC2Q: 0.368, 2.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.248%; route: 6.698, 90.752%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/cfa_top_inst/out_data_G_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4950</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.420</td>
<td>6.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C135[1][A]</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0/CLK</td>
</tr>
<tr>
<td>7.787</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>263</td>
<td>R39C135[1][A]</td>
<td style=" font-weight:bold;">isp_inst/cfa_top_inst/r_Xaddr_3_s0/Q</td>
</tr>
<tr>
<td>16.537</td>
<td>8.750</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R53C143</td>
<td>isp_inst/cfa_top_inst/ram_ram_19_1_s/AD[3]</td>
</tr>
<tr>
<td>16.826</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C143</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_ram_19_1_s/DO[1]</td>
</tr>
<tr>
<td>17.780</td>
<td>0.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C133[1][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s45/I1</td>
</tr>
<tr>
<td>18.069</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C133[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s45/F</td>
</tr>
<tr>
<td>18.984</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C133[3][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s43/I3</td>
</tr>
<tr>
<td>19.440</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C133[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s43/F</td>
</tr>
<tr>
<td>20.030</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C134[2][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s21/I0</td>
</tr>
<tr>
<td>20.597</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C134[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s21/F</td>
</tr>
<tr>
<td>20.600</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C134[2][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s8/I1</td>
</tr>
<tr>
<td>21.107</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C134[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s8/F</td>
</tr>
<tr>
<td>21.280</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C135[3][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s2/I2</td>
</tr>
<tr>
<td>21.736</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C135[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s2/F</td>
</tr>
<tr>
<td>21.887</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C135[0][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s0/I2</td>
</tr>
<tr>
<td>22.455</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C135[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_635_G[0]_s0/F</td>
</tr>
<tr>
<td>23.602</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C135[2][A]</td>
<td>isp_inst/cfa_top_inst/n197_s/I0</td>
</tr>
<tr>
<td>24.384</td>
<td>0.781</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C135[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n197_s/SUM</td>
</tr>
<tr>
<td>24.620</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C137[3][A]</td>
<td>isp_inst/cfa_top_inst/n316_s3/I1</td>
</tr>
<tr>
<td>25.076</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C137[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n316_s3/F</td>
</tr>
<tr>
<td>25.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C137[3][A]</td>
<td style=" font-weight:bold;">isp_inst/cfa_top_inst/out_data_G_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4950</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.389</td>
<td>6.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C137[3][A]</td>
<td>isp_inst/cfa_top_inst/out_data_G_4_s3/CLK</td>
</tr>
<tr>
<td>17.326</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C137[3][A]</td>
<td>isp_inst/cfa_top_inst/out_data_G_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.198%; route: 6.738, 90.802%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.370, 24.750%; route: 12.919, 73.168%; tC2Q: 0.368, 2.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.236%; route: 6.707, 90.764%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.316</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/cfa_top_inst/out_data_G_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4950</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.420</td>
<td>6.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C135[1][A]</td>
<td>isp_inst/cfa_top_inst/r_Xaddr_3_s0/CLK</td>
</tr>
<tr>
<td>7.787</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>263</td>
<td>R39C135[1][A]</td>
<td style=" font-weight:bold;">isp_inst/cfa_top_inst/r_Xaddr_3_s0/Q</td>
</tr>
<tr>
<td>16.724</td>
<td>8.936</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R50C146</td>
<td>isp_inst/cfa_top_inst/ram_ram_25_0_s/AD[3]</td>
</tr>
<tr>
<td>17.012</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C146</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_ram_25_0_s/DO[1]</td>
</tr>
<tr>
<td>18.004</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C144[1][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s48/I0</td>
</tr>
<tr>
<td>18.511</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C144[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s48/F</td>
</tr>
<tr>
<td>19.140</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[3][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s46/I3</td>
</tr>
<tr>
<td>19.596</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C139[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s46/F</td>
</tr>
<tr>
<td>20.041</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C136[3][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s23/I1</td>
</tr>
<tr>
<td>20.360</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C136[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s23/F</td>
</tr>
<tr>
<td>20.365</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C136[2][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s10/I1</td>
</tr>
<tr>
<td>20.872</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C136[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s10/F</td>
</tr>
<tr>
<td>21.045</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C136[3][B]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s3/I2</td>
</tr>
<tr>
<td>21.592</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C136[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s3/F</td>
</tr>
<tr>
<td>21.595</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C136[0][A]</td>
<td>isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s0/I2</td>
</tr>
<tr>
<td>22.174</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C136[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/ram_DOL_127_G[0]_s0/F</td>
</tr>
<tr>
<td>23.322</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C135[0][A]</td>
<td>isp_inst/cfa_top_inst/n201_s/I0</td>
</tr>
<tr>
<td>23.922</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C135[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n201_s/COUT</td>
</tr>
<tr>
<td>23.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R49C135[0][B]</td>
<td>isp_inst/cfa_top_inst/n200_s/CIN</td>
</tr>
<tr>
<td>23.972</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C135[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n200_s/COUT</td>
</tr>
<tr>
<td>23.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R49C135[1][A]</td>
<td>isp_inst/cfa_top_inst/n199_s/CIN</td>
</tr>
<tr>
<td>24.216</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C135[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n199_s/SUM</td>
</tr>
<tr>
<td>24.597</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C134[3][A]</td>
<td>isp_inst/cfa_top_inst/n318_s3/I1</td>
</tr>
<tr>
<td>25.054</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C134[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/cfa_top_inst/n318_s3/F</td>
</tr>
<tr>
<td>25.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C134[3][A]</td>
<td style=" font-weight:bold;">isp_inst/cfa_top_inst/out_data_G_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4950</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.380</td>
<td>6.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C134[3][A]</td>
<td>isp_inst/cfa_top_inst/out_data_G_2_s3/CLK</td>
</tr>
<tr>
<td>17.316</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C134[3][A]</td>
<td>isp_inst/cfa_top_inst/out_data_G_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.198%; route: 6.738, 90.802%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.555, 25.831%; route: 12.711, 72.085%; tC2Q: 0.368, 2.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.248%; route: 6.698, 90.752%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.099</td>
<td>2.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C92[0][A]</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/CLK</td>
</tr>
<tr>
<td>7.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R51C92[0][A]</td>
<td style=" font-weight:bold;">disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/Q</td>
</tr>
<tr>
<td>8.423</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][A]</td>
<td>disp_driver0/rdfifo_rden_Z_s8/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C89[2][A]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s8/F</td>
</tr>
<tr>
<td>8.995</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][B]</td>
<td>disp_driver0/rdfifo_rden_Z_s4/I0</td>
</tr>
<tr>
<td>9.503</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][B]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s4/F</td>
</tr>
<tr>
<td>9.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[3][A]</td>
<td>disp_driver0/rdfifo_rden_Z_s0/I0</td>
</tr>
<tr>
<td>10.053</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C89[3][A]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s0/F</td>
</tr>
<tr>
<td>10.058</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[3][B]</td>
<td>disp_driver0/rdfifo_rden_Z_s/I0</td>
</tr>
<tr>
<td>10.514</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R50C89[3][B]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/I1</td>
</tr>
<tr>
<td>11.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R45C88[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>12.843</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C87[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_7_s1/I2</td>
</tr>
<tr>
<td>13.421</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C87[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_7_s1/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C87[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_12_s2/I2</td>
</tr>
<tr>
<td>14.983</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C87[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_12_s2/F</td>
</tr>
<tr>
<td>16.604</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0/I0</td>
</tr>
<tr>
<td>17.199</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0/COUT</td>
</tr>
<tr>
<td>18.966</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/I2</td>
</tr>
<tr>
<td>19.474</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C88[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/F</td>
</tr>
<tr>
<td>21.523</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.176</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.886</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>13.799</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.835, 33.521%; route: 9.206, 63.827%; tC2Q: 0.382, 2.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.710, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.808</td>
</tr>
<tr>
<td class="label">From</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.099</td>
<td>2.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C92[0][A]</td>
<td>disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/CLK</td>
</tr>
<tr>
<td>7.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R51C92[0][A]</td>
<td style=" font-weight:bold;">disp_driver0/video_timing_ctrl_inst0/v_pos_0_s0/Q</td>
</tr>
<tr>
<td>8.423</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][A]</td>
<td>disp_driver0/rdfifo_rden_Z_s8/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C89[2][A]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s8/F</td>
</tr>
<tr>
<td>8.995</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][B]</td>
<td>disp_driver0/rdfifo_rden_Z_s4/I0</td>
</tr>
<tr>
<td>9.503</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C89[2][B]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s4/F</td>
</tr>
<tr>
<td>9.505</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[3][A]</td>
<td>disp_driver0/rdfifo_rden_Z_s0/I0</td>
</tr>
<tr>
<td>10.053</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C89[3][A]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s0/F</td>
</tr>
<tr>
<td>10.058</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C89[3][B]</td>
<td>disp_driver0/rdfifo_rden_Z_s/I0</td>
</tr>
<tr>
<td>10.514</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>71</td>
<td>R50C89[3][B]</td>
<td style=" background: #97FFFF;">disp_driver0/rdfifo_rden_Z_s/F</td>
</tr>
<tr>
<td>11.469</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/I1</td>
</tr>
<tr>
<td>11.976</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R45C88[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>12.843</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C87[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_7_s1/I2</td>
</tr>
<tr>
<td>13.421</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C87[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rgraynext_7_s1/F</td>
</tr>
<tr>
<td>14.415</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C87[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_12_s2/I2</td>
</tr>
<tr>
<td>14.983</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C87[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/rbin_num_next_12_s2/F</td>
</tr>
<tr>
<td>16.604</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0/I0</td>
</tr>
<tr>
<td>17.199</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R60C89[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n1132_s0/COUT</td>
</tr>
<tr>
<td>18.966</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/I2</td>
</tr>
<tr>
<td>19.474</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C88[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/n37_s1/F</td>
</tr>
<tr>
<td>21.433</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[17]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>6.742</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.176</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>13.895</td>
<td>2.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[17]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>13.808</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[17]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.742</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.835, 33.732%; route: 9.116, 63.600%; tC2Q: 0.382, 2.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.289</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C62[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_3_s0/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R43C62[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_3_s0/Q</td>
</tr>
<tr>
<td>3.585</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C62[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/I3</td>
</tr>
<tr>
<td>3.776</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C62[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/F</td>
</tr>
<tr>
<td>3.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C62[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.727</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C62[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>5.761</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>5.763</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C62[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.254, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 39.231%; route: 0.116, 23.846%; tC2Q: 0.180, 36.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.298</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>3.478</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/Q</td>
</tr>
<tr>
<td>3.897</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C88[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.713</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C88[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>5.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0</td>
</tr>
<tr>
<td>5.724</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C88[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.415</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.275</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C89[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.455</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C89[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/Q</td>
</tr>
<tr>
<td>3.874</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C88[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.687</td>
<td>1.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C88[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>5.722</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0</td>
</tr>
<tr>
<td>5.698</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C88[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.253, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.270</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C86[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C86[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/Q</td>
</tr>
<tr>
<td>3.869</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C85[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.682</td>
<td>1.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C85[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>5.717</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0</td>
</tr>
<tr>
<td>5.693</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C85[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.248, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>3.476</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/Q</td>
</tr>
<tr>
<td>3.894</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C85[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.706</td>
<td>1.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C85[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>5.741</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0</td>
</tr>
<tr>
<td>5.717</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C85[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.272, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.715</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.299</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>3.479</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/Q</td>
</tr>
<tr>
<td>3.897</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C87[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.704</td>
<td>1.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C87[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>5.739</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0</td>
</tr>
<tr>
<td>5.715</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C87[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.264, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.270, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.714</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.298</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.478</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R41C89[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/Q</td>
</tr>
<tr>
<td>3.897</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C90[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.703</td>
<td>1.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C90[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0/CLK</td>
</tr>
<tr>
<td>5.738</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0</td>
</tr>
<tr>
<td>5.714</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C90[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.269, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.270</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C21[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R62C21[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.099</td>
<td>0.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL62[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.476</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.649, 78.281%; tC2Q: 0.180, 21.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.688</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.299</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>3.479</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C88[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/Q</td>
</tr>
<tr>
<td>4.017</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C89[3][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.676</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C89[3][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>5.711</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0</td>
</tr>
<tr>
<td>5.688</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C89[3][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.264, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 74.957%; tC2Q: 0.180, 25.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.302</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C87[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C87[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0/Q</td>
</tr>
<tr>
<td>4.124</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.685</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0/CLK</td>
</tr>
<tr>
<td>5.720</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0</td>
</tr>
<tr>
<td>5.696</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C87[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.641, 78.082%; tC2Q: 0.180, 21.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.688</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.302</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C87[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C87[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/Q</td>
</tr>
<tr>
<td>4.149</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C89[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.676</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C89[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0/CLK</td>
</tr>
<tr>
<td>5.711</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0</td>
</tr>
<tr>
<td>5.688</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C89[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.666, 78.730%; tC2Q: 0.180, 21.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.270</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C21[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R62C21[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.312</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL62[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.476</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.862, 82.734%; tC2Q: 0.180, 17.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.270</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C21[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R62C21[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.317</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL60[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL60[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL60[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.476</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 82.816%; tC2Q: 0.180, 17.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.270</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C21[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R62C21[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.442</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL58[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.476</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.993, 84.648%; tC2Q: 0.180, 15.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.270</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C21[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R62C21[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.442</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL58[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.476</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.993, 84.648%; tC2Q: 0.180, 15.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.275</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C43[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.455</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R71C43[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.557</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL71[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.470</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.101, 85.951%; tC2Q: 0.180, 14.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.270</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C21[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R62C21[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.565</td>
<td>1.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL56[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.476</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.115, 86.100%; tC2Q: 0.180, 13.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.270</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C21[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R62C21[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.565</td>
<td>1.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.476</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.115, 86.100%; tC2Q: 0.180, 13.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.270</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C21[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R62C21[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.574</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.476</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.124, 86.194%; tC2Q: 0.180, 13.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.275</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C43[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.455</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R71C43[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL71[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.470</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.317, 87.980%; tC2Q: 0.180, 12.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.275</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C43[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.455</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R71C43[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.017</td>
<td>1.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.470</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.561, 89.663%; tC2Q: 0.180, 10.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.275</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C43[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.455</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R71C43[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.112</td>
<td>1.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL74[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.470</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.656, 90.197%; tC2Q: 0.180, 9.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.275</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C43[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.455</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R71C43[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.112</td>
<td>1.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.470</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.656, 90.197%; tC2Q: 0.180, 9.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.275</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C43[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.455</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R71C43[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>1.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL85[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL85[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL85[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.470</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.780, 90.816%; tC2Q: 0.180, 9.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.275</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C43[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.455</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R71C43[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>1.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL83[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.470</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.780, 90.816%; tC2Q: 0.180, 9.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.962</td>
<td>4.225</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.604</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.225, 91.998%; tC2Q: 0.368, 8.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.952</td>
<td>4.216</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.604</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.216, 91.981%; tC2Q: 0.368, 8.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.952</td>
<td>4.216</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.604</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.216, 91.981%; tC2Q: 0.368, 8.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.943</td>
<td>4.206</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.604</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.206, 91.965%; tC2Q: 0.368, 8.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.899</td>
<td>4.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.162, 91.887%; tC2Q: 0.368, 8.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.899</td>
<td>4.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.162, 91.887%; tC2Q: 0.368, 8.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.896</td>
<td>4.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.160, 91.882%; tC2Q: 0.368, 8.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.893</td>
<td>4.157</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.157, 91.877%; tC2Q: 0.368, 8.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.893</td>
<td>4.157</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL40[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.493</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.157, 91.877%; tC2Q: 0.368, 8.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.962</td>
<td>4.225</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.225, 91.998%; tC2Q: 0.368, 8.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.952</td>
<td>4.216</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.216, 91.981%; tC2Q: 0.368, 8.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.952</td>
<td>4.216</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.216, 91.981%; tC2Q: 0.368, 8.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.943</td>
<td>4.206</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.206, 91.965%; tC2Q: 0.368, 8.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.899</td>
<td>4.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>9.565</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.162, 91.887%; tC2Q: 0.368, 8.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.899</td>
<td>4.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>9.565</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.162, 91.887%; tC2Q: 0.368, 8.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.896</td>
<td>4.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>9.565</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.160, 91.882%; tC2Q: 0.368, 8.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.893</td>
<td>4.157</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>9.565</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.157, 91.877%; tC2Q: 0.368, 8.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.962</td>
<td>4.225</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.624</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.589</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.091</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.745</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.225, 91.998%; tC2Q: 0.368, 8.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.589, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.952</td>
<td>4.216</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.614</td>
<td>2.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.081</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.755</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.216, 91.981%; tC2Q: 0.368, 8.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.580, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.952</td>
<td>4.216</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.625</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.092</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.744</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.216, 91.981%; tC2Q: 0.368, 8.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.591, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.943</td>
<td>4.206</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.624</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.589</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.091</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.745</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.206, 91.965%; tC2Q: 0.368, 8.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.589, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.899</td>
<td>4.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.658</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.623</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>14.470</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.711</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.162, 91.887%; tC2Q: 0.368, 8.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.623, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.899</td>
<td>4.162</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.658</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.623</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>14.470</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.711</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.162, 91.887%; tC2Q: 0.368, 8.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.623, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.896</td>
<td>4.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.655</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.620</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>14.467</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.714</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.160, 91.882%; tC2Q: 0.368, 8.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.621, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.369</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.737</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.893</td>
<td>4.157</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>2.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.618</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>14.465</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.716</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.935, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.157, 91.877%; tC2Q: 0.368, 8.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.618, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>305.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.849</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>302.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>303.277</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C85[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>303.457</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C85[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>303.573</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C85[3][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/I0</td>
</tr>
<tr>
<td>303.898</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R72C85[3][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/F</td>
</tr>
<tr>
<td>305.349</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C85[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>304.434</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>305.948</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C85[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>305.983</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>305.849</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C85[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.671</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 15.682%; route: 1.567, 75.633%; tC2Q: 0.180, 8.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>305.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.849</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>302.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>303.277</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C85[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>303.457</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C85[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>303.573</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C85[3][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/I0</td>
</tr>
<tr>
<td>303.898</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R72C85[3][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/F</td>
</tr>
<tr>
<td>305.349</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C85[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>304.434</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>305.948</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C85[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>305.983</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>305.849</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C85[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.671</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 15.682%; route: 1.567, 75.633%; tC2Q: 0.180, 8.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.666</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C146[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.846</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C146[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.870</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.189</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>6.224</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.377</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.523</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 85.047%; tC2Q: 0.180, 14.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.666</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C146[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.846</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C146[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.995</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.189</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>6.224</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.377</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.523</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.149, 86.453%; tC2Q: 0.180, 13.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.666</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C146[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.846</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C146[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.870</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.760</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.874</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>5.909</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.882</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 85.047%; tC2Q: 0.180, 14.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.666</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C146[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.846</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C146[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.995</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.760</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.874</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>5.909</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.882</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.149, 86.453%; tC2Q: 0.180, 13.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.666</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C146[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.846</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C146[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.870</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.683</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>5.836</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.024, 85.047%; tC2Q: 0.180, 14.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.249, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.666</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C146[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.846</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C146[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.995</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.680</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.149, 86.453%; tC2Q: 0.180, 13.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.666</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C146[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.846</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C146[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.724</td>
<td>1.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.189</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>6.224</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.377</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.523</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.878, 91.252%; tC2Q: 0.180, 8.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.666</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C146[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.846</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C146[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.724</td>
<td>1.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.760</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.874</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>5.909</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.882</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.878, 91.252%; tC2Q: 0.180, 8.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.293</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C58[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.473</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R59C58[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C47[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.234</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R59C47[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.824</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C44[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.309</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C44[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>3.121</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C44[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 21.224%; route: 1.026, 67.020%; tC2Q: 0.180, 11.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.121</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.293</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C58[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.473</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R59C58[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C47[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.234</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R59C47[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.824</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C44[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.309</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C44[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>3.121</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C44[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 21.224%; route: 1.026, 67.020%; tC2Q: 0.180, 11.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.293</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C58[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.473</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R59C58[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C47[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.234</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R59C47[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.809</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C47[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.277</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C47[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>3.088</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C47[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 21.434%; route: 1.011, 66.694%; tC2Q: 0.180, 11.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.716</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.896</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.131</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.114</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.302</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.235, 92.547%; tC2Q: 0.180, 7.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 21.906%; route: 1.312, 78.094%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.716</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.896</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.165</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.114</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.302</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 92.650%; tC2Q: 0.180, 7.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 21.906%; route: 1.312, 78.094%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.716</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.896</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.185</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.114</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.302</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.289, 92.709%; tC2Q: 0.180, 7.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 21.906%; route: 1.312, 78.094%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.666</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C146[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.846</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C146[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.724</td>
<td>1.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.665</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>5.818</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.878, 91.252%; tC2Q: 0.180, 8.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.716</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.896</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.131</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.934</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.235, 92.547%; tC2Q: 0.180, 7.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.716</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.896</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.165</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.934</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 92.650%; tC2Q: 0.180, 7.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.716</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.896</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.185</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.934</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.289, 92.709%; tC2Q: 0.180, 7.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.716</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.896</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.131</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.184</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.751</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.140</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.326</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.235, 92.547%; tC2Q: 0.180, 7.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 19.892%; route: 1.567, 80.108%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.716</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.896</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.165</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.184</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.751</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.140</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.326</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 92.650%; tC2Q: 0.180, 7.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 19.892%; route: 1.567, 80.108%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.716</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.896</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.185</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.184</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.751</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.140</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.326</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.289, 92.709%; tC2Q: 0.180, 7.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 19.892%; route: 1.567, 80.108%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.716</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.896</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.131</td>
<td>2.235</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.251</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>3.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>3.439</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.465</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.235, 92.547%; tC2Q: 0.180, 7.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.716</td>
<td>1.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C58[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.896</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R72C58[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.165</td>
<td>2.269</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5957</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.255</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>3.443</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.461</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.282, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.269, 92.650%; tC2Q: 0.180, 7.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.154</td>
<td>2.720</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.306</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.144</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.301</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.144</td>
<td>2.710</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.301</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.135</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.296</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.135</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.296</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.197</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.197</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.232</td>
<td>2.427</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.176</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.429</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.200</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.105</td>
<td>2.671</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.304</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.223</td>
<td>2.418</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.176</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.424</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.223</td>
<td>2.418</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.176</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.424</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.096</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.299</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5957</td>
<td>ui_clk</td>
<td>-4.735</td>
<td>2.740</td>
</tr>
<tr>
<td>5076</td>
<td>ui_clk_sync_rst</td>
<td>-4.358</td>
<td>4.819</td>
</tr>
<tr>
<td>4950</td>
<td>camera_pclk_d</td>
<td>-8.508</td>
<td>6.826</td>
</tr>
<tr>
<td>438</td>
<td>genDown.BRdy</td>
<td>3.914</td>
<td>2.297</td>
</tr>
<tr>
<td>436</td>
<td>i_b_reg_18</td>
<td>3.068</td>
<td>3.016</td>
</tr>
<tr>
<td>342</td>
<td>ddr_init_internal_rr</td>
<td>5.270</td>
<td>3.222</td>
</tr>
<tr>
<td>342</td>
<td>eye_calib_start_rr</td>
<td>5.148</td>
<td>4.159</td>
</tr>
<tr>
<td>328</td>
<td>r_index[9]</td>
<td>-1.056</td>
<td>3.382</td>
</tr>
<tr>
<td>325</td>
<td>eye_calib_start_rr[0]</td>
<td>3.387</td>
<td>5.593</td>
</tr>
<tr>
<td>306</td>
<td>r_index[0]</td>
<td>2.778</td>
<td>6.766</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R51C101</td>
<td>69.44%</td>
</tr>
<tr>
<td>R63C99</td>
<td>69.44%</td>
</tr>
<tr>
<td>R52C58</td>
<td>66.67%</td>
</tr>
<tr>
<td>R47C63</td>
<td>65.28%</td>
</tr>
<tr>
<td>R48C57</td>
<td>65.28%</td>
</tr>
<tr>
<td>R46C57</td>
<td>65.28%</td>
</tr>
<tr>
<td>R50C90</td>
<td>65.28%</td>
</tr>
<tr>
<td>R52C63</td>
<td>65.28%</td>
</tr>
<tr>
<td>R62C97</td>
<td>63.89%</td>
</tr>
<tr>
<td>R49C113</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
