// Automatically generated by PRGA's RTL generator
module {{ module.name }} #(
    parameter   DATA_WIDTH = {{ module.ports.data_i|length }}
) (
    input wire [0:0]                clk,
    input wire [0:0]                rst_n,

    output wire [0:0]               rdy_o,
    input wire [0:0]                vld_i,
    input wire [DATA_WIDTH-1:0]     data_i,

    input wire [0:0]                rdy_i,
    output wire [0:0]               vld_o,
    output wire [DATA_WIDTH-1:0]    data_o,
    output wire                     parity_o
);

    wire prdy, pvld;
    wire [DATA_WIDTH-1:0] pdata;

    {{ module.instances.i_pre.model.name }} #(
        .REGISTERED     (1)
        ,.DATA_WIDTH    (DATA_WIDTH)
    ) i_pre (
        .clk            (clk)
        ,.rst_n         (rst_n)
        ,.rdy_o         (rdy_o)
        ,.vld_i         (vld_i)
        ,.data_i        (data_i)
        ,.rdy_i         (prdy)
        ,.vld_o         (pvld)
        ,.data_o        (pdata)
        );

    wire parity;
    assign parity = ^pdata;

    {{ module.instances.i_post.model.name }} #(
        .REGISTERED     (1)
        ,.DECOUPLED     (1)
        ,.DATA_WIDTH    (DATA_WIDTH + 1)
    ) i_post (
        .clk            (clk)
        ,.rst_n         (rst_n)
        ,.rdy_o         (prdy)
        ,.vld_i         (pvld)
        ,.data_i        ({parity, pdata})
        ,.rdy_i         (rdy_i)
        ,.vld_o         (vld_o)
        ,.data_o        ({parity_o, data_o})
        );

endmodule
