============================================================
   Tang Dynasty, V4.6.18154
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/bin/td
   Built by =   omkar
   Built at =   2020, Mar 27
   Run by =     omkar
   Run Date =   Wed Feb  3 13:58:22 2021

   Run on =     omkar
============================================================
RUN-1002 : start command "open_project vga_test_pattern.al"
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device eagle_s20.db -package BG256" in  1.096070s wall, 1.000000s user + 0.050000s system = 1.050000s CPU (95.8%)

RUN-1004 : used memory is 40 MB, reserved memory is 45 MB, peak memory is 45 MB
RUN-1002 : start command "import_db vga_test_pattern_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.18154.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
HDL-1007 : analyze verilog file ../src/vga_test_pattern_top.v
HDL-1007 : analyze included file ../src/vga_sync_pulse.v in ../src/vga_test_pattern_top.v(8)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(8)
HDL-1007 : analyze included file ../src/vga_sync_porch.v in ../src/vga_test_pattern_top.v(9)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(9)
HDL-1007 : analyze included file ../src/test_pattern_gen.v in ../src/vga_test_pattern_top.v(10)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(10)
HDL-1007 : analyze included file ../src/sync_count.v in ../src/vga_test_pattern_top.v(11)
HDL-1007 : back to file '../src/vga_test_pattern_top.v' in ../src/vga_test_pattern_top.v(11)
RUN-1002 : start command "elaborate -top vga_test_pattern_top"
HDL-1007 : elaborate module vga_test_pattern_top in ../src/vga_test_pattern_top.v(13)
HDL-1007 : elaborate module ip_pll in ../src/vga_test_pattern_top.v(139)
HDL-1007 : elaborate module EG_LOGIC_BUFG in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=24,FBCLK_DIV=25,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=30,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2) in /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/arch/eagle_macro.v(986)
HDL-1007 : elaborate module vga_sync_pulse in ../src/vga_sync_pulse.v(9)
HDL-1007 : elaborate module test_pattern_gen in ../src/test_pattern_gen.v(17)
HDL-1007 : elaborate module sync_count in ../src/sync_count.v(12)
HDL-5007 WARNING: 'w_vsync' should be on the sensitivity list in ../src/test_pattern_gen.v(62)
HDL-5007 WARNING: 'w_hsync' should be on the sensitivity list in ../src/test_pattern_gen.v(63)
HDL-1007 : elaborate module vga_sync_porch in ../src/vga_sync_porch.v(8)
HDL-1200 : Current top model is vga_test_pattern_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../constraint/io.adc"
RUN-1002 : start command "set_pin_assignment  i_clk   LOCATION = K14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_VGA_CLK   LOCATION = P5; "
RUN-1002 : start command "set_pin_assignment  o_VGA_vsync   LOCATION = C16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_hsync   LOCATION = B16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_0   LOCATION = C5; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_1   LOCATION = A3; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_red_2   LOCATION = A4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_0   LOCATION = B10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_1   LOCATION = C9; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_green_2   LOCATION = B6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_0   LOCATION = B15; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_1   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  o_VGA_blue_2   LOCATION = B14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 20; "
RUN-1002 : start command "set_pin_assignment  sel0   LOCATION = T7; "
RUN-1002 : start command "set_pin_assignment  sel1   LOCATION = R7; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "vga_test_pattern_top"
SYN-1012 : SanityCheck: Model "vga_sync_pulse"
SYN-1012 : SanityCheck: Model "test_pattern_gen"
SYN-1012 : SanityCheck: Model "sync_count"
SYN-1012 : SanityCheck: Model "vga_sync_porch"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model vga_test_pattern_top
SYN-1011 : Flatten model vga_sync_pulse
SYN-1011 : Flatten model test_pattern_gen
SYN-1011 : Flatten model sync_count
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model vga_sync_porch
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 328/5 useful/useless nets, 271/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 21 distributor mux.
SYN-1016 : Merged 54 instances.
SYN-1015 : Optimize round 1, 138 better
SYN-1014 : Optimize round 2
SYN-1032 : 235/102 useful/useless nets, 178/20 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 20 better
SYN-1014 : Optimize round 3
SYN-1032 : 235/0 useful/useless nets, 178/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file vga_test_pattern_rtl.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Gate Statistics
#Basic gates          113
  #and                  6
  #nand                 0
  #or                   2
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                 1
  #FADD                 0
  #DFF                 94
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               6
#MACRO_MUX             41

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------+
|Instance |Module               |gates  |seq    |macros |
+-------------------------------------------------------+
|top      |vga_test_pattern_top |19     |94     |21     |
+-------------------------------------------------------+

RUN-1002 : start command "export_db vga_test_pattern_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea vga_test_pattern_gate.area"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
SYN-2001 : Map 15 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 239/0 useful/useless nets, 183/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 323/0 useful/useless nets, 267/0 useful/useless insts
SYN-2501 : Optimize round 1, 60 better
SYN-2501 : Optimize round 2
SYN-1032 : 323/0 useful/useless nets, 267/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 3 instances into 1 LUTs, name keeping = 0%.
SYN-2501 : Inferred 1 ROM instances
SYN-1032 : 533/0 useful/useless nets, 477/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 79 (3.61), #lev = 2 (1.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 205 instances into 80 LUTs, name keeping = 63%.
SYN-1001 : Packing model "vga_test_pattern_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 402/0 useful/useless nets, 346/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 83 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 81 LUT to BLE ...
SYN-4008 : Packed 81 LUT and 40 SEQ to BLE.
SYN-4003 : Packing 41 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (41 nodes)...
SYN-4004 : #1: Packed 25 SEQ (167 nodes)...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 22 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "vga_test_pattern_top" (AL_USER_NORMAL) with 97/183 primitive instances ...
RUN-1002 : start command "report_area -file vga_test_pattern_gate.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  213   out of  19600    1.09%
#reg                   83   out of  19600    0.42%
#le                   229
  #lut only           146   out of    229   63.76%
  #reg only            16   out of    229    6.99%
  #lut&reg             67   out of    229   29.26%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------+
|Instance |Module               |le    |lut   |seq   |
+----------------------------------------------------+
|top      |vga_test_pattern_top |229   |213   |83    |
+----------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea vga_test_pattern_gate.area" in  1.083086s wall, 0.710000s user + 0.030000s system = 0.740000s CPU (68.3%)

RUN-1004 : used memory is 52 MB, reserved memory is 72 MB, peak memory is 72 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model vga_test_pattern_top
RUN-1002 : start command "export_db vga_test_pattern_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net pclk driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4019 : Net i_clk_pad is refclk of pll pll/pll_inst.
SYN-4020 : Net i_clk_pad is fbclk of pll pll/pll_inst.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4025 : Tag rtl::Net pclk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 136 instances
RUN-1001 : 58 mslices, 58 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 265 nets
RUN-1001 : 158 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 134 instances, 116 slices, 14 macros(66 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model vga_test_pattern_top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 908, tnet num: 263, tinst num: 134, tnode num: 1106, tedge num: 1486.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 263 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 116 clock pins, and constraint 198 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082314s wall, 0.090000s user + 0.010000s system = 0.100000s CPU (121.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 74342.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 48003, overlap = 0
PHY-3002 : Step(2): len = 36455.6, overlap = 0
PHY-3002 : Step(3): len = 32364, overlap = 0
PHY-3002 : Step(4): len = 29390.7, overlap = 0
PHY-3002 : Step(5): len = 26237.9, overlap = 0
PHY-3002 : Step(6): len = 24157.3, overlap = 0
PHY-3002 : Step(7): len = 22046.3, overlap = 0
PHY-3002 : Step(8): len = 19830.7, overlap = 0
PHY-3002 : Step(9): len = 18164.2, overlap = 0
PHY-3002 : Step(10): len = 15755.5, overlap = 0
PHY-3002 : Step(11): len = 13852.3, overlap = 0
PHY-3002 : Step(12): len = 12115, overlap = 0
PHY-3002 : Step(13): len = 11026.6, overlap = 0
PHY-3002 : Step(14): len = 10184.5, overlap = 0
PHY-3002 : Step(15): len = 9667.4, overlap = 0
PHY-3002 : Step(16): len = 9016.9, overlap = 0
PHY-3002 : Step(17): len = 8477.1, overlap = 0
PHY-3002 : Step(18): len = 8251.7, overlap = 0
PHY-3002 : Step(19): len = 7635.2, overlap = 0
PHY-3002 : Step(20): len = 7433.1, overlap = 0
PHY-3002 : Step(21): len = 7399.2, overlap = 0
PHY-3002 : Step(22): len = 7135, overlap = 0
PHY-3002 : Step(23): len = 6876.4, overlap = 0
PHY-3002 : Step(24): len = 6951.1, overlap = 0
PHY-3002 : Step(25): len = 6563.3, overlap = 0
PHY-3002 : Step(26): len = 6548.9, overlap = 0
PHY-3002 : Step(27): len = 6445.4, overlap = 0
PHY-3002 : Step(28): len = 6338.7, overlap = 0
PHY-3002 : Step(29): len = 6328.1, overlap = 0
PHY-3002 : Step(30): len = 6468.6, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009883s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (101.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(31): len = 6117.3, overlap = 2.5
PHY-3002 : Step(32): len = 6049.9, overlap = 2.5
PHY-3002 : Step(33): len = 6033.2, overlap = 2.5
PHY-3002 : Step(34): len = 6105.5, overlap = 2.25
PHY-3002 : Step(35): len = 6161.6, overlap = 1.75
PHY-3002 : Step(36): len = 5982.8, overlap = 1.5
PHY-3002 : Step(37): len = 5964.8, overlap = 1.5
PHY-3002 : Step(38): len = 6002.9, overlap = 1.5
PHY-3002 : Step(39): len = 5922.6, overlap = 1.25
PHY-3002 : Step(40): len = 5911.2, overlap = 0.25
PHY-3002 : Step(41): len = 5802.8, overlap = 0.75
PHY-3002 : Step(42): len = 5770, overlap = 3
PHY-3002 : Step(43): len = 5756.1, overlap = 4.25
PHY-3002 : Step(44): len = 5786.8, overlap = 5
PHY-3002 : Step(45): len = 5715.4, overlap = 5
PHY-3002 : Step(46): len = 5700.3, overlap = 5
PHY-3002 : Step(47): len = 5615.3, overlap = 5
PHY-3002 : Step(48): len = 5524.1, overlap = 5
PHY-3002 : Step(49): len = 5522.4, overlap = 5
PHY-3002 : Step(50): len = 5512.3, overlap = 5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.05435e-06
PHY-3002 : Step(51): len = 5525.2, overlap = 6
PHY-3002 : Step(52): len = 5525.2, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57267e-05
PHY-3002 : Step(53): len = 5604.6, overlap = 4.5
PHY-3002 : Step(54): len = 5642.3, overlap = 4.5
PHY-3002 : Step(55): len = 5640.3, overlap = 4
PHY-3002 : Step(56): len = 5762.5, overlap = 4.25
PHY-3002 : Step(57): len = 6062, overlap = 4
PHY-3002 : Step(58): len = 5887.7, overlap = 4
PHY-3002 : Step(59): len = 5881.1, overlap = 4
PHY-3002 : Step(60): len = 5882.2, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.14533e-05
PHY-3002 : Step(61): len = 5812.1, overlap = 3.75
PHY-3002 : Step(62): len = 5840.9, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020739s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (144.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00210281
PHY-3002 : Step(63): len = 8101.3, overlap = 0.75
PHY-3002 : Step(64): len = 7732.1, overlap = 2
PHY-3002 : Step(65): len = 7614.7, overlap = 5
PHY-3002 : Step(66): len = 7429.9, overlap = 4.5
PHY-3002 : Step(67): len = 7250.9, overlap = 5.75
PHY-3002 : Step(68): len = 7237.2, overlap = 5.25
PHY-3002 : Step(69): len = 7243.6, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00420563
PHY-3002 : Step(70): len = 7288.7, overlap = 5
PHY-3002 : Step(71): len = 7308.2, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00841125
PHY-3002 : Step(72): len = 7307.1, overlap = 4.5
PHY-3002 : Step(73): len = 7307.1, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025631s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (78.0%)

PHY-3001 : Legalized: Len = 8376.2, Over = 0
PHY-3001 : Final: Len = 8376.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9952, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 10000, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044978s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (88.9%)

RUN-1003 : finish command "place" in  2.777285s wall, 2.500000s user + 0.490000s system = 2.990000s CPU (107.7%)

RUN-1004 : used memory is 63 MB, reserved memory is 79 MB, peak memory is 79 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/omkar/VJTI/primer/TD_RELEASE_March2020_r4.6.4/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 147 to 136
PHY-1001 : Pin misalignment score is improved from 136 to 135
PHY-1001 : Pin misalignment score is improved from 135 to 133
PHY-1001 : Pin misalignment score is improved from 133 to 133
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 136 instances
RUN-1001 : 58 mslices, 58 lslices, 15 pads, 0 brams, 0 dsps
RUN-1001 : There are total 265 nets
RUN-1001 : 158 nets have 2 pins
RUN-1001 : 84 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 9952, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 10000, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 10008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033894s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (88.5%)

PHY-1001 : End global routing;  0.253313s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.028766s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (139.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000062s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 73% nets.
PHY-1002 : len = 18792, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.310863s wall, 0.360000s user + 0.010000s system = 0.370000s CPU (119.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18808, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 18808
PHY-1001 : End DR Iter 1; 0.008709s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (114.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : clock net pclk will be merged with clock pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.566763s wall, 15.000000s user + 0.220000s system = 15.220000s CPU (104.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.124285s wall, 15.580000s user + 0.220000s system = 15.800000s CPU (104.5%)

RUN-1004 : used memory is 143 MB, reserved memory is 438 MB, peak memory is 438 MB
RUN-1002 : start command "report_area -io_info -file vga_test_pattern_phy.area"
RUN-1001 : standard
***Report Model: vga_test_pattern_top***

IO Statistics
#IO                    15
  #input                3
  #output              12
  #inout                0

Utilization Statistics
#lut                  213   out of  19600    1.09%
#reg                   83   out of  19600    0.42%
#le                   229
  #lut only           146   out of    229   63.76%
  #reg only            16   out of    229    6.99%
  #lut&reg             67   out of    229   29.26%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   15   out of    188    7.98%
  #ireg                 0
  #oreg                11
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db vga_test_pattern_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 136
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 265, pip num: 1860
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 243 valid insts, and 6321 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file vga_test_pattern.bit.
RUN-1003 : finish command "bitgen -bit vga_test_pattern.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.176974s wall, 4.260000s user + 0.040000s system = 4.300000s CPU (197.5%)

RUN-1004 : used memory is 143 MB, reserved memory is 438 MB, peak memory is 438 MB
RUN-1002 : start command "download -bit vga_test_pattern.bit -mode program_spi -v -spd 4 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit vga_test_pattern.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit vga_test_pattern.bit" in  1.080030s wall, 1.090000s user + 0.000000s system = 1.090000s CPU (100.9%)

RUN-1004 : used memory is 299 MB, reserved memory is 438 MB, peak memory is 438 MB
RUN-1002 : start command "program_spi -cable 0 -spd 4"
RUN-1003 : finish command "program_spi -cable 0 -spd 4" in  163.692994s wall, 9.370000s user + 6.230000s system = 15.600000s CPU (9.5%)

RUN-1004 : used memory is 298 MB, reserved memory is 438 MB, peak memory is 438 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit vga_test_pattern.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  26.748736s wall, 1.570000s user + 0.970000s system = 2.540000s CPU (9.5%)

RUN-1004 : used memory is 184 MB, reserved memory is 438 MB, peak memory is 438 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit vga_test_pattern.bit -mode program_spi -v -spd 4 -sec 64 -cable 0" in  194.186917s wall, 13.090000s user + 7.590000s system = 20.680000s CPU (10.6%)

RUN-1004 : used memory is 175 MB, reserved memory is 438 MB, peak memory is 438 MB
GUI-1001 : Download success!
