// Seed: 1463022951
module module_0 (
    output wire id_0,
    input  wire id_1,
    output tri  id_2
);
  wire id_4;
  id_5(
      .id_0(id_2), .id_1(id_1), .id_2(id_0), .id_3(1), .id_4(1'b0)
  );
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wire id_5,
    input uwire id_6,
    input wor id_7,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10,
    input tri1 id_11,
    output wire id_12,
    input supply1 id_13
);
  wire id_15;
  module_0(
      id_3, id_11, id_12
  );
endmodule
