# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 800 0.000128 1024 0.1 2060 399360 41.3356 20.3858 996.156 626.249 1684.32 1684.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 800 0.000128 1024 0.1 2060 400896 41.4334 20.4513 1180.97 633.552 1876.61 1876.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 800 0.000128 1024 0.1 2060 399360 41.6709 20.4799 1225.06 634.625 1922.03 1922.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 800 0.000128 1024 0.1 2060 399360 41.2476 20.4145 1143.84 626.262 1831.97 1832.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 800 0.000128 1024 0.1 2060 400000 41.4267 20.4461 1156.87 626.592 1845.54 1845.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 800 0.000128 1024 0.1 2060 397824 41.3117 20.4375 1185.4 624.929 1872.28 1872.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 800 0.000128 1024 0.1 2060 399360 41.7411 20.5076 1193.71 634.561 1890.72 1890.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 800 0.000128 1024 0.1 2060 397312 41.4653 20.4021 1148.15 632.639 1842.86 1843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 800 0.000128 1024 0.1 2060 399360 41.295 20.4008 1165.35 626.385 1853.63 1853.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 800 0.000128 1024 0.1 2060 396800 41.7702 20.8625 1246.62 633.073 1942.52 1942.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 800 0.000128 1024 0.1 2060 393216 41.9384 20.3899 1433.7 626.496 2122.73 2122.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 800 0.000128 1024 0.1 2055 401408 41.338 20.4492 1008.77 633.735 1704.49 1704.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 800 0.000128 1024 0.1 2055 401920 41.4996 20.5025 1022.1 628.269 1712.57 1712.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 800 0.000128 1024 0.1 2055 400896 41.4691 20.4815 1012.48 634.596 1709.23 1709.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 800 0.000128 1024 0.1 2055 399616 41.5889 20.4507 1036.08 633.564 1731.89 1732.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 800 0.000128 1024 0.1 2055 399360 41.3635 20.3841 1026.67 632.551 1721.18 1721.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 800 0.000128 1024 0.1 2055 400896 41.4135 20.4616 1203.77 627.237 1893.09 1893.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 800 0.000128 1024 0.1 2055 401920 41.3038 20.4879 1180.26 634.623 1876.87 1877.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 800 0.000128 1024 0.1 2055 399360 41.2326 20.396 1248.84 632.571 1943.24 1943.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 800 0.000128 1024 0.1 2055 400000 41.4543 20.4487 1240.32 632.907 1935.33 1935.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 800 0.000128 1024 0.1 2055 397824 41.3357 20.4902 1241.89 624.909 1928.82 1928.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 800 0.000128 1024 0.1 2055 399360 41.7511 20.4986 1223.9 628.35 1914.7 1914.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 800 0.000128 1024 0.1 2055 397312 41.4585 20.396 1166.1 626.328 1854.48 1854.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 800 0.000128 1024 0.1 2055 399360 41.247 20.3899 1372.79 626.381 2061.01 2061.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 800 0.000128 1024 0.1 2055 396800 41.7387 20.437 1368.77 626.772 2057.92 2058.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 800 0.000128 1024 0.1 2055 393216 41.9378 20.3998 1231.41 632.781 1926.74 1926.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 800 0.000128 1024 0.1 2060 399360 41.5129 20.4474 952.43 627.544 1642.13 1642.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 800 0.000128 1024 0.1 2060 400640 41.5651 20.4904 1076.39 634.57 1773.21 1773.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 800 0.000128 1024 0.1 2060 399360 41.6901 20.4812 999.923 628.272 1690.56 1690.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 800 0.000128 1024 0.1 2060 399616 41.5688 20.5822 1016.03 627.241 1705.63 1705.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 800 0.000128 1024 0.1 2060 397312 41.5127 20.394 988.4 632.399 1682.9 1683.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 800 0.000128 1024 0.1 2060 398592 41.6057 20.4678 1259.41 627.268 1948.96 1949.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 800 0.000128 1024 0.1 2060 396288 41.4054 20.3448 873.786 630.428 1566.16 1566.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 800 0.000128 1024 0.1 2060 399360 41.6263 20.4871 1213.1 628.292 1903.7 1903.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 800 0.000128 1024 0.1 2060 394240 41.6164 20.3462 840.454 624.991 1527.61 1527.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 800 0.000128 1024 0.1 2060 396288 41.5514 20.398 1130.82 632.542 1825.51 1825.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 800 0.000128 1024 0.1 2060 393216 41.9404 20.4083 804.389 632.609 1499.54 1499.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 800 0.000128 1024 0.1 2060 396800 41.7315 20.4612 1180.48 626.626 1869.51 1869.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 800 0.000128 1024 0.1 2060 396800 41.7385 20.4394 833.922 632.886 1529.18 1529.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 800 0.000128 1024 0.1 2060 397824 41.2975 20.3538 1508.14 631.208 2201.2 2201.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 800 0.000128 1024 0.1 2060 394240 41.6475 20.398 976.48 631.358 1670.09 1670.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 800 0.000128 1024 0.1 2060 399360 41.7192 20.4964 1448.1 634.565 2145.08 2145.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 800 0.000128 1024 0.1 2060 399360 41.5949 20.4822 982.624 628.501 1673.4 1673.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 800 0.000128 1024 0.1 2060 397312 41.4638 20.396 1392.48 632.617 2087.15 2087.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 800 0.000128 1024 0.1 2060 393216 41.9277 20.3984 931.931 632.76 1627.22 1627.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 800 0.000128 1024 0.1 2060 393216 41.9505 20.4526 1206.08 632.576 1901.26 1901.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 800 0.000128 1024 0.1 2060 393216 41.986 20.4124 854.072 626.641 1543.31 1543.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 800 0.000128 1024 0.1 2060 396800 41.7278 20.4455 1273.07 632.943 1968.39 1968.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 800 0.000128 1024 0.1 2060 384000 42.1886 20.2076 891.846 624.671 1579.11 1579.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 800 0.000128 1024 0.1 2064 400384 41.3866 20.4431 945.987 627.587 1635.6 1635.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 800 0.000128 1024 0.1 2064 400640 41.5669 20.488 1004.53 634.574 1701.35 1701.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 800 0.000128 1024 0.1 2064 400896 41.4494 20.4751 991.582 634.523 1688.23 1688.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 800 0.000128 1024 0.1 2064 399360 41.2079 20.4373 636.978 632.486 1331.31 1331.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 800 0.000128 1024 0.1 2064 399616 41.4975 20.4538 1137.25 627.26 1826.66 1826.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 800 0.000128 1024 0.1 2064 397824 41.2898 20.3592 718.245 631.236 1411.33 1411.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 800 0.000128 1024 0.1 2064 399360 41.2808 20.3976 1066.19 626.216 1754.28 1754.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 800 0.000128 1024 0.1 2064 397312 41.4618 20.9385 694.351 626.277 1383.22 1383.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 800 0.000128 1024 0.1 2064 398592 41.6434 20.4903 1209.13 627.267 1898.73 1898.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 800 0.000128 1024 0.1 2064 396288 41.4335 20.3448 843.935 630.552 1536.46 1536.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 800 0.000128 1024 0.1 2064 399360 41.6117 20.4805 1151.48 628.309 1842.09 1842.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 800 0.000128 1024 0.1 2064 394240 41.6155 20.3503 815.836 624.968 1502.96 1503.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 800 0.000128 1024 0.1 2064 399360 41.1962 20.4718 1473.78 632.513 2168.17 2168.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 800 0.000128 1024 0.1 2064 399360 41.2602 20.3962 946.59 632.61 1641.06 1641.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 800 0.000128 1024 0.1 2064 400000 41.4038 20.4457 1450.92 626.636 2139.61 2139.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 800 0.000128 1024 0.1 2064 396800 41.7273 20.4431 975.83 626.753 1664.95 1665.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 800 0.000128 1024 0.1 2064 397824 41.2956 20.3626 1408.42 631.087 2101.36 2101.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 800 0.000128 1024 0.1 2064 394240 41.6516 20.4294 929.279 625.059 1616.62 1616.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 800 0.000128 1024 0.1 2064 399360 41.7022 20.5005 1384.13 628.337 2074.87 2075.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 800 0.000128 1024 0.1 2064 399360 41.6101 20.5005 894.813 634.715 1591.83 1591.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 800 0.000128 1024 0.1 2064 397312 41.4317 20.4124 1316.66 632.601 2011.3 2011.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 800 0.000128 1024 0.1 2064 393216 41.9432 20.398 875.781 632.781 1571.1 1571.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 800 0.000128 1024 0.1 2075 400384 41.336 20.439 1080.16 627.569 1769.71 1769.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 800 0.000128 1024 0.1 2075 400640 41.5737 20.4859 971.069 634.442 1667.78 1667.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 800 0.000128 1024 0.1 2075 399360 41.6512 20.4912 626.629 634.628 1323.6 1323.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 800 0.000128 1024 0.1 2075 400896 41.4268 20.4794 1034.67 634.472 1731.25 1731.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 800 0.000128 1024 0.1 2075 399360 41.2467 20.4017 666.391 632.426 1360.66 1360.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 800 0.000128 1024 0.1 2075 399616 41.5184 20.4556 1100.61 633.398 1796.18 1796.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 800 0.000128 1024 0.1 2075 397824 41.2988 20.362 695.768 624.928 1382.55 1382.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 800 0.000128 1024 0.1 2075 399360 41.264 20.393 1127.23 632.411 1821.5 1821.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 800 0.000128 1024 0.1 2075 397312 41.4497 20.3898 724.102 632.614 1418.75 1418.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 800 0.000128 1024 0.1 2075 398592 41.6155 20.4554 1218.64 633.548 1914.44 1914.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 800 0.000128 1024 0.1 2075 396288 41.4149 20.442 869.357 624.276 1555.69 1555.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 800 0.000128 1024 0.1 2075 399360 41.6123 20.48 1183.53 628.994 1874.81 1874.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 800 0.000128 1024 0.1 2075 394240 41.6109 20.3549 823.875 627.693 1513.73 1513.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 800 0.000128 1024 0.1 2075 399360 41.1879 20.3858 1441.88 627.143 2130.79 2130.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 800 0.000128 1024 0.1 2075 399360 41.2583 20.3897 966.476 627.084 1655.4 1655.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 800 0.000128 1024 0.1 2075 396800 41.7312 20.4393 1426.62 627.485 2116.47 2116.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 800 0.000128 1024 0.1 2075 396800 41.7317 20.7364 957.696 629.075 1649.43 1649.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 800 0.000128 1024 0.1 2075 397824 41.2978 20.3633 1400.07 625.767 2087.69 2087.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 800 0.000128 1024 0.1 2075 394240 41.6318 20.3583 910.067 625.096 1597.35 1597.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 800 0.000128 1024 0.1 2075 399360 41.6972 20.4951 1360.8 628.551 2051.74 2051.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 800 0.000128 1024 0.1 2075 399360 41.6093 20.4887 900.79 629.267 1592.35 1592.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 800 0.000128 1024 0.1 2075 397312 41.4356 20.397 1289.37 627.08 1978.48 1978.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 800 0.000128 1024 0.1 2075 393216 41.9489 20.3986 897.815 626.537 1586.9 1587.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 800 0.000128 1024 0.1 2080 399360 41.498 20.4416 943.153 627.72 1633.01 1633.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 800 0.000128 1024 0.1 2080 397312 41.5211 20.3981 604.487 626.849 1293.45 1293.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 800 0.000128 1024 0.1 2080 399360 41.7331 20.494 964.809 631.017 1658.25 1658.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 800 0.000128 1024 0.1 2080 399360 41.6498 20.4809 622.43 628.45 1313.21 1313.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 800 0.000128 1024 0.1 2080 399360 41.6563 20.4739 1037.5 630.765 1730.59 1730.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 800 0.000128 1024 0.1 2080 396288 41.5575 20.396 665.687 628.551 1356.38 1356.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 800 0.000128 1024 0.1 2080 397824 41.7364 20.4544 1027.91 627.366 1717.68 1717.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 800 0.000128 1024 0.1 2080 394240 41.6782 20.3592 648.919 624.979 1336.14 1336.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 800 0.000128 1024 0.1 2080 397824 41.7015 20.4614 537.934 627.551 1227.84 1227.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 800 0.000128 1024 0.1 2080 397312 41.504 20.3927 1012.85 626.392 1701.33 1701.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 800 0.000128 1024 0.1 2080 397312 41.4784 20.3941 661.238 626.489 1349.79 1349.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 800 0.000128 1024 0.1 2080 393216 41.9512 20.3938 547.202 626.994 1236.74 1236.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 800 0.000128 1024 0.1 2080 398592 41.5905 20.4554 1490.4 627.941 2180.59 2180.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 800 0.000128 1024 0.1 2080 396288 41.4234 20.3565 931.89 626.667 1620.53 1620.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 800 0.000128 1024 0.1 2080 393984 41.3998 20.2711 770.989 621.428 1454.28 1454.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 800 0.000128 1024 0.1 2080 399360 41.6035 20.487 1383.72 628.989 2075 2075.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 800 0.000128 1024 0.1 2080 394240 41.6202 20.3524 916.072 625.838 1604.07 1604.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 800 0.000128 1024 0.1 2080 399360 41.6041 20.496 780.6 629.19 1472.09 1472.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 0.000128 1024 0.1 2080 396288 41.5372 20.395 1310.62 626.387 1999.14 1999.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 800 0.000128 1024 0.1 2080 393216 41.932 20.7535 843.771 626.564 1533.21 1533.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 800 0.000128 1024 0.1 2080 387072 41.7212 20.1916 723.102 620.559 1405.77 1405.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 800 0.000128 1024 0.1 2080 396800 41.7393 20.4513 1288.62 626.866 1977.87 1978.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 800 0.000128 1024 0.1 2080 396800 41.7306 20.4438 893.132 629.183 1584.68 1584.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 800 0.000128 1024 0.1 2080 384000 42.3041 20.2345 721.526 624.408 1408.67 1408.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 800 0.000128 1024 0.1 2080 394240 41.6866 20.3611 1236.8 627.654 1926.71 1926.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 800 0.000128 1024 0.1 2080 394240 41.6318 20.3612 865.387 625.218 1552.79 1552.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 800 0.000128 1024 0.1 2080 387072 41.9213 20.2318 703.5 621.01 1386.86 1387.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 800 0.000128 1024 0.1 2080 399360 41.7133 20.5037 1215.68 629.182 1907.28 1907.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 800 0.000128 1024 0.1 2080 399360 41.6165 20.4759 884.658 628.792 1575.74 1575.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 800 0.000128 1024 0.1 2080 391680 41.4507 20.2342 717.843 618.537 1398.26 1398.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 800 0.000128 1024 0.1 2080 397312 41.4513 20.396 1236.64 626.577 1925.26 1925.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 800 0.000128 1024 0.1 2080 393216 41.9521 20.3974 831.233 627.109 1520.88 1521.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 800 0.000128 1024 0.1 2080 393216 42.001 20.4136 745.117 627.335 1435.07 1435.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 800 0.000128 1024 0.1 2080 397312 41.694 20.4431 955.725 628.404 1646.46 1646.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 800 0.000128 1024 0.1 2080 395264 41.7054 20.3878 609.701 626.972 1298.96 1299.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 800 0.000128 1024 0.1 2080 398080 41.8437 20.4949 1074.61 628.412 1765.57 1765.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 800 0.000128 1024 0.1 2080 396800 41.8603 20.486 690.969 629.055 1382.57 1382.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 800 0.000128 1024 0.1 2080 395520 42.1423 20.5021 565.499 628.602 1256.94 1257.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 800 0.000128 1024 0.1 2080 397824 41.7943 20.4798 1002.95 630.558 1695.98 1696.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 800 0.000128 1024 0.1 2080 396288 41.5351 20.402 653.899 628.433 1344.47 1344.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 800 0.000128 1024 0.1 2080 391680 41.89 20.3447 532.599 625.072 1220.1 1220.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 800 0.000128 1024 0.1 2080 396032 41.89 20.4534 1445.81 629.998 2138.35 2138.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 800 0.000128 1024 0.1 2080 394240 41.6848 20.3545 899.885 625.16 1587.28 1587.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 800 0.000128 1024 0.1 2080 392448 42.318 20.4651 728.909 628.153 1420.04 1420.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 800 0.000128 1024 0.1 2080 395264 41.6905 20.3986 1325.26 626.368 2013.91 2014.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 800 0.000128 1024 0.1 2080 393216 41.9358 20.3995 823.53 628.626 1514.69 1514.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 800 0.000128 1024 0.1 2080 393216 41.9408 20.3872 669.741 627.164 1359.43 1359.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 800 0.000128 1024 0.1 2080 396288 41.8791 20.4511 1374.25 629.575 2066.35 2066.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 800 0.000128 1024 0.1 2080 391680 41.8885 20.349 880.958 624.965 1568.35 1568.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 800 0.000128 1024 0.1 2080 387072 42.1482 20.2692 764.939 622.028 1449.58 1449.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 800 0.000128 1024 0.1 2080 387072 41.7517 20.2158 683.759 620.56 1366.48 1366.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 800 0.000128 1024 0.1 2080 396800 41.8525 20.4791 1283.89 630.61 1977.02 1977.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 800 0.000128 1024 0.1 2080 394240 41.6212 20.3554 867.63 627.691 1557.49 1557.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 800 0.000128 1024 0.1 2080 391680 42.4463 20.4861 725.226 631.262 1419.61 1419.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 800 0.000128 1024 0.1 2080 389120 41.5937 20.2093 699.467 619.174 1380.64 1380.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 800 0.000128 1024 0.1 2080 396288 41.5415 20.386 1195.64 626.837 1884.59 1884.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 800 0.000128 1024 0.1 2080 393216 41.934 20.3974 852.165 627.017 1541.71 1541.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 800 0.000128 1024 0.1 2080 387072 41.7419 20.4494 695.786 619.025 1377.2 1377.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 800 0.000128 1024 0.1 2080 393216 41.9968 20.6434 663.245 626.903 1352.99 1353.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 800 0.000128 1024 0.1 2080 396800 41.7335 20.4457 1254.62 627.357 1944.35 1944.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 800 0.000128 1024 0.1 2080 396800 41.7199 20.4392 856.767 627.6 1546.72 1546.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 800 0.000128 1024 0.1 2080 384000 42.3046 20.2445 716.221 620.953 1399.91 1400.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 800 0.000128 1024 0.1 2080 384000 42.2023 20.2404 659.272 618.682 1340.59 1340.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 800 0.000128 1024 0.1 2064 400384 41.2933 20.4535 1022.02 630.302 1714.27 1714.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 800 0.000128 1024 0.1 2064 399360 41.25 20.3899 662.321 626.842 1350.99 1351.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 800 0.000128 1024 0.1 2064 399360 41.2055 20.3967 547.96 627.016 1236.78 1236.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 800 0.000128 1024 0.1 2064 400640 41.5128 20.4878 1001.67 628.412 1692.28 1692.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 800 0.000128 1024 0.1 2064 399360 41.6085 20.4882 652.15 631.045 1345.49 1345.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 800 0.000128 1024 0.1 2064 399360 41.7057 20.4992 535.854 629.195 1227.46 1227.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 800 0.000128 1024 0.1 2064 400896 41.3567 20.478 1414.93 629.116 2106.08 2106.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 800 0.000128 1024 0.1 2064 399360 41.1782 20.4026 880.166 628.579 1570.53 1570.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 800 0.000128 1024 0.1 2064 396288 41.4108 20.3514 707.42 624.953 1394.33 1394.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 800 0.000128 1024 0.1 2064 399360 41.2617 20.4001 602.32 626.549 1290.73 1290.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 800 0.000128 1024 0.1 2064 399616 41.4586 20.4613 1304.69 627.489 1994.3 1994.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 800 0.000128 1024 0.1 2064 397824 41.3116 20.3626 818.709 625.676 1506.25 1506.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 800 0.000128 1024 0.1 2064 397824 41.7252 20.5144 670.726 629.865 1363.02 1363.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 800 0.000128 1024 0.1 2064 394240 41.6478 20.351 599.384 627.8 1289.38 1289.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 800 0.000128 1024 0.1 2064 399360 41.244 20.3948 1240.68 626.48 1928.99 1929.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 800 0.000128 1024 0.1 2064 397312 41.4509 20.3969 789.209 626.326 1477.58 1477.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 800 0.000128 1024 0.1 2064 399360 41.2591 20.4058 651.388 627.143 1340.39 1340.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 800 0.000128 1024 0.1 2064 393216 41.942 20.396 565.473 626.577 1254.58 1254.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 800 0.000128 1024 0.1 2064 398592 41.6106 20.4615 1209.74 629.577 1901.58 1901.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 800 0.000128 1024 0.1 2064 396288 41.4143 20.3574 845.441 625.121 1532.54 1532.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 800 0.000128 1024 0.1 2064 393984 41.4359 20.2688 712.629 621.417 1395.94 1396.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 800 0.000128 1024 0.1 2064 387072 41.7381 20.1912 700.296 618.442 1380.86 1381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 800 0.000128 1024 0.1 2064 399360 41.6117 20.4868 1195.96 629.051 1887.3 1887.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 800 0.000128 1024 0.1 2064 394240 41.6278 20.3628 854.055 625.794 1542.04 1542.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 800 0.000128 1024 0.1 2064 399360 41.6113 20.4858 718.362 634.701 1415.35 1415.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 800 0.000128 1024 0.1 2064 389120 41.6067 20.2272 653.838 618.49 1334.35 1334.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 800 0.000128 1024 0.1 2100 398336 41.5368 20.4534 1081.87 628.297 1772.35 1772.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 800 0.000128 1024 0.1 2100 397312 41.454 20.3914 697.42 626.977 1386.43 1386.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 800 0.000128 1024 0.1 2100 396288 41.5346 20.3949 572.28 626.292 1260.69 1260.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 800 0.000128 1024 0.1 2100 399360 41.7129 20.4966 1027.87 628.413 1718.7 1718.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 800 0.000128 1024 0.1 2100 399360 41.6332 20.4902 659.876 628.468 1350.66 1350.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 800 0.000128 1024 0.1 2100 399360 41.7006 20.5051 551.373 630.697 1244.47 1244.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 800 0.000128 1024 0.1 2100 394240 41.622 20.3507 467.678 627.44 1157.29 1157.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 800 0.000128 1024 0.1 2100 399360 41.5899 20.4739 1415.53 631.009 2108.8 2108.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 800 0.000128 1024 0.1 2100 396288 41.5432 20.3972 868.561 626.286 1556.99 1557.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 800 0.000128 1024 0.1 2100 396288 41.4048 20.3497 709.015 625.095 1396.07 1396.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 800 0.000128 1024 0.1 2100 393216 41.9254 20.6561 599.836 628.699 1291.31 1291.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 800 0.000128 1024 0.1 2100 397824 41.7024 20.4575 1299.15 627.995 1989.51 1989.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 800 0.000128 1024 0.1 2100 394240 41.6764 20.359 814.594 625.665 1502.48 1502.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 800 0.000128 1024 0.1 2100 397824 41.7087 20.4596 671.502 627.649 1361.52 1361.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 800 0.000128 1024 0.1 2100 394240 41.6586 20.3595 599.347 625.122 1286.68 1286.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 800 0.000128 1024 0.1 2100 397312 41.4499 20.3933 1262.33 626.891 1951.27 1951.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 800 0.000128 1024 0.1 2100 397312 41.4456 20.4115 813.481 626.301 1501.83 1501.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 800 0.000128 1024 0.1 2100 393216 41.9218 20.3953 673.833 632.568 1368.91 1369.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 800 0.000128 1024 0.1 2100 393216 41.9593 21.0456 589.282 627.105 1279.59 1279.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 800 0.000128 1024 0.1 2100 398592 41.5811 20.4529 1297.39 628.097 1987.71 1987.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 800 0.000128 1024 0.1 2100 396288 41.4056 20.3496 918.878 625.009 1605.84 1605.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 800 0.000128 1024 0.1 2100 393984 41.4102 20.2733 756.492 621.428 1439.81 1439.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 800 0.000128 1024 0.1 2100 387072 41.7526 20.2377 705.469 624.385 1392.04 1392.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 800 0.000128 1024 0.1 2100 391680 41.4603 20.2408 655.409 620.656 1337.96 1338.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 800 0.000128 1024 0.1 2100 399360 41.6036 20.4798 1265.89 629.131 1957.3 1957.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 800 0.000128 1024 0.1 2100 394240 41.6147 20.3469 861.972 625.684 1549.81 1549.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 800 0.000128 1024 0.1 2100 399360 41.6268 20.5435 740.238 629.218 1431.82 1431.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 800 0.000128 1024 0.1 2100 389120 41.5956 20.2187 666.462 619.233 1347.71 1347.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 800 0.000128 1024 0.1 2100 384000 42.1752 20.2626 629.769 620.738 1313.14 1313.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 800 0.000128 1024 0.1 2100 397312 41.6813 20.4392 1005.58 629.879 1697.77 1697.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 800 0.000128 1024 0.1 2100 395264 41.6915 20.4297 655.824 626.471 1344.61 1344.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 800 0.000128 1024 0.1 2100 396288 41.5531 20.3962 536.053 627.097 1225.3 1225.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 800 0.000128 1024 0.1 2100 393216 41.9258 20.398 459.756 628.501 1150.77 1150.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 800 0.000128 1024 0.1 2100 398080 41.7901 20.4923 1408.99 629.027 2100.5 2100.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 800 0.000128 1024 0.1 2100 396800 41.8344 20.4835 869.392 628.496 1560.4 1560.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 800 0.000128 1024 0.1 2100 395520 42.1393 20.5027 707.573 629.219 1399.63 1399.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 800 0.000128 1024 0.1 2100 394240 41.6237 20.3489 597.886 625.737 1285.79 1285.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 800 0.000128 1024 0.1 2100 397824 41.7529 20.4757 1295.75 629.079 1987.25 1987.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 800 0.000128 1024 0.1 2100 396288 41.5386 20.3919 809.233 627.033 1498.39 1498.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 800 0.000128 1024 0.1 2100 391680 41.8965 20.3469 653.278 624.422 1340.14 1340.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 800 0.000128 1024 0.1 2100 393216 41.9607 20.3924 590.545 626.544 1279.64 1279.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 800 0.000128 1024 0.1 2100 391680 42.4751 20.4827 511.637 628.568 1203.36 1203.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 800 0.000128 1024 0.1 2100 397824 41.7035 20.4556 1229 627.492 1918.85 1918.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 800 0.000128 1024 0.1 2100 394240 41.6753 20.3666 773.965 625.525 1461.73 1461.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 800 0.000128 1024 0.1 2100 397824 41.7221 20.4677 655.685 627.637 1345.72 1345.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 800 0.000128 1024 0.1 2100 394240 41.6508 20.359 570.34 625.927 1258.48 1258.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 800 0.000128 1024 0.1 2100 394240 41.8169 20.3878 504.107 627.843 1194.35 1194.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 800 0.000128 1024 0.1 2100 395264 41.6864 20.3919 1143.71 627.099 1833.08 1833.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 800 0.000128 1024 0.1 2100 393216 41.9286 20.3932 754.884 627.049 1444.45 1444.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 800 0.000128 1024 0.1 2100 393216 41.9499 20.9973 627.406 627.077 1317.63 1317.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 800 0.000128 1024 0.1 2100 393216 41.9358 20.3952 569.507 628.804 1260.84 1260.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 800 0.000128 1024 0.1 2100 389120 41.6035 20.1897 517.386 618.342 1197.71 1197.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 800 0.000128 1024 0.1 2112 398336 41.5596 20.4467 997.154 627.807 1687.17 1687.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 800 0.000128 1024 0.1 2112 397312 41.4684 20.4046 638.861 627.059 1327.99 1328.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 800 0.000128 1024 0.1 2112 396288 41.5284 20.4042 528.205 626.53 1216.86 1217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 800 0.000128 1024 0.1 2112 397312 41.4654 20.396 455.905 626.45 1144.42 1144.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 800 0.000128 1024 0.1 2112 398080 41.7939 20.4979 1351.56 629.075 2043.12 2043.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 800 0.000128 1024 0.1 2112 396800 41.8488 20.4902 826.634 628.485 1517.66 1517.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 800 0.000128 1024 0.1 2112 395520 42.1285 20.5009 676.459 628.47 1367.76 1367.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 800 0.000128 1024 0.1 2112 394240 41.6195 20.3554 580.335 625.739 1268.25 1268.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 800 0.000128 1024 0.1 2112 396800 41.7678 20.4412 533.136 627.349 1222.89 1223.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 800 0.000128 1024 0.1 2112 397824 41.7406 20.4763 1253.87 628.866 1945.15 1945.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 800 0.000128 1024 0.1 2112 396288 41.5316 20.3951 783.056 626.887 1472.07 1472.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 800 0.000128 1024 0.1 2112 391680 41.9051 20.3484 630.376 626.582 1319.42 1319.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 800 0.000128 1024 0.1 2112 393216 41.948 20.4251 560.79 626.895 1250.25 1250.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 800 0.000128 1024 0.1 2112 391680 42.4482 20.487 492.509 630.846 1186.48 1186.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 800 0.000128 1024 0.1 2112 397824 41.7097 20.4507 1167.46 627.917 1857.73 1857.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 800 0.000128 1024 0.1 2112 394240 41.693 20.366 733.053 625.67 1420.97 1421.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 800 0.000128 1024 0.1 2112 397824 41.7265 20.4642 628.586 627.539 1318.52 1318.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 800 0.000128 1024 0.1 2112 394240 41.6484 20.3515 547.715 625.766 1235.67 1235.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 800 0.000128 1024 0.1 2112 394240 41.7884 20.391 485.52 627.881 1175.77 1175.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 800 0.000128 1024 0.1 2112 397312 41.4532 20.4301 1135.68 632.415 1830.18 1830.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 800 0.000128 1024 0.1 2112 397312 41.459 20.3984 745.923 626.437 1434.43 1434.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 800 0.000128 1024 0.1 2112 393216 41.9279 20.3925 610.346 628.711 1301.58 1301.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 800 0.000128 1024 0.1 2112 393216 41.946 20.4031 554.041 626.732 1243.32 1243.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 800 0.000128 1024 0.1 2112 389120 41.5806 20.1869 505.722 621.041 1188.73 1188.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 800 0.000128 1024 0.1 2112 393216 42.0032 20.4063 476.11 626.883 1165.62 1165.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 800 0.000128 1024 0.1 2176 393216 42.2441 20.4671 996.058 628.257 1687.22 1687.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 800 0.000128 1024 0.1 2176 392192 42.1641 20.5086 1130.17 629.843 1822.89 1823.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 800 0.000128 1024 0.1 2176 391168 42.159 20.394 730.324 627.003 1420.08 1420.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 800 0.000128 1024 0.1 2176 390144 42.2134 20.4001 590.787 626.876 1280.47 1280.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 800 0.000128 1024 0.1 2176 389120 42.3659 20.4681 527.765 627.056 1217.85 1217.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 800 0.000128 1024 0.1 2176 389120 42.2267 20.3855 485.016 625.823 1173.65 1173.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 800 0.000128 1024 0.1 2176 387072 42.7384 20.3899 444.199 626.626 1134.15 1134.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 800 0.000128 1024 0.1 2176 387072 42.459 20.3586 419.491 625.892 1108.4 1108.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 800 0.000128 1024 0.1 2176 385024 43.0136 20.3919 395.927 627.17 1086.7 1086.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 800 0.000128 1024 0.1 2100 394240 41.6604 20.3529 383.933 625.891 1072.03 1072.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 800 0.000128 1024 0.1 2112 394240 41.6716 20.3488 375.775 625.769 1063.77 1063.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 800 0.000128 1024 0.1 2100 394240 41.8037 20.3837 386.65 625.295 1074.33 1074.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 800 0.000128 1024 0.1 2064 394240 41.7969 20.3919 376.671 627.54 1066.59 1066.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 800 0.000128 1024 0.1 2080 397312 41.4646 20.3945 436.377 626.551 1124.98 1125.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 800 0.000128 1024 0.1 2080 384000 42.1244 20.2366 642.301 620.819 1325.68 1325.81
