# Info: [9566]: Logging project transcript to file /nfs/home/m/m_gravin/Modelsim/FPGA_ADV/lab_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /nfs/home/m/m_gravin/Modelsim/FPGA_ADV/lab_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation lab_impl_1 in project /nfs/home/m/m_gravin/Modelsim/FPGA_ADV/lab.psp.
new_project -name lab -folder /nfs/home/m/m_gravin/Modelsim/FPGA_ADV -createimpl_name lab_impl_1
# COMMAND: add_input_file {../Code/Lab5/alu.vhd ../Code/Lab5/control_unit.vhd ../Code/Lab5/d_cache.vhd ../Code/Lab5/datapath.vhd ../Code/Lab5/dff.vhd ../Code/Lab5/i_cache.vhd ../Code/Lab5/labtest.ucf ../Code/Lab5/mux1.vhd ../Code/Lab5/mux2.vhd ../Code/Lab5/mux3.vhd ../Code/Lab5/next_address.vhd ../Code/Lab5/regfile.vhd ../Code/Lab5/sign_ex.vhd}
add_input_file {../Code/Lab5/alu.vhd ../Code/Lab5/control_unit.vhd ../Code/Lab5/d_cache.vhd ../Code/Lab5/datapath.vhd ../Code/Lab5/dff.vhd ../Code/Lab5/i_cache.vhd ../Code/Lab5/labtest.ucf ../Code/Lab5/mux1.vhd ../Code/Lab5/mux2.vhd ../Code/Lab5/mux3.vhd ../Code/Lab5/next_address.vhd ../Code/Lab5/regfile.vhd ../Code/Lab5/sign_ex.vhd}
# COMMAND: setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# Info: [15298]: Setting up the design to use synthesis library "xcv2p.syn"
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
# Info: [15324]: Setting Part to: "2VP30ff896".
# Info: [15325]: Setting Process to: "7".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# COMMAND: setup_design -max_fanout=10000
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
setup_design -max_fanout=10000
# COMMAND: compile
# Info: [3022]: Reading file: /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/xcv2p.syn.
# Info: [634]: Loading library initialization file /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2016a.7
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2016a.7
# Info: [42502]: Analyzing input file "/CMC/tools/xilinx_10.1/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/alu.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/control_unit.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/d_cache.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/datapath.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/dff.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/i_cache.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/mux1.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/next_address.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/regfile.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/sign_ex.vhd" ...
# Info: [659]: Top module of the design is set to: datapath.
# Info: [657]: Current working directory: /nfs/home/m/m_gravin/Modelsim/FPGA_ADV/lab_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:11:46
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:47:43
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.datapath(struct): Pre-processing...
# Info: [44506]: Module work.next_address(na_arch): Pre-processing...
# Info: [44506]: Module work.dff(behav): Pre-processing...
# Info: [44506]: Module work.i_cache(behav): Pre-processing...
# Info: [44506]: Module work.mux1(behav): Pre-processing...
# Info: [44506]: Module work.regfile(regfile_arch): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regfile.reg1 depth = 32, width = 32'.
# Info: [44506]: Module work.sign_ex(behav): Pre-processing...
# Info: [44506]: Module work.mux2(behav): Pre-processing...
# Info: [44506]: Module work.alu(arch_alu): Pre-processing...
# Info: [44506]: Module work.d_cache(behav): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': d_cache.data_array depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(behav): Pre-processing...
# Info: [44506]: Module work.control_unit(behav): Pre-processing...
# Info: [44508]: Module work.next_address(na_arch): Compiling...
# Info: [44508]: Module work.dff(behav): Compiling...
# Info: [44508]: Module work.i_cache(behav): Compiling...
# Info: [44508]: Module work.mux1(behav): Compiling...
# Info: [44508]: Module work.regfile(regfile_arch): Compiling...
# Info: [44508]: Module work.sign_ex(behav): Compiling...
# Info: [44508]: Module work.mux2(behav): Compiling...
# Info: [44508]: Module work.alu(arch_alu): Compiling...
# Info: [44508]: Module work.d_cache(behav): Compiling...
# Info: [44508]: Module work.mux3(behav): Compiling...
# Info: [44508]: Module work.control_unit(behav): Compiling...
# Info: [44523]: Root Module work.datapath(struct): Compiling...
# Info: [45205]: "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/next_address.vhd", line 36: Module work.next_address(na_arch), Net(s) next_pc[31:0]: Latch inferred.
# Info: [45205]: "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/alu.vhd", line 50: Module work.alu(arch_alu), Net(s) overflow: Latch inferred.
# Info: [45205]: "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/alu.vhd", line 51: Module work.alu(arch_alu), Net(s) zero: Latch inferred.
# Info: [45205]: "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/control_unit.vhd", line 34: Module work.control_unit(behav), Net(s) output_con[13:0]: Latch inferred.
# Info: [45205]: "/nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/control_unit.vhd", line 17: Module work.control_unit(behav), Net(s) control_unit1[10]: Latch inferred.
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 500.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 5.0 secs.
# Info: [657]: Current working directory: /nfs/home/m/m_gravin/Modelsim/FPGA_ADV/lab_impl_1.
# Info: [15330]: Doing rtl optimizations.
# Info: [3022]: Reading file: /nfs/home/m/m_gravin/Modelsim/FPGA_ADV/../Code/Lab5/labtest.ucf.
# Info: [657]: Current working directory: /nfs/home/m/m_gravin/Modelsim/FPGA_ADV/lab_impl_1.
# Info: [660]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [657]: Current working directory: /nfs/home/m/m_gravin/Modelsim/FPGA_ADV/lab_impl_1.
# Info: [4556]: 6 Instances are flattened in hierarchical block .work.datapath.struct.
# Info: [20013]: Precision will use 4 processor(s).
# Info: #  [15002]: Optimizing design view:.work.regfile.regfile_arch_unfold_2862
# Info: #  [15002]: Optimizing design view:.work.next_address.na_arch_unfold_2431
# Info: #  [15002]: Optimizing design view:.work.d_cache.behav
# Info: #  [15002]: Optimizing design view:.work.datapath.struct
# Info: #  [15002]: Optimizing design view:.work.alu.arch_alu
# Info: #  [15002]: Optimizing design view:.work.control_unit.behav_unfold_2325
# Info: [8048]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: /nfs/home/m/m_gravin/Modelsim/FPGA_ADV/lab_impl_1/datapath.edf.
# Info: [3027]: Writing file: /nfs/home/m/m_gravin/Modelsim/FPGA_ADV/lab_impl_1/datapath.ucf.
# Info: [657]: Current working directory: /nfs/home/m/m_gravin/Modelsim/FPGA_ADV/lab_impl_1.
# Info: [660]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 2.2 s secs.
# Info: [11020]: Overall running time for synthesis: 4.0 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation lab_impl_1 in project /nfs/home/m/m_gravin/Modelsim/FPGA_ADV/lab.psp.
save_project
# COMMAND: close_project -discard
