EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 10
Title "SATA sniffer"
Date "2021-11-16"
Rev "0.1"
Comp ""
Comment1 "Andrew D. Zonenberg"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1000 1050 1000 1100
U 6189D312
F0 "Power Supply" 50
F1 "psu.sch" 50
F2 "GND" O R 2000 1800 50 
F3 "1V0" O R 2000 1700 50 
F4 "1V2" O R 2000 1600 50 
F5 "1V35" O R 2000 1500 50 
F6 "1V8" O R 2000 1400 50 
F7 "3V3" O R 2000 1300 50 
F8 "VTT" O R 2000 2000 50 
F9 "VREF" O R 2000 2100 50 
F10 "12V0" O R 2000 1100 50 
F11 "5V0" O R 2000 1200 50 
$EndSheet
$Sheet
S 1000 3000 1000 1500
U 618C589A
F0 "DDR" 50
F1 "DDR.sch" 50
F2 "3V3" I R 2000 3050 50 
F3 "GND" I R 2000 3350 50 
F4 "1V35" I R 2000 3250 50 
F5 "VTT" I R 2000 4050 50 
F6 "VREF" I R 2000 3950 50 
F7 "FLASH_SO" I R 2000 3550 50 
F8 "FLASH_SI" O R 2000 3750 50 
F9 "FLASH_CS" O R 2000 3650 50 
F10 "RAM_SDA" B R 2000 4250 50 
F11 "RAM_SCL" I R 2000 4350 50 
$EndSheet
$Sheet
S 5550 1000 1050 850 
U 618C593E
F0 "SERDES interfaces" 50
F1 "serdes.sch" 50
F2 "3V3" I L 5550 1050 50 
F3 "SFP_RS0" I R 6600 1050 50 
F4 "SFP_RS1" I R 6600 1150 50 
F5 "SFP_RX_LOS" O R 6600 1250 50 
F6 "SFP_MOD_ABS" O R 6600 1350 50 
F7 "SFP_TX_DISABLE" I R 6600 1450 50 
F8 "SFP_TX_FAULT" O R 6600 1550 50 
F9 "SFP_I2C_SCL" I R 6600 1650 50 
F10 "SFP_I2C_SDA" B R 6600 1750 50 
F11 "GND" I L 5550 1250 50 
F12 "GTX_1V2" I L 5550 1150 50 
$EndSheet
$Sheet
S 2450 1200 750  700 
U 618F2BCB
F0 "FPGA power" 50
F1 "fpgapwr.sch" 50
F2 "GND" I L 2450 1800 50 
F3 "1V0" I L 2450 1700 50 
F4 "1V2" I L 2450 1600 50 
F5 "1V8" I L 2450 1400 50 
F6 "1V35" I L 2450 1500 50 
F7 "3V3" I L 2450 1300 50 
F8 "GTX_1V2" O R 3200 1300 50 
$EndSheet
$Sheet
S 7000 1000 1200 1150
U 61909AE6
F0 "3.3V I/O" 50
F1 "io_3v3.sch" 50
F2 "SFP_RS0" O L 7000 1050 50 
F3 "SFP_RS1" O L 7000 1150 50 
F4 "GND" O R 8200 1450 50 
F5 "SFP_RX_LOS" I L 7000 1250 50 
F6 "SFP_MOD_ABS" I L 7000 1350 50 
F7 "RAM_SDA" B L 7000 1950 50 
F8 "RAM_SCL" O L 7000 2050 50 
F9 "SFP_SCL" O L 7000 1650 50 
F10 "SFP_SDA" B L 7000 1750 50 
F11 "3V3" I R 8200 1150 50 
F12 "SFP_TX_FAULT" I L 7000 1550 50 
F13 "SFP_TX_DISABLE" O L 7000 1450 50 
F14 "ETH_LED2_P" O R 8200 1650 50 
F15 "ETH_LED1_P" O R 8200 1750 50 
F16 "12V0" I R 8200 1050 50 
$EndSheet
$Sheet
S 8650 1000 600  1150
U 61923389
F0 "RGMII PHY" 50
F1 "rgmii.sch" 50
F2 "3V3" I L 8650 1150 50 
F3 "1V2" I L 8650 1350 50 
F4 "1V8" I L 8650 1250 50 
F5 "ETH_LED2_P" I L 8650 1650 50 
F6 "ETH_LED1_P" I L 8650 1750 50 
F7 "GND" I L 8650 1450 50 
$EndSheet
$Sheet
S 2450 2200 1100 250 
U 6192A55E
F0 "Expansion connector" 50
F1 "expansion.sch" 50
F2 "5V0" I L 2450 2250 50 
F3 "GND" I L 2450 2350 50 
$EndSheet
Wire Wire Line
	2000 1300 2450 1300
Wire Wire Line
	2450 1400 2000 1400
Wire Wire Line
	2000 1500 2450 1500
Wire Wire Line
	2450 1600 2000 1600
Wire Wire Line
	2000 1700 2450 1700
Wire Wire Line
	2450 1800 2000 1800
Text Label 2100 1800 0    50   ~ 0
GND
Text Label 2100 1700 0    50   ~ 0
1V0
Text Label 2100 1600 0    50   ~ 0
1V2
Text Label 2100 1500 0    50   ~ 0
1V35
Text Label 2100 1400 0    50   ~ 0
1V8
Text Label 2100 1300 0    50   ~ 0
3V3
$Sheet
S 2500 3000 1050 850 
U 61B1350A
F0 "Boot flash" 50
F1 "flash.sch" 50
F2 "1V35" I L 2500 3250 50 
F3 "1V8" I L 2500 3150 50 
F4 "FLASH_SCK" I R 3550 3550 50 
F5 "3V3" I L 2500 3050 50 
F6 "FLASH_SO" O L 2500 3550 50 
F7 "FLASH_CS" I L 2500 3650 50 
F8 "FLASH_SI" I L 2500 3750 50 
F9 "GND" I L 2500 3350 50 
$EndSheet
Text Label 2500 3050 2    50   ~ 0
3V3
Text Label 2500 3150 2    50   ~ 0
1V8
Text Label 2500 3250 2    50   ~ 0
1V35
Text Label 2500 3350 2    50   ~ 0
GND
Text Label 2000 3350 0    50   ~ 0
GND
Text Label 2000 3050 0    50   ~ 0
3V3
Text Label 2000 3250 0    50   ~ 0
1V35
Text Label 2000 2000 0    50   ~ 0
RAM_VTT
Text Label 2000 2100 0    50   ~ 0
RAM_VREF
Wire Wire Line
	2000 3550 2500 3550
Wire Wire Line
	2500 3650 2000 3650
Wire Wire Line
	2000 3750 2500 3750
Text Label 2000 3950 0    50   ~ 0
RAM_VREF
Text Label 2000 4050 0    50   ~ 0
RAM_VTT
$Sheet
S 4000 3000 800  850 
U 61D11C1F
F0 "FPGA support" 50
F1 "fpgasupport.sch" 50
F2 "FLASH_SCK" O L 4000 3550 50 
F3 "3V3" I L 4000 3050 50 
F4 "GND" I L 4000 3250 50 
F5 "1V8" I L 4000 3150 50 
$EndSheet
Text Label 4000 3250 2    50   ~ 0
GND
Text Label 4000 3050 2    50   ~ 0
3V3
Wire Wire Line
	4000 3550 3550 3550
Text Label 5550 1250 2    50   ~ 0
GND
Text Label 5550 1050 2    50   ~ 0
3V3
Text Label 2000 4250 0    50   ~ 0
RAM_SDA
Text Label 2000 4350 0    50   ~ 0
RAM_SCL
Text Label 7000 2050 2    50   ~ 0
RAM_SCL
Text Label 7000 1950 2    50   ~ 0
RAM_SDA
Wire Wire Line
	7000 1350 6600 1350
Wire Wire Line
	6600 1250 7000 1250
Wire Wire Line
	7000 1150 6600 1150
Wire Wire Line
	6600 1050 7000 1050
Wire Wire Line
	7000 1450 6600 1450
Wire Wire Line
	6600 1550 7000 1550
Wire Wire Line
	7000 1650 6600 1650
Wire Wire Line
	6600 1750 7000 1750
Text Label 8200 1150 0    50   ~ 0
3V3
Text Label 8200 1450 0    50   ~ 0
GND
Wire Wire Line
	8200 1150 8650 1150
Wire Wire Line
	8650 1450 8200 1450
Text Label 8650 1250 2    50   ~ 0
1V8
Text Label 8650 1350 2    50   ~ 0
1V2
Wire Wire Line
	8200 1750 8650 1750
Wire Wire Line
	8650 1650 8200 1650
Text Label 8200 1050 0    50   ~ 0
12V0
Text Label 2100 1100 0    50   ~ 0
12V0
Wire Wire Line
	2100 1100 2000 1100
Text Label 4000 3150 2    50   ~ 0
1V8
Text Label 2450 2250 2    50   ~ 0
5V0
Text Label 2450 2350 2    50   ~ 0
GND
Text Label 2100 1200 0    50   ~ 0
5V0
Wire Wire Line
	2100 1200 2000 1200
Text Label 5550 1150 2    50   ~ 0
GTX_1V2
Text Label 3200 1300 0    50   ~ 0
GTX_1V2
$EndSCHEMATC
