// Seed: 2531228383
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input wire id_2,
    input wor id_3,
    input supply0 id_4,
    output wire id_5,
    input supply1 id_6
);
  logic [7:0] id_8, id_9;
  wand id_10 = id_6;
  ;
  id_11(
      .id_0(1), .id_1(id_3), .id_2(1), .id_3({id_8[1], 1}), .id_4({1 == 1, id_5} && id_10 ==? id_1)
  );
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    output uwire id_4,
    output tri0 id_5
);
  wire id_7;
  module_0(
      id_0, id_5, id_3, id_2, id_3, id_0, id_2
  );
endmodule
