{"componentChunkName":"component---src-templates-post-jsx","path":"/4-1. Processor Overview/","result":{"data":{"site":{"siteMetadata":{"title":"minjun.blog"}},"markdownRemark":{"id":"6abd7845-2b09-5035-9dac-4646df83dfbe","excerpt":"contents: 0-1. CA Intro Case I will focus on handling a subset of core MIPS instructions (MIPS subset) The arithmetic-logical instructions: , , , ,  The memory-reference instructions: ,  The conditio…","html":"<p>contents: <a href=\"/0-1.%20CA%20Intro\" data-wiki-link=\"true\">0-1. CA Intro</a></p>\n<h2>Case</h2>\n<p>I will focus on handling a subset of core MIPS instructions (MIPS subset)</p>\n<ul>\n<li>\n<p>The arithmetic-logical instructions: <code class=\"language-text\">add</code>, <code class=\"language-text\">sub</code>, <code class=\"language-text\">and</code>, <code class=\"language-text\">or</code>, <code class=\"language-text\">slt</code></p>\n</li>\n<li>\n<p>The memory-reference instructions: <code class=\"language-text\">lw</code>, <code class=\"language-text\">sw</code></p>\n</li>\n<li>\n<p>The conditional instructions: <code class=\"language-text\">beq</code>, <code class=\"language-text\">jump</code></p>\n</li>\n</ul>\n<h2>Logic design basics</h2>\n<p>In the MIPS implementation, the datapath elements consist of</p>\n<ul>\n<li><strong>Combinational</strong> elements</li>\n</ul>\n<p>    - Operate on data values</p>\n<p>    - Given inputs, a combinational element produces outputs</p>\n<p>    - e.g., ALU(Arithmetic Logic Unit), Adder, Multiplexer, AND-gate</p>\n<ul>\n<li><strong>State (sequential)</strong> elements</li>\n</ul>\n<p>    - Contain state</p>\n<p>    - They have some internal storage</p>\n<p>    - e.g., instruction and data memory, registers</p>\n</br>\n<p>Combinational elements work with state elements</p>\n<ul>\n<li>\n<p>Getting inputs from state elements</p>\n</li>\n<li>\n<p>Giving outputs to state elements</p>\n</li>\n</ul>\n<h2>Clocking methodology</h2>\n<p>When data can be read and written is determined relative to the clock </br></p>\n<p>In this book, we assume <strong>\"Positive edge-triggered clocking methodology\"</strong></p>\n<p>Combinational elements works with state elements </br></p>\n<p><strong>In a single clock cycle = between clock edges = between rising edges</strong></p>\n<ul>\n<li>\n<p>At one rising edge, combinational elements read inputs from state elements</p>\n</li>\n<li>\n<p>Before the next rising edge, combinational elements complete operations and produce outputs</p>\n</li>\n<li>\n<p>At the next rising edge, state elements are updated with the outputs</p>\n</li>\n<li>\n<p><strong>The longest delay determines clock period</strong></p>\n</li>\n</ul>\n<p><figure class='gatsby-resp-image-figure' style='margin-bottom: 16px;'>\n    <span class='gatsby-resp-image-wrapper' style='position: relative; display: block; margin-left: auto; margin-right: auto; max-width: 680px; '>\n      <a class='gatsby-resp-image-link' href='/static/6b6ce770373d036782423c0dd6de1a90/62aaf/01%204.jpg' style='display: block' target='_blank' rel='noopener'>\n    <span class='gatsby-resp-image-background-image' style=\"padding-bottom: 30.58823529411765%; position: relative; bottom: 0; left: 0; background-image: url('data:image/jpeg;base64,/9j/2wBDABALDA4MChAODQ4SERATGCgaGBYWGDEjJR0oOjM9PDkzODdASFxOQERXRTc4UG1RV19iZ2hnPk1xeXBkeFxlZ2P/2wBDARESEhgVGC8aGi9jQjhCY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2P/wgARCAAGABQDASIAAhEBAxEB/8QAFgABAQEAAAAAAAAAAAAAAAAAAAEF/8QAFAEBAAAAAAAAAAAAAAAAAAAAAP/aAAwDAQACEAMQAAAB3KAH/8QAFxAAAwEAAAAAAAAAAAAAAAAAABARMf/aAAgBAQABBQLVD//EABQRAQAAAAAAAAAAAAAAAAAAABD/2gAIAQMBAT8BP//EABQRAQAAAAAAAAAAAAAAAAAAABD/2gAIAQIBAT8BP//EABQQAQAAAAAAAAAAAAAAAAAAABD/2gAIAQEABj8Cf//EABkQAAMAAwAAAAAAAAAAAAAAAAABESFBcf/aAAgBAQABPyHDcJHsSH//2gAMAwEAAgADAAAAEIAP/8QAFBEBAAAAAAAAAAAAAAAAAAAAEP/aAAgBAwEBPxA//8QAFBEBAAAAAAAAAAAAAAAAAAAAEP/aAAgBAgEBPxA//8QAGBABAAMBAAAAAAAAAAAAAAAAAQARIVH/2gAIAQEAAT8QsaDcI0esYy0vWf/Z'); background-size: cover; display: block;\"></span>\n  <img class='gatsby-resp-image-image' alt='01 4.jpg' title='' src='/static/6b6ce770373d036782423c0dd6de1a90/a22ce/01%204.jpg' srcset='/static/6b6ce770373d036782423c0dd6de1a90/0b705/01%204.jpg 170w,\n/static/6b6ce770373d036782423c0dd6de1a90/31389/01%204.jpg 340w,\n/static/6b6ce770373d036782423c0dd6de1a90/a22ce/01%204.jpg 680w,\n/static/6b6ce770373d036782423c0dd6de1a90/29373/01%204.jpg 1020w,\n/static/6b6ce770373d036782423c0dd6de1a90/62aaf/01%204.jpg 1280w' sizes='(max-width: 680px) 100vw, 680px' style='width:100%;height:100%;margin:0;vertical-align:middle;position:absolute;top:0;left:0;' loading='lazy' decoding='async'>\n  </a>\n    </span>\n    <figcaption class='gatsby-resp-image-figcaption'>01 4.jpg</figcaption>\n  </figure></p>\n</br>\n<h3>State elements with two inputs</h3>\n<p><strong>State elements (e.g., registers) take two inputs: update data and a clock signal</strong> </br></p>\n<p>Based on the clock signal, it is determined when to update the data</p>\n<p>In positive edge-triggered clocking methodology, </br></p>\n<p>Update the data at rising edges (when the clock signal changes from 0 to 1)\n<figure class='gatsby-resp-image-figure' style='margin-bottom: 16px;'>\n    <span class='gatsby-resp-image-wrapper' style='position: relative; display: block; margin-left: auto; margin-right: auto; max-width: 680px; '>\n      <a class='gatsby-resp-image-link' href='/static/4b640a6bde4de39ee0ed3142c5b2c513/62aaf/02%204.jpg' style='display: block' target='_blank' rel='noopener'>\n    <span class='gatsby-resp-image-background-image' style=\"padding-bottom: 27.647058823529413%; position: relative; bottom: 0; left: 0; background-image: url('data:image/jpeg;base64,/9j/2wBDABALDA4MChAODQ4SERATGCgaGBYWGDEjJR0oOjM9PDkzODdASFxOQERXRTc4UG1RV19iZ2hnPk1xeXBkeFxlZ2P/2wBDARESEhgVGC8aGi9jQjhCY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2P/wgARCAAGABQDASIAAhEBAxEB/8QAFgABAQEAAAAAAAAAAAAAAAAAAAMF/8QAFQEBAQAAAAAAAAAAAAAAAAAAAgH/2gAMAwEAAhADEAAAAd6QLIJf/8QAGBABAAMBAAAAAAAAAAAAAAAAAAEDERL/2gAIAQEAAQUCT0yx/8QAFhEBAQEAAAAAAAAAAAAAAAAAAAES/9oACAEDAQE/AYzH/8QAFhEBAQEAAAAAAAAAAAAAAAAAAAIR/9oACAECAQE/Aba//8QAFxABAAMAAAAAAAAAAAAAAAAAAAEhMv/aAAgBAQAGPwJUtP/EABoQAAICAwAAAAAAAAAAAAAAAAABESFRgfD/2gAIAQEAAT8hgTAHLSdo/9oADAMBAAIAAwAAABDwP//EABgRAAIDAAAAAAAAAAAAAAAAAAABETHx/9oACAEDAQE/ELDm0//EABYRAQEBAAAAAAAAAAAAAAAAAAEAUf/aAAgBAgEBPxBICbDv/8QAGhABAAMAAwAAAAAAAAAAAAAAAQARIUFRof/aAAgBAQABPxAW2+xw0raKKd5yOwzpBj//2Q=='); background-size: cover; display: block;\"></span>\n  <img class='gatsby-resp-image-image' alt='02 4.jpg' title='' src='/static/4b640a6bde4de39ee0ed3142c5b2c513/a22ce/02%204.jpg' srcset='/static/4b640a6bde4de39ee0ed3142c5b2c513/0b705/02%204.jpg 170w,\n/static/4b640a6bde4de39ee0ed3142c5b2c513/31389/02%204.jpg 340w,\n/static/4b640a6bde4de39ee0ed3142c5b2c513/a22ce/02%204.jpg 680w,\n/static/4b640a6bde4de39ee0ed3142c5b2c513/29373/02%204.jpg 1020w,\n/static/4b640a6bde4de39ee0ed3142c5b2c513/62aaf/02%204.jpg 1280w' sizes='(max-width: 680px) 100vw, 680px' style='width:100%;height:100%;margin:0;vertical-align:middle;position:absolute;top:0;left:0;' loading='lazy' decoding='async'>\n  </a>\n    </span>\n    <figcaption class='gatsby-resp-image-figcaption'>02 4.jpg</figcaption>\n  </figure>\n</br></p>\n<h3>State elements with three inputs</h3>\n<p><strong>State elements take three inputs: update data and a clock signal with write control</strong> </br></p>\n<p>Based on the clock signal and the write control, it is determined when to update the data</p>\n<p>In positive edge-triggered clocking methodology, </br></p>\n<p>Update the data at rising edges + <strong>when the write control input is 1</strong></p>\n<p><figure class='gatsby-resp-image-figure' style='margin-bottom: 16px;'>\n    <span class='gatsby-resp-image-wrapper' style='position: relative; display: block; margin-left: auto; margin-right: auto; max-width: 680px; '>\n      <a class='gatsby-resp-image-link' href='/static/ef31f3aaf5f66beb63c653c2ce03146c/62aaf/03%203.jpg' style='display: block' target='_blank' rel='noopener'>\n    <span class='gatsby-resp-image-background-image' style=\"padding-bottom: 32.94117647058823%; position: relative; bottom: 0; left: 0; background-image: url('data:image/jpeg;base64,/9j/2wBDABALDA4MChAODQ4SERATGCgaGBYWGDEjJR0oOjM9PDkzODdASFxOQERXRTc4UG1RV19iZ2hnPk1xeXBkeFxlZ2P/2wBDARESEhgVGC8aGi9jQjhCY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2P/wgARCAAHABQDASIAAhEBAxEB/8QAFgABAQEAAAAAAAAAAAAAAAAAAAMF/8QAFQEBAQAAAAAAAAAAAAAAAAAAAQL/2gAMAwEAAhADEAAAAd6ZDME//8QAFxAAAwEAAAAAAAAAAAAAAAAAAAECEf/aAAgBAQABBQI1jqj/xAAVEQEBAAAAAAAAAAAAAAAAAAABEP/aAAgBAwEBPwEn/8QAFxEBAQEBAAAAAAAAAAAAAAAAAQACEf/aAAgBAgEBPwHbwjTf/8QAFxAAAwEAAAAAAAAAAAAAAAAAAAEQMf/aAAgBAQAGPwKYj//EABkQAQACAwAAAAAAAAAAAAAAAAEAQSGBwf/aAAgBAQABPyHNxoDcC9Wf/9oADAMBAAIAAwAAABAAH//EABYRAQEBAAAAAAAAAAAAAAAAAAABMf/aAAgBAwEBPxDSx//EABYRAQEBAAAAAAAAAAAAAAAAAAEAEf/aAAgBAgEBPxBNCUX/xAAZEAEBAAMBAAAAAAAAAAAAAAABEQAhQfD/2gAIAQEAAT8QLNozmEY2O6cgBj1zP//Z'); background-size: cover; display: block;\"></span>\n  <img class='gatsby-resp-image-image' alt='03 3.jpg' title='' src='/static/ef31f3aaf5f66beb63c653c2ce03146c/a22ce/03%203.jpg' srcset='/static/ef31f3aaf5f66beb63c653c2ce03146c/0b705/03%203.jpg 170w,\n/static/ef31f3aaf5f66beb63c653c2ce03146c/31389/03%203.jpg 340w,\n/static/ef31f3aaf5f66beb63c653c2ce03146c/a22ce/03%203.jpg 680w,\n/static/ef31f3aaf5f66beb63c653c2ce03146c/29373/03%203.jpg 1020w,\n/static/ef31f3aaf5f66beb63c653c2ce03146c/62aaf/03%203.jpg 1280w' sizes='(max-width: 680px) 100vw, 680px' style='width:100%;height:100%;margin:0;vertical-align:middle;position:absolute;top:0;left:0;' loading='lazy' decoding='async'>\n  </a>\n    </span>\n    <figcaption class='gatsby-resp-image-figcaption'>03 3.jpg</figcaption>\n  </figure></p>","frontmatter":{"title":"Processor Overview","date":"2024년 08월 15일 12:08","updated":"2024년 10월 20일 18:10","tags":["컴퓨터구조","study"],"series":null},"fields":{"slug":"/4-1. Processor Overview/","readingTime":{"minutes":1.695}}},"seriesList":{"edges":[{"node":{"id":"cbe16ee9-7b41-5ddd-a23e-2bfdaa98940d","fields":{"slug":"/nuxt-katex/"},"frontmatter":{"title":"Nuxt content에 Mathtype 사용하기"}}},{"node":{"id":"a827654c-d261-5db3-bff4-d98d76aadbe0","fields":{"slug":"/after-jigeumgeuddae/"},"frontmatter":{"title":"2022 ZeroPage 지금그때"}}},{"node":{"id":"46aaed20-059b-5526-8cea-067a9491f32c","fields":{"slug":"/readme/"},"frontmatter":{"title":"README"}}},{"node":{"id":"25f4be38-5d7e-533d-9343-d399890cd14e","fields":{"slug":"/why-obsidian/"},"frontmatter":{"title":"기존 블로그 대신 Obsidian을 택한 이유"}}},{"node":{"id":"5d5d6131-4e89-5c1e-91ba-e66f285f51b1","fields":{"slug":"/0-1. CA Intro/"},"frontmatter":{"title":"Computer Architecture Intro"}}},{"node":{"id":"0b650b2c-e1d8-533f-979c-7c4a2f177084","fields":{"slug":"/0-2. CA Overview/"},"frontmatter":{"title":"CA Overview"}}},{"node":{"id":"b47b70aa-e8ac-5077-9959-1e864d435bb6","fields":{"slug":"/1-1. Defining Performance/"},"frontmatter":{"title":"Defining Performance"}}},{"node":{"id":"68f03ffa-5893-565d-840e-f0f6ae87f5c9","fields":{"slug":"/1-2. Measuring Performance/"},"frontmatter":{"title":"Measuring Performance"}}},{"node":{"id":"85e63ee9-5665-538b-ac43-635e8220e2d2","fields":{"slug":"/2-1. Designing principles 1~3 of MIPS ISA/"},"frontmatter":{"title":"Design principles 1~3 of MIPS ISA"}}},{"node":{"id":"2e0c3819-8874-5c1d-a775-2a6a841b21b5","fields":{"slug":"/2-2. Design principles 4 of MIPS ISA/"},"frontmatter":{"title":"Design principles 4 of MIPS ISA"}}},{"node":{"id":"0c2c4f4c-9eb8-50df-891b-1365303231f7","fields":{"slug":"/2-3. Representing Instructions in computer/"},"frontmatter":{"title":"Representing Instructions in computer"}}},{"node":{"id":"4007a96e-86f2-5259-a70c-a65c3314bfaf","fields":{"slug":"/2-4. Supporting procedures in computer HW/"},"frontmatter":{"title":"Supporting procedures in computer HW"}}},{"node":{"id":"a00646d3-2559-556c-8916-2abc285e908f","fields":{"slug":"/2-5. MIPS memory allocation & addressing/"},"frontmatter":{"title":"MIPS memory allocation & addressing"}}},{"node":{"id":"dda07f05-3192-506d-b828-88e695f76629","fields":{"slug":"/3-1. Addition and Subtraction/"},"frontmatter":{"title":"Addition and Subtraction"}}},{"node":{"id":"8c6491f5-b0a8-5e0e-b921-e7b272121ee3","fields":{"slug":"/3-2. Multiplication/"},"frontmatter":{"title":"Multiplication"}}},{"node":{"id":"6f5284e4-f1a3-599c-8a4a-ddb05289eb05","fields":{"slug":"/3-3. Division/"},"frontmatter":{"title":"Division"}}},{"node":{"id":"6abd7845-2b09-5035-9dac-4646df83dfbe","fields":{"slug":"/4-1. Processor Overview/"},"frontmatter":{"title":"Processor Overview"}}},{"node":{"id":"d464a6fe-8125-5fc7-a055-0af843f54235","fields":{"slug":"/4-2. Controlling a datapath/"},"frontmatter":{"title":"Controlling a datapath"}}},{"node":{"id":"ba9849bc-e776-5a83-993e-4e82afc0729e","fields":{"slug":"/4-3. A single-cycle datapath/"},"frontmatter":{"title":"A single-cycle datapath"}}},{"node":{"id":"182c0349-da93-5b44-bfee-5e51362c5509","fields":{"slug":"/4-4. Pipelining overview/"},"frontmatter":{"title":"Pipelining overview"}}},{"node":{"id":"f08deb14-30ad-595b-8c9d-d793785b9ce0","fields":{"slug":"/4-5. Handling hazards/"},"frontmatter":{"title":"Handling hazards"}}},{"node":{"id":"0f491438-cb0c-53b7-80ac-81d3c8508373","fields":{"slug":"/4-6. Exceptions/"},"frontmatter":{"title":"Exceptions"}}},{"node":{"id":"71a9c3b8-4bb1-5ede-aead-5834bff20a32","fields":{"slug":"/5-1. Cache overview/"},"frontmatter":{"title":"Cache overview"}}},{"node":{"id":"f46d6482-1ff7-5199-b386-b831df7f00fd","fields":{"slug":"/5-2. Improving cache performance/"},"frontmatter":{"title":"Improving cache performance"}}},{"node":{"id":"06867ecb-c90b-5f7e-b053-88ac48bd719c","fields":{"slug":"/5-3. Virtual memory Part 1/"},"frontmatter":{"title":"Virtual memory Part 1"}}},{"node":{"id":"ed0e2b20-921b-5a3b-8aad-9f84da9e48ec","fields":{"slug":"/5-4. Virtual memory Part 2/"},"frontmatter":{"title":"Virtual memory Part 2"}}},{"node":{"id":"87ccd6ac-f6b1-5543-8b35-64c214bd6af6","fields":{"slug":"/interesting topic among sigchi 2024/"},"frontmatter":{"title":"sigchi 2024 관심 주제"}}},{"node":{"id":"2bb69d39-3a4c-581b-932c-2ae84f33b664","fields":{"slug":"/Respiratory Sound Database 유효성 분석/"},"frontmatter":{"title":"Respiratory Sound Database 유효성 분석"}}},{"node":{"id":"cba62564-b5aa-5ad0-925a-51c9254c5e5c","fields":{"slug":"/우아한테크코스 7기 프리코스 1주차/"},"frontmatter":{"title":"우아한테크코스 7기 프리코스 1주차"}}}]},"previous":{"fields":{"slug":"/3-3. Division/"},"frontmatter":{"title":"Division"}},"next":{"fields":{"slug":"/4-2. Controlling a datapath/"},"frontmatter":{"title":"Controlling a datapath"}}},"pageContext":{"id":"6abd7845-2b09-5035-9dac-4646df83dfbe","series":null,"previousPostId":"6f5284e4-f1a3-599c-8a4a-ddb05289eb05","nextPostId":"d464a6fe-8125-5fc7-a055-0af843f54235"}},"staticQueryHashes":[],"slicesMap":{}}