module expression8(finput in1, in2, in3, in4, foutput out1, out2);

    flow temp_out1, temp_out2;

    assign {temp_out1, temp_out2} = {in1, in1, in1} + { in2, in3, in4 } ;

    assign out1 = temp_out1;
    assign out2 = temp_out2;

endmodule

