{"position": "Failure Analysis Engineer", "company": "Intel Corporation", "profiles": ["Summary - Specialties:Colloidal science and rheology, emulsion polymerization, surface and interface, polymers and composites, advanced materials characterization, structure-property relationships, and Design of Experiments(DOE) Summary - Specialties:Colloidal science and rheology, emulsion polymerization, surface and interface, polymers and composites, advanced materials characterization, structure-property relationships, and Design of Experiments(DOE) - Specialties:Colloidal science and rheology, emulsion polymerization, surface and interface, polymers and composites, advanced materials characterization, structure-property relationships, and Design of Experiments(DOE) - Specialties:Colloidal science and rheology, emulsion polymerization, surface and interface, polymers and composites, advanced materials characterization, structure-property relationships, and Design of Experiments(DOE) Experience Failure Analysis Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Process TD Engineer Intel Corporation March 2011  \u2013  September 2013  (2 years 7 months) Research Assistant Arizona State University January 2008  \u2013  January 2011  (3 years 1 month) Lecturer Tianjin University of Science and Technology January 2004  \u2013  June 2007  (3 years 6 months) Failure Analysis Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Failure Analysis Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Process TD Engineer Intel Corporation March 2011  \u2013  September 2013  (2 years 7 months) Process TD Engineer Intel Corporation March 2011  \u2013  September 2013  (2 years 7 months) Research Assistant Arizona State University January 2008  \u2013  January 2011  (3 years 1 month) Research Assistant Arizona State University January 2008  \u2013  January 2011  (3 years 1 month) Lecturer Tianjin University of Science and Technology January 2004  \u2013  June 2007  (3 years 6 months) Lecturer Tianjin University of Science and Technology January 2004  \u2013  June 2007  (3 years 6 months) Languages Chinese Chinese Chinese Skills Composites Design of Experiments Polymers JMP Rheology Matlab Characterization Surface Six Sigma Thin Films Skills  Composites Design of Experiments Polymers JMP Rheology Matlab Characterization Surface Six Sigma Thin Films Composites Design of Experiments Polymers JMP Rheology Matlab Characterization Surface Six Sigma Thin Films Composites Design of Experiments Polymers JMP Rheology Matlab Characterization Surface Six Sigma Thin Films Education Arizona State University Ph.D.,  Chemical Engineering 2008  \u2013 2010 GPA: 4.0+/4.0. \nOutstanding Research Assistant Award, 2010 \nThe Society of Rheology Travel Award, 2010 \nGPSA Travel Award, 2010 Tianjin University MS,  Chemical Engineering 2001  \u2013 2004 Outstanding Master\u2019s Thesis Award, 2004 Arizona State University Ph.D.,  Chemical Engineering 2008  \u2013 2010 GPA: 4.0+/4.0. \nOutstanding Research Assistant Award, 2010 \nThe Society of Rheology Travel Award, 2010 \nGPSA Travel Award, 2010 Arizona State University Ph.D.,  Chemical Engineering 2008  \u2013 2010 GPA: 4.0+/4.0. \nOutstanding Research Assistant Award, 2010 \nThe Society of Rheology Travel Award, 2010 \nGPSA Travel Award, 2010 Arizona State University Ph.D.,  Chemical Engineering 2008  \u2013 2010 GPA: 4.0+/4.0. \nOutstanding Research Assistant Award, 2010 \nThe Society of Rheology Travel Award, 2010 \nGPSA Travel Award, 2010 Tianjin University MS,  Chemical Engineering 2001  \u2013 2004 Outstanding Master\u2019s Thesis Award, 2004 Tianjin University MS,  Chemical Engineering 2001  \u2013 2004 Outstanding Master\u2019s Thesis Award, 2004 Tianjin University MS,  Chemical Engineering 2001  \u2013 2004 Outstanding Master\u2019s Thesis Award, 2004 ", "Summary \u2022\tOver five years experience with ultra high vacuum (UHV) technology and thin film physical vapor deposition (PVD) techniques. \n\u2022\tExtensive experience with many semiconductor processing techniques. \n\u2022\tComprehensive background in solid state physics, materials science, and semiconductor device physics. \n\u2022\tExperience in statistical process control (SPC) and design of experiment (DOE). \n\u2022\tExcellent technical writing and communication skills. Author of thirteen publications in peer-reviewed journals. Presented research at eight scientific conferences. \n \nSpecialties: - Semiconductor Processing: Mask design, UV lithography, ion implantation, rapid thermal processing, wet etch, RIE. \n- Thin film deposition: Thermal evaporation, e-beam heating, sputtering, pulse laser deposition. \n- Material Characterization: STM, SIMS, DIB, SEM, AFM, surface profiling, ellipsometry. \n- Ultra high vacuum (UHV) technology. \n- Software: LabView, C/C++, Maple, Mathematica, FlexPDE, JMP. Summary \u2022\tOver five years experience with ultra high vacuum (UHV) technology and thin film physical vapor deposition (PVD) techniques. \n\u2022\tExtensive experience with many semiconductor processing techniques. \n\u2022\tComprehensive background in solid state physics, materials science, and semiconductor device physics. \n\u2022\tExperience in statistical process control (SPC) and design of experiment (DOE). \n\u2022\tExcellent technical writing and communication skills. Author of thirteen publications in peer-reviewed journals. Presented research at eight scientific conferences. \n \nSpecialties: - Semiconductor Processing: Mask design, UV lithography, ion implantation, rapid thermal processing, wet etch, RIE. \n- Thin film deposition: Thermal evaporation, e-beam heating, sputtering, pulse laser deposition. \n- Material Characterization: STM, SIMS, DIB, SEM, AFM, surface profiling, ellipsometry. \n- Ultra high vacuum (UHV) technology. \n- Software: LabView, C/C++, Maple, Mathematica, FlexPDE, JMP. \u2022\tOver five years experience with ultra high vacuum (UHV) technology and thin film physical vapor deposition (PVD) techniques. \n\u2022\tExtensive experience with many semiconductor processing techniques. \n\u2022\tComprehensive background in solid state physics, materials science, and semiconductor device physics. \n\u2022\tExperience in statistical process control (SPC) and design of experiment (DOE). \n\u2022\tExcellent technical writing and communication skills. Author of thirteen publications in peer-reviewed journals. Presented research at eight scientific conferences. \n \nSpecialties: - Semiconductor Processing: Mask design, UV lithography, ion implantation, rapid thermal processing, wet etch, RIE. \n- Thin film deposition: Thermal evaporation, e-beam heating, sputtering, pulse laser deposition. \n- Material Characterization: STM, SIMS, DIB, SEM, AFM, surface profiling, ellipsometry. \n- Ultra high vacuum (UHV) technology. \n- Software: LabView, C/C++, Maple, Mathematica, FlexPDE, JMP. \u2022\tOver five years experience with ultra high vacuum (UHV) technology and thin film physical vapor deposition (PVD) techniques. \n\u2022\tExtensive experience with many semiconductor processing techniques. \n\u2022\tComprehensive background in solid state physics, materials science, and semiconductor device physics. \n\u2022\tExperience in statistical process control (SPC) and design of experiment (DOE). \n\u2022\tExcellent technical writing and communication skills. Author of thirteen publications in peer-reviewed journals. Presented research at eight scientific conferences. \n \nSpecialties: - Semiconductor Processing: Mask design, UV lithography, ion implantation, rapid thermal processing, wet etch, RIE. \n- Thin film deposition: Thermal evaporation, e-beam heating, sputtering, pulse laser deposition. \n- Material Characterization: STM, SIMS, DIB, SEM, AFM, surface profiling, ellipsometry. \n- Ultra high vacuum (UHV) technology. \n- Software: LabView, C/C++, Maple, Mathematica, FlexPDE, JMP. Experience Failure Analysis Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Failure Analysis Engineer Intel 2012  \u2013  2014  (2 years) Post Doctoral Fellow Oak Ridge National Laboratory June 2010  \u2013  June 2012  (2 years 1 month) \u2022\tAn expert at Lithium ion battery internal short circuit test. Developed a unique ORNL internal short circuit pinch test to evaluate safety of Lithium ion batteries. \n\u2022\tEmployed in-situ neutron diffraction technique to study structure changes of anode and cathode materials of commercial Lithium ion batteries during charging and discharging. \n\u2022\tEmployed thermal conductivity, thermal diffusivity and electrical transport properties measurement instruments to characterize thermal and/or electrical transport properties of thermoelectric materials and CVD diamond wafers. Graduate Research Assistant The Ohio State University June 2005  \u2013  June 2010  (5 years 1 month) \u2022\tAn expert at ballistic electron emission microscopy (a variant of STM), which is used for investigating the sub-surface electronic properties of MOS and other semiconductor devices. \n\u2022\tDeveloped a procedure of making \u201cend-on\u201d metal contacts to vertical Si Nanowires (NWs). Successfully used ballistic electron emission microscopy to study charge trapping in vertical Si NWs and to directly measure lateral variations of Schottky barrier height across \u201cend-on\u201d metal contacts to vertical Si NWs embedded in dielectrics. \n\u2022\tApplied nanometer-resolution ballistic electron emission microscopy technique to study the lateral variations of the effective work function at bi-layer metal/SiO2 interface. \n\u2022\tSuccessfully set up an internal photoemission measurement system, resulting in the first time combining both ballistic electron emission microscopy and internal photoemission to study band alignment at both metal/high-K oxide and high-K oxide/Si interfaces. \n\u2022\tUsed finite-element electrostatic simulation to model various semiconductor devices physics. \n\u2022\tMaintained and upgraded UHV systems; disassembled and assembled an STM. Graduate Teaching Assistant The Ohio State University September 2004  \u2013  June 2005  (10 months) \u2022\tInstructed college physics recitations and labs. Graduate Research Assistant Tsinghua University September 2000  \u2013  July 2003  (2 years 11 months) \u2022\tEmployed pulsed laser deposition (PLD) technique to fabricate nanostructured colossal magnetoresistance material on the surface of porous Al2O3, used SQUID Magnetometer and physical property measurement system (PPMS) to study its magnetic and electronic transport properties. Failure Analysis Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Failure Analysis Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Failure Analysis Engineer Intel 2012  \u2013  2014  (2 years) Failure Analysis Engineer Intel 2012  \u2013  2014  (2 years) Post Doctoral Fellow Oak Ridge National Laboratory June 2010  \u2013  June 2012  (2 years 1 month) \u2022\tAn expert at Lithium ion battery internal short circuit test. Developed a unique ORNL internal short circuit pinch test to evaluate safety of Lithium ion batteries. \n\u2022\tEmployed in-situ neutron diffraction technique to study structure changes of anode and cathode materials of commercial Lithium ion batteries during charging and discharging. \n\u2022\tEmployed thermal conductivity, thermal diffusivity and electrical transport properties measurement instruments to characterize thermal and/or electrical transport properties of thermoelectric materials and CVD diamond wafers. Post Doctoral Fellow Oak Ridge National Laboratory June 2010  \u2013  June 2012  (2 years 1 month) \u2022\tAn expert at Lithium ion battery internal short circuit test. Developed a unique ORNL internal short circuit pinch test to evaluate safety of Lithium ion batteries. \n\u2022\tEmployed in-situ neutron diffraction technique to study structure changes of anode and cathode materials of commercial Lithium ion batteries during charging and discharging. \n\u2022\tEmployed thermal conductivity, thermal diffusivity and electrical transport properties measurement instruments to characterize thermal and/or electrical transport properties of thermoelectric materials and CVD diamond wafers. Graduate Research Assistant The Ohio State University June 2005  \u2013  June 2010  (5 years 1 month) \u2022\tAn expert at ballistic electron emission microscopy (a variant of STM), which is used for investigating the sub-surface electronic properties of MOS and other semiconductor devices. \n\u2022\tDeveloped a procedure of making \u201cend-on\u201d metal contacts to vertical Si Nanowires (NWs). Successfully used ballistic electron emission microscopy to study charge trapping in vertical Si NWs and to directly measure lateral variations of Schottky barrier height across \u201cend-on\u201d metal contacts to vertical Si NWs embedded in dielectrics. \n\u2022\tApplied nanometer-resolution ballistic electron emission microscopy technique to study the lateral variations of the effective work function at bi-layer metal/SiO2 interface. \n\u2022\tSuccessfully set up an internal photoemission measurement system, resulting in the first time combining both ballistic electron emission microscopy and internal photoemission to study band alignment at both metal/high-K oxide and high-K oxide/Si interfaces. \n\u2022\tUsed finite-element electrostatic simulation to model various semiconductor devices physics. \n\u2022\tMaintained and upgraded UHV systems; disassembled and assembled an STM. Graduate Research Assistant The Ohio State University June 2005  \u2013  June 2010  (5 years 1 month) \u2022\tAn expert at ballistic electron emission microscopy (a variant of STM), which is used for investigating the sub-surface electronic properties of MOS and other semiconductor devices. \n\u2022\tDeveloped a procedure of making \u201cend-on\u201d metal contacts to vertical Si Nanowires (NWs). Successfully used ballistic electron emission microscopy to study charge trapping in vertical Si NWs and to directly measure lateral variations of Schottky barrier height across \u201cend-on\u201d metal contacts to vertical Si NWs embedded in dielectrics. \n\u2022\tApplied nanometer-resolution ballistic electron emission microscopy technique to study the lateral variations of the effective work function at bi-layer metal/SiO2 interface. \n\u2022\tSuccessfully set up an internal photoemission measurement system, resulting in the first time combining both ballistic electron emission microscopy and internal photoemission to study band alignment at both metal/high-K oxide and high-K oxide/Si interfaces. \n\u2022\tUsed finite-element electrostatic simulation to model various semiconductor devices physics. \n\u2022\tMaintained and upgraded UHV systems; disassembled and assembled an STM. Graduate Teaching Assistant The Ohio State University September 2004  \u2013  June 2005  (10 months) \u2022\tInstructed college physics recitations and labs. Graduate Teaching Assistant The Ohio State University September 2004  \u2013  June 2005  (10 months) \u2022\tInstructed college physics recitations and labs. Graduate Research Assistant Tsinghua University September 2000  \u2013  July 2003  (2 years 11 months) \u2022\tEmployed pulsed laser deposition (PLD) technique to fabricate nanostructured colossal magnetoresistance material on the surface of porous Al2O3, used SQUID Magnetometer and physical property measurement system (PPMS) to study its magnetic and electronic transport properties. Graduate Research Assistant Tsinghua University September 2000  \u2013  July 2003  (2 years 11 months) \u2022\tEmployed pulsed laser deposition (PLD) technique to fabricate nanostructured colossal magnetoresistance material on the surface of porous Al2O3, used SQUID Magnetometer and physical property measurement system (PPMS) to study its magnetic and electronic transport properties. Languages Chinese Chinese Chinese Skills AFM Thin Films Characterization Materials Science Sputtering Physics CVD Labview Design of Experiments PVD Ellipsometry Mathematica Simulations Microscopy Solid State Physics Skills  AFM Thin Films Characterization Materials Science Sputtering Physics CVD Labview Design of Experiments PVD Ellipsometry Mathematica Simulations Microscopy Solid State Physics AFM Thin Films Characterization Materials Science Sputtering Physics CVD Labview Design of Experiments PVD Ellipsometry Mathematica Simulations Microscopy Solid State Physics AFM Thin Films Characterization Materials Science Sputtering Physics CVD Labview Design of Experiments PVD Ellipsometry Mathematica Simulations Microscopy Solid State Physics Education The Ohio State University Ph. D.,  Physics 2003  \u2013 2010 Tsinghua University M. S.,  Physics 2000  \u2013 2003 Tsinghua University B. S.,  Physics 1996  \u2013 2000 The Ohio State University Ph. D.,  Physics 2003  \u2013 2010 The Ohio State University Ph. D.,  Physics 2003  \u2013 2010 The Ohio State University Ph. D.,  Physics 2003  \u2013 2010 Tsinghua University M. S.,  Physics 2000  \u2013 2003 Tsinghua University M. S.,  Physics 2000  \u2013 2003 Tsinghua University M. S.,  Physics 2000  \u2013 2003 Tsinghua University B. S.,  Physics 1996  \u2013 2000 Tsinghua University B. S.,  Physics 1996  \u2013 2000 Tsinghua University B. S.,  Physics 1996  \u2013 2000 ", "Skills ASIC Debugging Test Engineering Semiconductors IC Failure Analysis CMOS Product Engineering Embedded Systems Semiconductor Industry Design of Experiments Analog Manufacturing Microsoft Office Electronics Yield Silicon DFT SoC Mixed Signal See 5+ \u00a0 \u00a0 See less Skills  ASIC Debugging Test Engineering Semiconductors IC Failure Analysis CMOS Product Engineering Embedded Systems Semiconductor Industry Design of Experiments Analog Manufacturing Microsoft Office Electronics Yield Silicon DFT SoC Mixed Signal See 5+ \u00a0 \u00a0 See less ASIC Debugging Test Engineering Semiconductors IC Failure Analysis CMOS Product Engineering Embedded Systems Semiconductor Industry Design of Experiments Analog Manufacturing Microsoft Office Electronics Yield Silicon DFT SoC Mixed Signal See 5+ \u00a0 \u00a0 See less ASIC Debugging Test Engineering Semiconductors IC Failure Analysis CMOS Product Engineering Embedded Systems Semiconductor Industry Design of Experiments Analog Manufacturing Microsoft Office Electronics Yield Silicon DFT SoC Mixed Signal See 5+ \u00a0 \u00a0 See less ", "Experience Failure Analysis Engineer Intel Corporation March 2010  \u2013 Present (5 years 6 months) Problem solving; root cause finder Snr Process Engineer Intel March 2005  \u2013  March 2010  (5 years 1 month) Failure Analysis Engineer Intel Corporation March 2010  \u2013 Present (5 years 6 months) Problem solving; root cause finder Failure Analysis Engineer Intel Corporation March 2010  \u2013 Present (5 years 6 months) Problem solving; root cause finder Snr Process Engineer Intel March 2005  \u2013  March 2010  (5 years 1 month) Snr Process Engineer Intel March 2005  \u2013  March 2010  (5 years 1 month) Languages English Spanish English Spanish English Spanish Skills Semiconductors Design of Experiments SPC Failure Analysis Semiconductor Industry IC Thin Films JMP Process Engineering CMOS Silicon Engineering Management Skills  Semiconductors Design of Experiments SPC Failure Analysis Semiconductor Industry IC Thin Films JMP Process Engineering CMOS Silicon Engineering Management Semiconductors Design of Experiments SPC Failure Analysis Semiconductor Industry IC Thin Films JMP Process Engineering CMOS Silicon Engineering Management Semiconductors Design of Experiments SPC Failure Analysis Semiconductor Industry IC Thin Films JMP Process Engineering CMOS Silicon Engineering Management Education Universidad Interamericana de Costa Rica Bachelor Degree in Electronics,  Telecomunications emphasis 2002  \u2013 2008 Universidad Interamericana de Costa Rica Universidad Interamericana de Costa Rica Bachelor Degree in Electronics,  Telecomunications emphasis 2002  \u2013 2008 Universidad Interamericana de Costa Rica Bachelor Degree in Electronics,  Telecomunications emphasis 2002  \u2013 2008 Universidad Interamericana de Costa Rica Bachelor Degree in Electronics,  Telecomunications emphasis 2002  \u2013 2008 Universidad Interamericana de Costa Rica Universidad Interamericana de Costa Rica Universidad Interamericana de Costa Rica ", "Summary \u2022\tChemical engineer with experience in process engineering, failure analysis, and academic research \n\u2022\tProficient in thin film deposition, microscopy and nanocharaterization, statistical process control, and technical writing Summary \u2022\tChemical engineer with experience in process engineering, failure analysis, and academic research \n\u2022\tProficient in thin film deposition, microscopy and nanocharaterization, statistical process control, and technical writing \u2022\tChemical engineer with experience in process engineering, failure analysis, and academic research \n\u2022\tProficient in thin film deposition, microscopy and nanocharaterization, statistical process control, and technical writing \u2022\tChemical engineer with experience in process engineering, failure analysis, and academic research \n\u2022\tProficient in thin film deposition, microscopy and nanocharaterization, statistical process control, and technical writing Experience Failure Analysis Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Hillsboro, OR Interning Failure Analysis Engineer Intel Corporation July 2013  \u2013  March 2014  (9 months) Hillsboro \u2022\tPerformed board -level materials analysis using SEM, 3D x-ray tomography, and FTIR \n\u2022\tPrimary point-of-contact and owner for materials analysis of network cards, with additional support for mobile devices, wireless platforms, and wearables Interning Process Engineer Linde Gas June 2012  \u2013  December 2012  (7 months) Medford, Oregon Area \u2022\tManaged 10+ contractors as project lead for $500,000 scale-up of electronics-grade gas purification system \n\u2022\tDesigned and selected new materials, fixtures, and equipment to meet project quality, reliability, and cost requirements  \n\u2022\tConverted production orders to automated paperless system using Microsoft Access/VBA and WonderWare HMI Undergraduate Researcher Oregon State University February 2010  \u2013  June 2012  (2 years 5 months) Corvallis, Oregon Area \u2022\tLed 3-person research team in troubleshooting machine failures, coordinating machine repairs, and developing recipes for carbon nanotube growth \n\u2022\tDeveloped standard operating procedure for synthesizing carbon nanotubes via plasma enhanced chemical vapor deposition \n\u2022\tUsed scanning electron microscopy and energy-dispersive x-ray spectroscopy to characterize sample morphology and composition before and after carbon nanotube growth Interning Process Engineer Siltronic AG March 2011  \u2013  September 2011  (7 months) Portland, Oregon Area \u2022\tTested and implemented automated recipe system that reduced operator error and improved parameter selection during the wafer polishing process \n\u2022\tAnalyzed silicon wafer defect patterns and identified root causes using laser light scattering and SEM/EDS \n\u2022\tEstablished and monitored SPC for new polishing chemicals, and designed automated on-line concentration analyzer Intern National Nanotechnology Infrastructure Network Research Experience for Undergraduates Program June 2010  \u2013  August 2010  (3 months) Greater Seattle Area \u2022\tUsed AFM and real-time binding experiments to identify optimal surface conditions for increased biosensor sensitivity \n\u2022\tPrepared chemical standards and dilutions, performed bioassays, and conducted protein functionalization Intern Portland State University Research Experience for Undergraduates Program June 2010  \u2013  August 2010  (3 months) Portland, Oregon Area \u2022\tUsed magnetron sputtering, chemical vapor deposition and plasma enhanced chemical vapor deposition reactors to fabricate nanomodified microbial fuel cells for increased current density output \n\u2022\tCharacterized nanomodified fuel cell anodes using scanning electron microscopy Failure Analysis Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Hillsboro, OR Failure Analysis Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Hillsboro, OR Interning Failure Analysis Engineer Intel Corporation July 2013  \u2013  March 2014  (9 months) Hillsboro \u2022\tPerformed board -level materials analysis using SEM, 3D x-ray tomography, and FTIR \n\u2022\tPrimary point-of-contact and owner for materials analysis of network cards, with additional support for mobile devices, wireless platforms, and wearables Interning Failure Analysis Engineer Intel Corporation July 2013  \u2013  March 2014  (9 months) Hillsboro \u2022\tPerformed board -level materials analysis using SEM, 3D x-ray tomography, and FTIR \n\u2022\tPrimary point-of-contact and owner for materials analysis of network cards, with additional support for mobile devices, wireless platforms, and wearables Interning Process Engineer Linde Gas June 2012  \u2013  December 2012  (7 months) Medford, Oregon Area \u2022\tManaged 10+ contractors as project lead for $500,000 scale-up of electronics-grade gas purification system \n\u2022\tDesigned and selected new materials, fixtures, and equipment to meet project quality, reliability, and cost requirements  \n\u2022\tConverted production orders to automated paperless system using Microsoft Access/VBA and WonderWare HMI Interning Process Engineer Linde Gas June 2012  \u2013  December 2012  (7 months) Medford, Oregon Area \u2022\tManaged 10+ contractors as project lead for $500,000 scale-up of electronics-grade gas purification system \n\u2022\tDesigned and selected new materials, fixtures, and equipment to meet project quality, reliability, and cost requirements  \n\u2022\tConverted production orders to automated paperless system using Microsoft Access/VBA and WonderWare HMI Undergraduate Researcher Oregon State University February 2010  \u2013  June 2012  (2 years 5 months) Corvallis, Oregon Area \u2022\tLed 3-person research team in troubleshooting machine failures, coordinating machine repairs, and developing recipes for carbon nanotube growth \n\u2022\tDeveloped standard operating procedure for synthesizing carbon nanotubes via plasma enhanced chemical vapor deposition \n\u2022\tUsed scanning electron microscopy and energy-dispersive x-ray spectroscopy to characterize sample morphology and composition before and after carbon nanotube growth Undergraduate Researcher Oregon State University February 2010  \u2013  June 2012  (2 years 5 months) Corvallis, Oregon Area \u2022\tLed 3-person research team in troubleshooting machine failures, coordinating machine repairs, and developing recipes for carbon nanotube growth \n\u2022\tDeveloped standard operating procedure for synthesizing carbon nanotubes via plasma enhanced chemical vapor deposition \n\u2022\tUsed scanning electron microscopy and energy-dispersive x-ray spectroscopy to characterize sample morphology and composition before and after carbon nanotube growth Interning Process Engineer Siltronic AG March 2011  \u2013  September 2011  (7 months) Portland, Oregon Area \u2022\tTested and implemented automated recipe system that reduced operator error and improved parameter selection during the wafer polishing process \n\u2022\tAnalyzed silicon wafer defect patterns and identified root causes using laser light scattering and SEM/EDS \n\u2022\tEstablished and monitored SPC for new polishing chemicals, and designed automated on-line concentration analyzer Interning Process Engineer Siltronic AG March 2011  \u2013  September 2011  (7 months) Portland, Oregon Area \u2022\tTested and implemented automated recipe system that reduced operator error and improved parameter selection during the wafer polishing process \n\u2022\tAnalyzed silicon wafer defect patterns and identified root causes using laser light scattering and SEM/EDS \n\u2022\tEstablished and monitored SPC for new polishing chemicals, and designed automated on-line concentration analyzer Intern National Nanotechnology Infrastructure Network Research Experience for Undergraduates Program June 2010  \u2013  August 2010  (3 months) Greater Seattle Area \u2022\tUsed AFM and real-time binding experiments to identify optimal surface conditions for increased biosensor sensitivity \n\u2022\tPrepared chemical standards and dilutions, performed bioassays, and conducted protein functionalization Intern National Nanotechnology Infrastructure Network Research Experience for Undergraduates Program June 2010  \u2013  August 2010  (3 months) Greater Seattle Area \u2022\tUsed AFM and real-time binding experiments to identify optimal surface conditions for increased biosensor sensitivity \n\u2022\tPrepared chemical standards and dilutions, performed bioassays, and conducted protein functionalization Intern Portland State University Research Experience for Undergraduates Program June 2010  \u2013  August 2010  (3 months) Portland, Oregon Area \u2022\tUsed magnetron sputtering, chemical vapor deposition and plasma enhanced chemical vapor deposition reactors to fabricate nanomodified microbial fuel cells for increased current density output \n\u2022\tCharacterized nanomodified fuel cell anodes using scanning electron microscopy Intern Portland State University Research Experience for Undergraduates Program June 2010  \u2013  August 2010  (3 months) Portland, Oregon Area \u2022\tUsed magnetron sputtering, chemical vapor deposition and plasma enhanced chemical vapor deposition reactors to fabricate nanomodified microbial fuel cells for increased current density output \n\u2022\tCharacterized nanomodified fuel cell anodes using scanning electron microscopy Skills Scanning Electron... Nanofabrication Matlab Thin Films Atlas Nanotechnology AFM Magnetron sputter... Chemical vapor... Atomic Force Microscopy Technical Writing Aspen HYSYS AutoCAD Ad-hoc querying VBA HTML CSS Microsoft Access SPC FMEA Fourier transform... Semiconductor Failure... 3D X-Ray Tomography 2D X-Ray FTIR See 10+ \u00a0 \u00a0 See less Skills  Scanning Electron... Nanofabrication Matlab Thin Films Atlas Nanotechnology AFM Magnetron sputter... Chemical vapor... Atomic Force Microscopy Technical Writing Aspen HYSYS AutoCAD Ad-hoc querying VBA HTML CSS Microsoft Access SPC FMEA Fourier transform... Semiconductor Failure... 3D X-Ray Tomography 2D X-Ray FTIR See 10+ \u00a0 \u00a0 See less Scanning Electron... Nanofabrication Matlab Thin Films Atlas Nanotechnology AFM Magnetron sputter... Chemical vapor... Atomic Force Microscopy Technical Writing Aspen HYSYS AutoCAD Ad-hoc querying VBA HTML CSS Microsoft Access SPC FMEA Fourier transform... Semiconductor Failure... 3D X-Ray Tomography 2D X-Ray FTIR See 10+ \u00a0 \u00a0 See less Scanning Electron... Nanofabrication Matlab Thin Films Atlas Nanotechnology AFM Magnetron sputter... Chemical vapor... Atomic Force Microscopy Technical Writing Aspen HYSYS AutoCAD Ad-hoc querying VBA HTML CSS Microsoft Access SPC FMEA Fourier transform... Semiconductor Failure... 3D X-Ray Tomography 2D X-Ray FTIR See 10+ \u00a0 \u00a0 See less Education Oregon State University Bachelor's of Science,  Chemical Engineering 2008  \u2013 2013 Graduated summa cum laude in Chemical Engineering with an emphasis in microelectronics and materials science. Activities and Societies:\u00a0 Tau Beta Pi Honors Society ,  Cultural Ambassador Conversant Program ,  Women In Engineering Mentorship ,  Residence Hall Council ,  InterVarsity Christian Fellowship Oregon State University Bachelor's of Science,  Chemical Engineering 2008  \u2013 2013 Graduated summa cum laude in Chemical Engineering with an emphasis in microelectronics and materials science. Activities and Societies:\u00a0 Tau Beta Pi Honors Society ,  Cultural Ambassador Conversant Program ,  Women In Engineering Mentorship ,  Residence Hall Council ,  InterVarsity Christian Fellowship Oregon State University Bachelor's of Science,  Chemical Engineering 2008  \u2013 2013 Graduated summa cum laude in Chemical Engineering with an emphasis in microelectronics and materials science. Activities and Societies:\u00a0 Tau Beta Pi Honors Society ,  Cultural Ambassador Conversant Program ,  Women In Engineering Mentorship ,  Residence Hall Council ,  InterVarsity Christian Fellowship Oregon State University Bachelor's of Science,  Chemical Engineering 2008  \u2013 2013 Graduated summa cum laude in Chemical Engineering with an emphasis in microelectronics and materials science. Activities and Societies:\u00a0 Tau Beta Pi Honors Society ,  Cultural Ambassador Conversant Program ,  Women In Engineering Mentorship ,  Residence Hall Council ,  InterVarsity Christian Fellowship Honors & Awards Additional Honors & Awards Oregon State Presidential Scholar; Janet RIchens Weisner Women in Science Scholar; Tau Beta Pi Honors Society; Semiconductor Research Corporation Scholar; CRC Press Award for Best Freshman Chemistry Student; National Council of Teachers of English Writing Award Additional Honors & Awards Oregon State Presidential Scholar; Janet RIchens Weisner Women in Science Scholar; Tau Beta Pi Honors Society; Semiconductor Research Corporation Scholar; CRC Press Award for Best Freshman Chemistry Student; National Council of Teachers of English Writing Award Additional Honors & Awards Oregon State Presidential Scholar; Janet RIchens Weisner Women in Science Scholar; Tau Beta Pi Honors Society; Semiconductor Research Corporation Scholar; CRC Press Award for Best Freshman Chemistry Student; National Council of Teachers of English Writing Award Additional Honors & Awards Oregon State Presidential Scholar; Janet RIchens Weisner Women in Science Scholar; Tau Beta Pi Honors Society; Semiconductor Research Corporation Scholar; CRC Press Award for Best Freshman Chemistry Student; National Council of Teachers of English Writing Award ", "Experience Failure Analysis Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Folsom, CA I investigated failures on the 320 series and S3700 series SSDs. This involves diagnosing cross functional failure modes with subtle interactions between the NAND, the Electical components and the Firmware. Firmware Engineer Intel Corporation September 2008  \u2013  November 2010  (2 years 3 months) Folsom, CA I maintained the firmware for the original X25 series Solid State Drives. \n \nI also developed internal tools for testing drives and debugging failures. Programmer Creative Media April 2006  \u2013  September 2008  (2 years 6 months) Davis, CA I wrote various internally used web apps for ASUCD. PHP with an Oracle database backend. I'm most proud of a online timecard system for logging how long employees worked. I hear that it's still used by the team. Failure Analysis Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Folsom, CA I investigated failures on the 320 series and S3700 series SSDs. This involves diagnosing cross functional failure modes with subtle interactions between the NAND, the Electical components and the Firmware. Failure Analysis Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Folsom, CA I investigated failures on the 320 series and S3700 series SSDs. This involves diagnosing cross functional failure modes with subtle interactions between the NAND, the Electical components and the Firmware. Firmware Engineer Intel Corporation September 2008  \u2013  November 2010  (2 years 3 months) Folsom, CA I maintained the firmware for the original X25 series Solid State Drives. \n \nI also developed internal tools for testing drives and debugging failures. Firmware Engineer Intel Corporation September 2008  \u2013  November 2010  (2 years 3 months) Folsom, CA I maintained the firmware for the original X25 series Solid State Drives. \n \nI also developed internal tools for testing drives and debugging failures. Programmer Creative Media April 2006  \u2013  September 2008  (2 years 6 months) Davis, CA I wrote various internally used web apps for ASUCD. PHP with an Oracle database backend. I'm most proud of a online timecard system for logging how long employees worked. I hear that it's still used by the team. Programmer Creative Media April 2006  \u2013  September 2008  (2 years 6 months) Davis, CA I wrote various internally used web apps for ASUCD. PHP with an Oracle database backend. I'm most proud of a online timecard system for logging how long employees worked. I hear that it's still used by the team. Skills C C++ Python Git Mercurial Failure Analysis Firmware ARM Debugging SSD Embedded Systems Skills  C C++ Python Git Mercurial Failure Analysis Firmware ARM Debugging SSD Embedded Systems C C++ Python Git Mercurial Failure Analysis Firmware ARM Debugging SSD Embedded Systems C C++ Python Git Mercurial Failure Analysis Firmware ARM Debugging SSD Embedded Systems Education University of California, Davis BS,  Computer Science and Engineering 2004  \u2013 2008 University of California, Davis BS,  Computer Science and Engineering 2004  \u2013 2008 University of California, Davis BS,  Computer Science and Engineering 2004  \u2013 2008 University of California, Davis BS,  Computer Science and Engineering 2004  \u2013 2008 ", "Summary \u2022\tDeveloped microstructure and mechanical property database of various alpha/beta-titanium alloys \n\u2022\tDeveloped Bayesian neural network models to study microstructure and property interrelationship in alpha/beta Ti alloys \n\u2022\tInvestigated deformation and fracture mechanisms in alpha/beta Ti alloys using Electron Back Scattered Diffraction (EBSD), Focused Ion Beam, and Transmission Electron Microscope (TEM) \n\u2022\tDeveloped methodologies to characterize 3D microstructure of alpha/beta-Ti alloys across length scales using dual beam Focused Ion Beam (DB FIB-SEM) and Robo.Met3D TM \n\u2022\tDeveloped 3D microstructural models of Titanium alloys using Avizo.3D and MATLAB visualization framework \n \n\u2022\tDeveloped and implemented process routes for Friction Stir Welding  \n\u2022\tAnalyzed friction stir butt and lap welded aluminum alloys in terms of microstructure, weld defects and mechanical properties and optimized process parameters \n\u2022\tAchieved refined microstructures and superior tensile properties for 316L-SS and Ti-6Al-4V through Laser Engineered Net Shaping (LENS) \n\u2022\tAchieved superior wear properties of various titanium alloys Ti-6Al-4V, Ti-6Al-4V/(5%-10%) TiC and Ti-6Al-4V/5%TiB2 through Laser Glazing \n\u2022\tStudied the microstructural evolution of High Strength-High Conductivity Cu-Mg-Sn-B precipitation hardenable alloy as replacement for Cu-Be alloy using optical microscopy, scanning electron microscopy (SEM) and x-ray diffraction (XRD) Specialties:Materials Characterization,Transmission Electron Microscopy (TEM), Scanning Electron Microscopy (SEM), Electron Back Scattered Diffraction (EBSD), Dual Beam Focussed Ion Beam (DB-FIB), X-Ray Diffraction (XRD), Materials Modeling, Materials Testing, Titanium Alloys, Laser Engineered Net Shaping (LENS), Laser Cladding, Laser Glazing, Friction Stir Welding Summary \u2022\tDeveloped microstructure and mechanical property database of various alpha/beta-titanium alloys \n\u2022\tDeveloped Bayesian neural network models to study microstructure and property interrelationship in alpha/beta Ti alloys \n\u2022\tInvestigated deformation and fracture mechanisms in alpha/beta Ti alloys using Electron Back Scattered Diffraction (EBSD), Focused Ion Beam, and Transmission Electron Microscope (TEM) \n\u2022\tDeveloped methodologies to characterize 3D microstructure of alpha/beta-Ti alloys across length scales using dual beam Focused Ion Beam (DB FIB-SEM) and Robo.Met3D TM \n\u2022\tDeveloped 3D microstructural models of Titanium alloys using Avizo.3D and MATLAB visualization framework \n \n\u2022\tDeveloped and implemented process routes for Friction Stir Welding  \n\u2022\tAnalyzed friction stir butt and lap welded aluminum alloys in terms of microstructure, weld defects and mechanical properties and optimized process parameters \n\u2022\tAchieved refined microstructures and superior tensile properties for 316L-SS and Ti-6Al-4V through Laser Engineered Net Shaping (LENS) \n\u2022\tAchieved superior wear properties of various titanium alloys Ti-6Al-4V, Ti-6Al-4V/(5%-10%) TiC and Ti-6Al-4V/5%TiB2 through Laser Glazing \n\u2022\tStudied the microstructural evolution of High Strength-High Conductivity Cu-Mg-Sn-B precipitation hardenable alloy as replacement for Cu-Be alloy using optical microscopy, scanning electron microscopy (SEM) and x-ray diffraction (XRD) Specialties:Materials Characterization,Transmission Electron Microscopy (TEM), Scanning Electron Microscopy (SEM), Electron Back Scattered Diffraction (EBSD), Dual Beam Focussed Ion Beam (DB-FIB), X-Ray Diffraction (XRD), Materials Modeling, Materials Testing, Titanium Alloys, Laser Engineered Net Shaping (LENS), Laser Cladding, Laser Glazing, Friction Stir Welding \u2022\tDeveloped microstructure and mechanical property database of various alpha/beta-titanium alloys \n\u2022\tDeveloped Bayesian neural network models to study microstructure and property interrelationship in alpha/beta Ti alloys \n\u2022\tInvestigated deformation and fracture mechanisms in alpha/beta Ti alloys using Electron Back Scattered Diffraction (EBSD), Focused Ion Beam, and Transmission Electron Microscope (TEM) \n\u2022\tDeveloped methodologies to characterize 3D microstructure of alpha/beta-Ti alloys across length scales using dual beam Focused Ion Beam (DB FIB-SEM) and Robo.Met3D TM \n\u2022\tDeveloped 3D microstructural models of Titanium alloys using Avizo.3D and MATLAB visualization framework \n \n\u2022\tDeveloped and implemented process routes for Friction Stir Welding  \n\u2022\tAnalyzed friction stir butt and lap welded aluminum alloys in terms of microstructure, weld defects and mechanical properties and optimized process parameters \n\u2022\tAchieved refined microstructures and superior tensile properties for 316L-SS and Ti-6Al-4V through Laser Engineered Net Shaping (LENS) \n\u2022\tAchieved superior wear properties of various titanium alloys Ti-6Al-4V, Ti-6Al-4V/(5%-10%) TiC and Ti-6Al-4V/5%TiB2 through Laser Glazing \n\u2022\tStudied the microstructural evolution of High Strength-High Conductivity Cu-Mg-Sn-B precipitation hardenable alloy as replacement for Cu-Be alloy using optical microscopy, scanning electron microscopy (SEM) and x-ray diffraction (XRD) Specialties:Materials Characterization,Transmission Electron Microscopy (TEM), Scanning Electron Microscopy (SEM), Electron Back Scattered Diffraction (EBSD), Dual Beam Focussed Ion Beam (DB-FIB), X-Ray Diffraction (XRD), Materials Modeling, Materials Testing, Titanium Alloys, Laser Engineered Net Shaping (LENS), Laser Cladding, Laser Glazing, Friction Stir Welding \u2022\tDeveloped microstructure and mechanical property database of various alpha/beta-titanium alloys \n\u2022\tDeveloped Bayesian neural network models to study microstructure and property interrelationship in alpha/beta Ti alloys \n\u2022\tInvestigated deformation and fracture mechanisms in alpha/beta Ti alloys using Electron Back Scattered Diffraction (EBSD), Focused Ion Beam, and Transmission Electron Microscope (TEM) \n\u2022\tDeveloped methodologies to characterize 3D microstructure of alpha/beta-Ti alloys across length scales using dual beam Focused Ion Beam (DB FIB-SEM) and Robo.Met3D TM \n\u2022\tDeveloped 3D microstructural models of Titanium alloys using Avizo.3D and MATLAB visualization framework \n \n\u2022\tDeveloped and implemented process routes for Friction Stir Welding  \n\u2022\tAnalyzed friction stir butt and lap welded aluminum alloys in terms of microstructure, weld defects and mechanical properties and optimized process parameters \n\u2022\tAchieved refined microstructures and superior tensile properties for 316L-SS and Ti-6Al-4V through Laser Engineered Net Shaping (LENS) \n\u2022\tAchieved superior wear properties of various titanium alloys Ti-6Al-4V, Ti-6Al-4V/(5%-10%) TiC and Ti-6Al-4V/5%TiB2 through Laser Glazing \n\u2022\tStudied the microstructural evolution of High Strength-High Conductivity Cu-Mg-Sn-B precipitation hardenable alloy as replacement for Cu-Be alloy using optical microscopy, scanning electron microscopy (SEM) and x-ray diffraction (XRD) Specialties:Materials Characterization,Transmission Electron Microscopy (TEM), Scanning Electron Microscopy (SEM), Electron Back Scattered Diffraction (EBSD), Dual Beam Focussed Ion Beam (DB-FIB), X-Ray Diffraction (XRD), Materials Modeling, Materials Testing, Titanium Alloys, Laser Engineered Net Shaping (LENS), Laser Cladding, Laser Glazing, Friction Stir Welding Experience Failure Analysis Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Post Doctoral Researcher The Ohio State University July 2010  \u2013  February 2011  (8 months) Columbus, Ohio Area Graduate Research Associate The Ohio State University January 2005  \u2013  June 2010  (5 years 6 months) \u2022\tDeveloped microstructure and mechanical property database of various alpha/beta-titanium alloys \n\u2022\tDeveloped Bayesian neural network models to study microstructure and property interrelationship in alpha/beta Ti alloys \n\u2022\tInvestigated deformation and fracture mechanisms in alpha/beta Ti alloys using Electron Back Scattered Diffraction (EBSD), Focused Ion Beam, and Transmission Electron Microscope (TEM) \n\u2022\tDeveloped methodologies to characterize 3D microstructure of alpha/beta-Ti alloys across length scales using dual beam Focused Ion Beam (DB FIB-SEM) and Robo.Met3D TM \n\u2022\tDeveloped 3D microstructural models of Titanium alloys using Avizo.3D and MATLAB visualization framework Graduate Student Fellowship Pacific Northwest National Laboratory May 2004  \u2013  October 2004  (6 months) \u2022\tExplored functionally graded materials deposition using Laser Engineered Net Shaping (LENS) \n\u2022\tInvestigated the feasibility of the friction stir surface modification to manipulate the thermo-physical properties of Thermal Barrier Coatings (TBC) \n\u2022\tStudied the feasibility of the friction stir welding of Oxide Dispersion Strengthened Alloy MA-957 Failure Analysis Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Failure Analysis Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Post Doctoral Researcher The Ohio State University July 2010  \u2013  February 2011  (8 months) Columbus, Ohio Area Post Doctoral Researcher The Ohio State University July 2010  \u2013  February 2011  (8 months) Columbus, Ohio Area Graduate Research Associate The Ohio State University January 2005  \u2013  June 2010  (5 years 6 months) \u2022\tDeveloped microstructure and mechanical property database of various alpha/beta-titanium alloys \n\u2022\tDeveloped Bayesian neural network models to study microstructure and property interrelationship in alpha/beta Ti alloys \n\u2022\tInvestigated deformation and fracture mechanisms in alpha/beta Ti alloys using Electron Back Scattered Diffraction (EBSD), Focused Ion Beam, and Transmission Electron Microscope (TEM) \n\u2022\tDeveloped methodologies to characterize 3D microstructure of alpha/beta-Ti alloys across length scales using dual beam Focused Ion Beam (DB FIB-SEM) and Robo.Met3D TM \n\u2022\tDeveloped 3D microstructural models of Titanium alloys using Avizo.3D and MATLAB visualization framework Graduate Research Associate The Ohio State University January 2005  \u2013  June 2010  (5 years 6 months) \u2022\tDeveloped microstructure and mechanical property database of various alpha/beta-titanium alloys \n\u2022\tDeveloped Bayesian neural network models to study microstructure and property interrelationship in alpha/beta Ti alloys \n\u2022\tInvestigated deformation and fracture mechanisms in alpha/beta Ti alloys using Electron Back Scattered Diffraction (EBSD), Focused Ion Beam, and Transmission Electron Microscope (TEM) \n\u2022\tDeveloped methodologies to characterize 3D microstructure of alpha/beta-Ti alloys across length scales using dual beam Focused Ion Beam (DB FIB-SEM) and Robo.Met3D TM \n\u2022\tDeveloped 3D microstructural models of Titanium alloys using Avizo.3D and MATLAB visualization framework Graduate Student Fellowship Pacific Northwest National Laboratory May 2004  \u2013  October 2004  (6 months) \u2022\tExplored functionally graded materials deposition using Laser Engineered Net Shaping (LENS) \n\u2022\tInvestigated the feasibility of the friction stir surface modification to manipulate the thermo-physical properties of Thermal Barrier Coatings (TBC) \n\u2022\tStudied the feasibility of the friction stir welding of Oxide Dispersion Strengthened Alloy MA-957 Graduate Student Fellowship Pacific Northwest National Laboratory May 2004  \u2013  October 2004  (6 months) \u2022\tExplored functionally graded materials deposition using Laser Engineered Net Shaping (LENS) \n\u2022\tInvestigated the feasibility of the friction stir surface modification to manipulate the thermo-physical properties of Thermal Barrier Coatings (TBC) \n\u2022\tStudied the feasibility of the friction stir welding of Oxide Dispersion Strengthened Alloy MA-957 Languages Telugu Hindi English Telugu Hindi English Telugu Hindi English Skills Scanning Electron... Powder X-ray Diffraction Characterization TEM Optical Microscopy FIB Materials Alloys Matlab Coatings Modeling Engineering STEM Skills  Scanning Electron... Powder X-ray Diffraction Characterization TEM Optical Microscopy FIB Materials Alloys Matlab Coatings Modeling Engineering STEM Scanning Electron... Powder X-ray Diffraction Characterization TEM Optical Microscopy FIB Materials Alloys Matlab Coatings Modeling Engineering STEM Scanning Electron... Powder X-ray Diffraction Characterization TEM Optical Microscopy FIB Materials Alloys Matlab Coatings Modeling Engineering STEM Education The Ohio State University PhD,  Materials Science and Engineering 2005  \u2013 2010 Dissertation titled \" Application of Bayesian Neural Network Modeling to Characterize the Interrelationship between Microstructure and Mechanical Property in \u03b1+\u03b2 -Titanium Alloys\" Activities and Societies:\u00a0 The Minerals ,  Metals & Materials Society ,  ASM International ,  Association for Iron and Steel Technology (AIST) ,  The American Ceramic Society (ACerS) South Dakota School of Mines and Technology MS,  Materials Science and Engineering MS Thesis titled \" Characterization of High Strength - High Conductivity Cu-Mg-Sn-B Casting Alloy\", 2003. \n \nIvanhoe Excellence Fellowship for academic excellence for year 2002-2003 \n \nFundamentals of Engineering Examination, E-9197, South Dakota, 2002 Activities and Societies:\u00a0 The Minerals ,  Metals & Materials Society ,  ASM International ,  Association for Iron and Steel Technology (AIST) ,  The American Ceramic Society (ACerS) Jawaharlal Nehru Technological University B.Tech,  Metallurgical Engineering The Ohio State University PhD,  Materials Science and Engineering 2005  \u2013 2010 Dissertation titled \" Application of Bayesian Neural Network Modeling to Characterize the Interrelationship between Microstructure and Mechanical Property in \u03b1+\u03b2 -Titanium Alloys\" Activities and Societies:\u00a0 The Minerals ,  Metals & Materials Society ,  ASM International ,  Association for Iron and Steel Technology (AIST) ,  The American Ceramic Society (ACerS) The Ohio State University PhD,  Materials Science and Engineering 2005  \u2013 2010 Dissertation titled \" Application of Bayesian Neural Network Modeling to Characterize the Interrelationship between Microstructure and Mechanical Property in \u03b1+\u03b2 -Titanium Alloys\" Activities and Societies:\u00a0 The Minerals ,  Metals & Materials Society ,  ASM International ,  Association for Iron and Steel Technology (AIST) ,  The American Ceramic Society (ACerS) The Ohio State University PhD,  Materials Science and Engineering 2005  \u2013 2010 Dissertation titled \" Application of Bayesian Neural Network Modeling to Characterize the Interrelationship between Microstructure and Mechanical Property in \u03b1+\u03b2 -Titanium Alloys\" Activities and Societies:\u00a0 The Minerals ,  Metals & Materials Society ,  ASM International ,  Association for Iron and Steel Technology (AIST) ,  The American Ceramic Society (ACerS) South Dakota School of Mines and Technology MS,  Materials Science and Engineering MS Thesis titled \" Characterization of High Strength - High Conductivity Cu-Mg-Sn-B Casting Alloy\", 2003. \n \nIvanhoe Excellence Fellowship for academic excellence for year 2002-2003 \n \nFundamentals of Engineering Examination, E-9197, South Dakota, 2002 Activities and Societies:\u00a0 The Minerals ,  Metals & Materials Society ,  ASM International ,  Association for Iron and Steel Technology (AIST) ,  The American Ceramic Society (ACerS) South Dakota School of Mines and Technology MS,  Materials Science and Engineering MS Thesis titled \" Characterization of High Strength - High Conductivity Cu-Mg-Sn-B Casting Alloy\", 2003. \n \nIvanhoe Excellence Fellowship for academic excellence for year 2002-2003 \n \nFundamentals of Engineering Examination, E-9197, South Dakota, 2002 Activities and Societies:\u00a0 The Minerals ,  Metals & Materials Society ,  ASM International ,  Association for Iron and Steel Technology (AIST) ,  The American Ceramic Society (ACerS) South Dakota School of Mines and Technology MS,  Materials Science and Engineering MS Thesis titled \" Characterization of High Strength - High Conductivity Cu-Mg-Sn-B Casting Alloy\", 2003. \n \nIvanhoe Excellence Fellowship for academic excellence for year 2002-2003 \n \nFundamentals of Engineering Examination, E-9197, South Dakota, 2002 Activities and Societies:\u00a0 The Minerals ,  Metals & Materials Society ,  ASM International ,  Association for Iron and Steel Technology (AIST) ,  The American Ceramic Society (ACerS) Jawaharlal Nehru Technological University B.Tech,  Metallurgical Engineering Jawaharlal Nehru Technological University B.Tech,  Metallurgical Engineering Jawaharlal Nehru Technological University B.Tech,  Metallurgical Engineering ", "Experience Failure analysis engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Penang, Malaysia Power Delivery Engineer Undergraduate intern Intel Corporation February 2013  \u2013  May 2013  (4 months) Penang, Malaysia Failure analysis engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Penang, Malaysia Failure analysis engineer Intel Corporation May 2013  \u2013 Present (2 years 4 months) Penang, Malaysia Power Delivery Engineer Undergraduate intern Intel Corporation February 2013  \u2013  May 2013  (4 months) Penang, Malaysia Power Delivery Engineer Undergraduate intern Intel Corporation February 2013  \u2013  May 2013  (4 months) Penang, Malaysia Education Multimedia University Bachelor's degree,  Electrical , Electronics and Communications Engineering 2010  \u2013 2013 Multimedia University Bachelor's degree,  Electrical , Electronics and Communications Engineering 2010  \u2013 2013 Multimedia University Bachelor's degree,  Electrical , Electronics and Communications Engineering 2010  \u2013 2013 Multimedia University Bachelor's degree,  Electrical , Electronics and Communications Engineering 2010  \u2013 2013 ", "Summary Highly motivated PhD - Senior Materials Engineer with solid interdisciplinary background in materials characterization, materials processing, electron microscopy, and analysis of engineering materials. Proficient in conducting lab work to identify quality/reliability failure mechanisms as well as root causes - recommending improvement and solution path along with tools and techniques development to meet business needs. \nEquipped with an excellent work ethic and a strong sense of responsibility. Outstanding analytic skills, good judgment, and decision making ability. Self-motivated team player who makes significant contributions to the team as well as being a leader of individuals.  \nExperience in promoting confidence and maintaining long-term relationships while successfully interfacing with people of diverse backgrounds. Emphasis on professionalism, analytical skills, flexibility, and consistency in all phases of decision-making. Excellent organizational skills are accustomed to working in fast-paced environments while maintaining a clear focus on achieving bottom-line results.  \n \n Summary Highly motivated PhD - Senior Materials Engineer with solid interdisciplinary background in materials characterization, materials processing, electron microscopy, and analysis of engineering materials. Proficient in conducting lab work to identify quality/reliability failure mechanisms as well as root causes - recommending improvement and solution path along with tools and techniques development to meet business needs. \nEquipped with an excellent work ethic and a strong sense of responsibility. Outstanding analytic skills, good judgment, and decision making ability. Self-motivated team player who makes significant contributions to the team as well as being a leader of individuals.  \nExperience in promoting confidence and maintaining long-term relationships while successfully interfacing with people of diverse backgrounds. Emphasis on professionalism, analytical skills, flexibility, and consistency in all phases of decision-making. Excellent organizational skills are accustomed to working in fast-paced environments while maintaining a clear focus on achieving bottom-line results.  \n \n Highly motivated PhD - Senior Materials Engineer with solid interdisciplinary background in materials characterization, materials processing, electron microscopy, and analysis of engineering materials. Proficient in conducting lab work to identify quality/reliability failure mechanisms as well as root causes - recommending improvement and solution path along with tools and techniques development to meet business needs. \nEquipped with an excellent work ethic and a strong sense of responsibility. Outstanding analytic skills, good judgment, and decision making ability. Self-motivated team player who makes significant contributions to the team as well as being a leader of individuals.  \nExperience in promoting confidence and maintaining long-term relationships while successfully interfacing with people of diverse backgrounds. Emphasis on professionalism, analytical skills, flexibility, and consistency in all phases of decision-making. Excellent organizational skills are accustomed to working in fast-paced environments while maintaining a clear focus on achieving bottom-line results.  \n \n Highly motivated PhD - Senior Materials Engineer with solid interdisciplinary background in materials characterization, materials processing, electron microscopy, and analysis of engineering materials. Proficient in conducting lab work to identify quality/reliability failure mechanisms as well as root causes - recommending improvement and solution path along with tools and techniques development to meet business needs. \nEquipped with an excellent work ethic and a strong sense of responsibility. Outstanding analytic skills, good judgment, and decision making ability. Self-motivated team player who makes significant contributions to the team as well as being a leader of individuals.  \nExperience in promoting confidence and maintaining long-term relationships while successfully interfacing with people of diverse backgrounds. Emphasis on professionalism, analytical skills, flexibility, and consistency in all phases of decision-making. Excellent organizational skills are accustomed to working in fast-paced environments while maintaining a clear focus on achieving bottom-line results.  \n \n Experience Senior Failure Analysis Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Chandler, AZ \u2022 Hands on experience on non-destructive techniques, such as: optical imaging, x-ray imaging, and  \nCSAM/TSAM and fault isolation.  \n\u2022 Advanced sample preparation techniques including; x-sectional polishing, planar polishing,  \ndimpling, ion milling, micro-abrasion, reactive ion and chemical etching. Imaging techniques: SEM  \nand IRLC \n\u2022 Coordinate and work seamlessly with design, integration, process, quality and reliability engineers  \nin a team environment by providing a solution path and corrective action plan to improve product  \nyield. \n\u2022 Work closely with customers via effective communication and detailed quality reports.  \n\u2022 Own proliferation tools and techniques along with efficient technology transfer to sites.  \n\u2022 Develop chemical etching recipes for mold decap, coreless POP, and wire packages.  \n\u2022 Lead FA engineer for 22 and 14 nm coreless POP technologies.  \n\u2022 Tool ownership duties include: user training, monthly PM, troubleshooting, and recipe  \ndevelopments. Process Engineer-Fab32 - Wet Etch Intel Corporation 2012  \u2013  2013  (1 year) Chandler, AZ \u2022 Responsibilities included: tool operations, engineering weekly PM, Engineering QC, recipes,  \nsoftware parameter settings, as well as SPC# chart review for monitor disposition.  \n\u2022 Performed Equipment Qualifications - fingerprint, complete FWP, and bring tool to UTP.  \n\u2022 Analyzed map defects using Klarity and GAJIT as well as using JUMP and data pulling.  \n\u2022 Attended IMT daily meeting by addressing tracer status and tool findings through development of  \na game plan and identifying ways to improve tool to reduce trace responses.  \n\u2022 Owned weekly EP review tools: Analyzed E3 flow, E3 abort disposition, and response  \nmanagement for issues driven by quality team \u2013 addressing the root cause of the problem and  \nproviding a solution to prevent any future excursion. Research Associate Arizona State University January 2009  \u2013  May 2012  (3 years 5 months) J.M. Cowley center for high resolution electron microscopy \u2022Microscopy and Microanalysis: proficient user with hands on experience in electron microscopy. Expert in using various microscopy tools and techniques including; high resolution electron microscopy (HREM), aberration corrected transmission electron microscopy, scanning transmission electron microscopy (STEM), selective area diffraction (SAD), Z contrast imaging, EELS and EDS for nanoscale and interfacial chemical analysis, diffraction contrast imaging; bright field (BF)/ dark field (DF), centered dark field (CDF), weak beam dark field (WBDF).  \n\u2022Advanced sample preparation techniques including; Focused Ion Beam (FIB), polishing, dimpling, ion milling and wedge polishing. Analytical microscopy for crystal structure, defect, interface and chemical analysis. \n\u2022Magnetic, optical and electrical properties characterization: X-ray diffraction (XRD), U-vis spectrometry, Hall effect, Vibrating Sample Magnetometer (VSM), X-ray photoelectron spectroscopy (XPS), and secondary ion mass spectroscopy (SIMS) Graduate Teaching Assistant Arizona State University 2008  \u2013  2010  (2 years) Tempe, AZ \u2022 Organized and instructed 2 courses, namely: Transmission Electron Microscopy Lab and Microelectronic Packaging. Graduate Fellow Arizona State University 2006  \u2013  2008  (2 years) Tempe, AZ Studied the influence of different processing parameters on the electronic (optical, electrical and structural) properties of Indium Tin Oxide (ITO) thin films for improved device efficiency in photovoltaic applications. Senior Failure Analysis Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Chandler, AZ \u2022 Hands on experience on non-destructive techniques, such as: optical imaging, x-ray imaging, and  \nCSAM/TSAM and fault isolation.  \n\u2022 Advanced sample preparation techniques including; x-sectional polishing, planar polishing,  \ndimpling, ion milling, micro-abrasion, reactive ion and chemical etching. Imaging techniques: SEM  \nand IRLC \n\u2022 Coordinate and work seamlessly with design, integration, process, quality and reliability engineers  \nin a team environment by providing a solution path and corrective action plan to improve product  \nyield. \n\u2022 Work closely with customers via effective communication and detailed quality reports.  \n\u2022 Own proliferation tools and techniques along with efficient technology transfer to sites.  \n\u2022 Develop chemical etching recipes for mold decap, coreless POP, and wire packages.  \n\u2022 Lead FA engineer for 22 and 14 nm coreless POP technologies.  \n\u2022 Tool ownership duties include: user training, monthly PM, troubleshooting, and recipe  \ndevelopments. Senior Failure Analysis Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Chandler, AZ \u2022 Hands on experience on non-destructive techniques, such as: optical imaging, x-ray imaging, and  \nCSAM/TSAM and fault isolation.  \n\u2022 Advanced sample preparation techniques including; x-sectional polishing, planar polishing,  \ndimpling, ion milling, micro-abrasion, reactive ion and chemical etching. Imaging techniques: SEM  \nand IRLC \n\u2022 Coordinate and work seamlessly with design, integration, process, quality and reliability engineers  \nin a team environment by providing a solution path and corrective action plan to improve product  \nyield. \n\u2022 Work closely with customers via effective communication and detailed quality reports.  \n\u2022 Own proliferation tools and techniques along with efficient technology transfer to sites.  \n\u2022 Develop chemical etching recipes for mold decap, coreless POP, and wire packages.  \n\u2022 Lead FA engineer for 22 and 14 nm coreless POP technologies.  \n\u2022 Tool ownership duties include: user training, monthly PM, troubleshooting, and recipe  \ndevelopments. Process Engineer-Fab32 - Wet Etch Intel Corporation 2012  \u2013  2013  (1 year) Chandler, AZ \u2022 Responsibilities included: tool operations, engineering weekly PM, Engineering QC, recipes,  \nsoftware parameter settings, as well as SPC# chart review for monitor disposition.  \n\u2022 Performed Equipment Qualifications - fingerprint, complete FWP, and bring tool to UTP.  \n\u2022 Analyzed map defects using Klarity and GAJIT as well as using JUMP and data pulling.  \n\u2022 Attended IMT daily meeting by addressing tracer status and tool findings through development of  \na game plan and identifying ways to improve tool to reduce trace responses.  \n\u2022 Owned weekly EP review tools: Analyzed E3 flow, E3 abort disposition, and response  \nmanagement for issues driven by quality team \u2013 addressing the root cause of the problem and  \nproviding a solution to prevent any future excursion. Process Engineer-Fab32 - Wet Etch Intel Corporation 2012  \u2013  2013  (1 year) Chandler, AZ \u2022 Responsibilities included: tool operations, engineering weekly PM, Engineering QC, recipes,  \nsoftware parameter settings, as well as SPC# chart review for monitor disposition.  \n\u2022 Performed Equipment Qualifications - fingerprint, complete FWP, and bring tool to UTP.  \n\u2022 Analyzed map defects using Klarity and GAJIT as well as using JUMP and data pulling.  \n\u2022 Attended IMT daily meeting by addressing tracer status and tool findings through development of  \na game plan and identifying ways to improve tool to reduce trace responses.  \n\u2022 Owned weekly EP review tools: Analyzed E3 flow, E3 abort disposition, and response  \nmanagement for issues driven by quality team \u2013 addressing the root cause of the problem and  \nproviding a solution to prevent any future excursion. Research Associate Arizona State University January 2009  \u2013  May 2012  (3 years 5 months) J.M. Cowley center for high resolution electron microscopy \u2022Microscopy and Microanalysis: proficient user with hands on experience in electron microscopy. Expert in using various microscopy tools and techniques including; high resolution electron microscopy (HREM), aberration corrected transmission electron microscopy, scanning transmission electron microscopy (STEM), selective area diffraction (SAD), Z contrast imaging, EELS and EDS for nanoscale and interfacial chemical analysis, diffraction contrast imaging; bright field (BF)/ dark field (DF), centered dark field (CDF), weak beam dark field (WBDF).  \n\u2022Advanced sample preparation techniques including; Focused Ion Beam (FIB), polishing, dimpling, ion milling and wedge polishing. Analytical microscopy for crystal structure, defect, interface and chemical analysis. \n\u2022Magnetic, optical and electrical properties characterization: X-ray diffraction (XRD), U-vis spectrometry, Hall effect, Vibrating Sample Magnetometer (VSM), X-ray photoelectron spectroscopy (XPS), and secondary ion mass spectroscopy (SIMS) Research Associate Arizona State University January 2009  \u2013  May 2012  (3 years 5 months) J.M. Cowley center for high resolution electron microscopy \u2022Microscopy and Microanalysis: proficient user with hands on experience in electron microscopy. Expert in using various microscopy tools and techniques including; high resolution electron microscopy (HREM), aberration corrected transmission electron microscopy, scanning transmission electron microscopy (STEM), selective area diffraction (SAD), Z contrast imaging, EELS and EDS for nanoscale and interfacial chemical analysis, diffraction contrast imaging; bright field (BF)/ dark field (DF), centered dark field (CDF), weak beam dark field (WBDF).  \n\u2022Advanced sample preparation techniques including; Focused Ion Beam (FIB), polishing, dimpling, ion milling and wedge polishing. Analytical microscopy for crystal structure, defect, interface and chemical analysis. \n\u2022Magnetic, optical and electrical properties characterization: X-ray diffraction (XRD), U-vis spectrometry, Hall effect, Vibrating Sample Magnetometer (VSM), X-ray photoelectron spectroscopy (XPS), and secondary ion mass spectroscopy (SIMS) Graduate Teaching Assistant Arizona State University 2008  \u2013  2010  (2 years) Tempe, AZ \u2022 Organized and instructed 2 courses, namely: Transmission Electron Microscopy Lab and Microelectronic Packaging. Graduate Teaching Assistant Arizona State University 2008  \u2013  2010  (2 years) Tempe, AZ \u2022 Organized and instructed 2 courses, namely: Transmission Electron Microscopy Lab and Microelectronic Packaging. Graduate Fellow Arizona State University 2006  \u2013  2008  (2 years) Tempe, AZ Studied the influence of different processing parameters on the electronic (optical, electrical and structural) properties of Indium Tin Oxide (ITO) thin films for improved device efficiency in photovoltaic applications. Graduate Fellow Arizona State University 2006  \u2013  2008  (2 years) Tempe, AZ Studied the influence of different processing parameters on the electronic (optical, electrical and structural) properties of Indium Tin Oxide (ITO) thin films for improved device efficiency in photovoltaic applications. Languages English Full professional proficiency English Full professional proficiency English Full professional proficiency Full professional proficiency Skills \u2022 Advanced Materials... Failure Analysis Analytical Electron... Advanced Sample Prep... Semiconductor... Structural/Chemical... Design of Engineering... Statistical Analysis Laser Processing Skills  \u2022 Advanced Materials... Failure Analysis Analytical Electron... Advanced Sample Prep... Semiconductor... Structural/Chemical... Design of Engineering... Statistical Analysis Laser Processing \u2022 Advanced Materials... Failure Analysis Analytical Electron... Advanced Sample Prep... Semiconductor... Structural/Chemical... Design of Engineering... Statistical Analysis Laser Processing \u2022 Advanced Materials... Failure Analysis Analytical Electron... Advanced Sample Prep... Semiconductor... Structural/Chemical... Design of Engineering... Statistical Analysis Laser Processing Education Arizona State University Ph.D.,  Materials Science and Engineering 2009  \u2013 2012 Arizona State University, M.Sc.,  Materials Science and Engineering 2006  \u2013 2008 Cairo University Graduate Diploma,  Laser Materials Processing Cairo University B.S,  Metallurgical Engineering Arizona State University Ph.D.,  Materials Science and Engineering 2009  \u2013 2012 Arizona State University Ph.D.,  Materials Science and Engineering 2009  \u2013 2012 Arizona State University Ph.D.,  Materials Science and Engineering 2009  \u2013 2012 Arizona State University, M.Sc.,  Materials Science and Engineering 2006  \u2013 2008 Arizona State University, M.Sc.,  Materials Science and Engineering 2006  \u2013 2008 Arizona State University, M.Sc.,  Materials Science and Engineering 2006  \u2013 2008 Cairo University Graduate Diploma,  Laser Materials Processing Cairo University Graduate Diploma,  Laser Materials Processing Cairo University Graduate Diploma,  Laser Materials Processing Cairo University B.S,  Metallurgical Engineering Cairo University B.S,  Metallurgical Engineering Cairo University B.S,  Metallurgical Engineering Honors & Awards Additional Honors & Awards \u2022 Intel Corporate Quality Network Lab Network Award Q4 2014  \n\u2022 Tau Beta Pi invited member, ASU chapter (top 5% of the engineering Graduate) in 2011/2012. \n\u2022 Phi Kappa Phi invited member, ASU chapter (top 10 % of the University Graduate) in 2007/2008. \n\u2022 Cairo University Award Medal for Academic Undergraduate Excellency. \n\u2022 Three years recipient \u201cschool of engineering award for undergraduate performance\u201d Cairo University\". Additional Honors & Awards \u2022 Intel Corporate Quality Network Lab Network Award Q4 2014  \n\u2022 Tau Beta Pi invited member, ASU chapter (top 5% of the engineering Graduate) in 2011/2012. \n\u2022 Phi Kappa Phi invited member, ASU chapter (top 10 % of the University Graduate) in 2007/2008. \n\u2022 Cairo University Award Medal for Academic Undergraduate Excellency. \n\u2022 Three years recipient \u201cschool of engineering award for undergraduate performance\u201d Cairo University\". Additional Honors & Awards \u2022 Intel Corporate Quality Network Lab Network Award Q4 2014  \n\u2022 Tau Beta Pi invited member, ASU chapter (top 5% of the engineering Graduate) in 2011/2012. \n\u2022 Phi Kappa Phi invited member, ASU chapter (top 10 % of the University Graduate) in 2007/2008. \n\u2022 Cairo University Award Medal for Academic Undergraduate Excellency. \n\u2022 Three years recipient \u201cschool of engineering award for undergraduate performance\u201d Cairo University\". Additional Honors & Awards \u2022 Intel Corporate Quality Network Lab Network Award Q4 2014  \n\u2022 Tau Beta Pi invited member, ASU chapter (top 5% of the engineering Graduate) in 2011/2012. \n\u2022 Phi Kappa Phi invited member, ASU chapter (top 10 % of the University Graduate) in 2007/2008. \n\u2022 Cairo University Award Medal for Academic Undergraduate Excellency. \n\u2022 Three years recipient \u201cschool of engineering award for undergraduate performance\u201d Cairo University\". ", "Experience Failure Analysis Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Albuquerque, New Mexico Area Student Officer USC Libraries September 2010  \u2013  May 2011  (9 months) Hospitality University of Southern California January 2010  \u2013  May 2011  (1 year 5 months) Design & Development Engineer Tata Elxsi Limited June 2007  \u2013  June 2009  (2 years 1 month) Developed DVB-S Middleware S/W and tuner driver for St7109 System-on-a-chip Hardware platform. \nPorting of DVB-H Middleware S/W from Linux to Windows Mobile platform for Gigabyte T600 phone. Failure Analysis Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Albuquerque, New Mexico Area Failure Analysis Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Albuquerque, New Mexico Area Student Officer USC Libraries September 2010  \u2013  May 2011  (9 months) Student Officer USC Libraries September 2010  \u2013  May 2011  (9 months) Hospitality University of Southern California January 2010  \u2013  May 2011  (1 year 5 months) Hospitality University of Southern California January 2010  \u2013  May 2011  (1 year 5 months) Design & Development Engineer Tata Elxsi Limited June 2007  \u2013  June 2009  (2 years 1 month) Developed DVB-S Middleware S/W and tuner driver for St7109 System-on-a-chip Hardware platform. \nPorting of DVB-H Middleware S/W from Linux to Windows Mobile platform for Gigabyte T600 phone. Design & Development Engineer Tata Elxsi Limited June 2007  \u2013  June 2009  (2 years 1 month) Developed DVB-S Middleware S/W and tuner driver for St7109 System-on-a-chip Hardware platform. \nPorting of DVB-H Middleware S/W from Linux to Windows Mobile platform for Gigabyte T600 phone. Languages Malayalam Native or bilingual proficiency English Full professional proficiency Tamil Native or bilingual proficiency Malayalam Native or bilingual proficiency English Full professional proficiency Tamil Native or bilingual proficiency Malayalam Native or bilingual proficiency English Full professional proficiency Tamil Native or bilingual proficiency Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills Skills     Education University of Southern California Master's Degree,  Electrical engineering 2009  \u2013 2011 Activities and Societies:\u00a0 AIS Anna University Bachelor of Engineering,  Electronics and Communication Engineering 2003  \u2013 2007 University of Southern California Master's Degree,  Electrical engineering 2009  \u2013 2011 Activities and Societies:\u00a0 AIS University of Southern California Master's Degree,  Electrical engineering 2009  \u2013 2011 Activities and Societies:\u00a0 AIS University of Southern California Master's Degree,  Electrical engineering 2009  \u2013 2011 Activities and Societies:\u00a0 AIS Anna University Bachelor of Engineering,  Electronics and Communication Engineering 2003  \u2013 2007 Anna University Bachelor of Engineering,  Electronics and Communication Engineering 2003  \u2013 2007 Anna University Bachelor of Engineering,  Electronics and Communication Engineering 2003  \u2013 2007 ", "Experience Failure Analysis Engineer Intel Corporation October 2011  \u2013  September 2013  (2 years) Failure Analysis Engineer contributing to the processes optimization and reliabilities on TCB process for TSV and MUF (mold underfill) process, coupled with DOE planning, strong data analysis, fault isolation/failure analysis, hands-on experience on various kinds of non-destructive/destructive tools and visualization skills by understanding and investigation of the root causes of the failures in materials and processes/reliabilities in timely manner. Summer Intern Intel Corporation May 2010  \u2013  August 2010  (4 months) Investigation of critical current density of solder bumps on electromigration-induced marker movement which enabled me to achieve fundamental understandings of solder joint electromigration and conduct hands on lab work and data analysis. Engineer / Engineering manager Samsung SDI August 2004  \u2013  July 2006  (2 years) A good working knowledge and hands-on experience in Micro/Nanofabrication and analysis of poly-Si thin film transistors, coupled with device physics, materials electrical characterizations, and result-oriented strategy. The main tasks given to me in the research center were risk assessment. development and analysis of LTPS (Low Temperature Poly-Si) thin film transistors for large area AMOLED (Active Matrix Organic Light Emitting Diode) displays. Failure Analysis Engineer Intel Corporation October 2011  \u2013  September 2013  (2 years) Failure Analysis Engineer contributing to the processes optimization and reliabilities on TCB process for TSV and MUF (mold underfill) process, coupled with DOE planning, strong data analysis, fault isolation/failure analysis, hands-on experience on various kinds of non-destructive/destructive tools and visualization skills by understanding and investigation of the root causes of the failures in materials and processes/reliabilities in timely manner. Failure Analysis Engineer Intel Corporation October 2011  \u2013  September 2013  (2 years) Failure Analysis Engineer contributing to the processes optimization and reliabilities on TCB process for TSV and MUF (mold underfill) process, coupled with DOE planning, strong data analysis, fault isolation/failure analysis, hands-on experience on various kinds of non-destructive/destructive tools and visualization skills by understanding and investigation of the root causes of the failures in materials and processes/reliabilities in timely manner. Summer Intern Intel Corporation May 2010  \u2013  August 2010  (4 months) Investigation of critical current density of solder bumps on electromigration-induced marker movement which enabled me to achieve fundamental understandings of solder joint electromigration and conduct hands on lab work and data analysis. Summer Intern Intel Corporation May 2010  \u2013  August 2010  (4 months) Investigation of critical current density of solder bumps on electromigration-induced marker movement which enabled me to achieve fundamental understandings of solder joint electromigration and conduct hands on lab work and data analysis. Engineer / Engineering manager Samsung SDI August 2004  \u2013  July 2006  (2 years) A good working knowledge and hands-on experience in Micro/Nanofabrication and analysis of poly-Si thin film transistors, coupled with device physics, materials electrical characterizations, and result-oriented strategy. The main tasks given to me in the research center were risk assessment. development and analysis of LTPS (Low Temperature Poly-Si) thin film transistors for large area AMOLED (Active Matrix Organic Light Emitting Diode) displays. Engineer / Engineering manager Samsung SDI August 2004  \u2013  July 2006  (2 years) A good working knowledge and hands-on experience in Micro/Nanofabrication and analysis of poly-Si thin film transistors, coupled with device physics, materials electrical characterizations, and result-oriented strategy. The main tasks given to me in the research center were risk assessment. development and analysis of LTPS (Low Temperature Poly-Si) thin film transistors for large area AMOLED (Active Matrix Organic Light Emitting Diode) displays. Languages   Skills Failure Analysis Thin Films Skills  Failure Analysis Thin Films Failure Analysis Thin Films Failure Analysis Thin Films Education University of California, Los Angeles Ph.D,  Materials Science and Engineering 2006  \u2013 2011 Cornell University Master of Science (M.S.),  Materials Science and Engineering 2001  \u2013 2004 Hanyang University Bachelor of Science (B.S.),  Materials Science and Engineering 1993  \u2013 2001 University of California, Los Angeles Ph.D,  Materials Science and Engineering 2006  \u2013 2011 University of California, Los Angeles Ph.D,  Materials Science and Engineering 2006  \u2013 2011 University of California, Los Angeles Ph.D,  Materials Science and Engineering 2006  \u2013 2011 Cornell University Master of Science (M.S.),  Materials Science and Engineering 2001  \u2013 2004 Cornell University Master of Science (M.S.),  Materials Science and Engineering 2001  \u2013 2004 Cornell University Master of Science (M.S.),  Materials Science and Engineering 2001  \u2013 2004 Hanyang University Bachelor of Science (B.S.),  Materials Science and Engineering 1993  \u2013 2001 Hanyang University Bachelor of Science (B.S.),  Materials Science and Engineering 1993  \u2013 2001 Hanyang University Bachelor of Science (B.S.),  Materials Science and Engineering 1993  \u2013 2001 Honors & Awards 2012 TD / MFG Q&R Recognition Award Intel Corp., Chandler, Arizona, United States FA tool/technique innovation for the next generation package technology development 2005 \uc790\ub791\uc2a4\ub7f0 \uc0bc\uc131\uc778\uc0c1 \uae30\uc220\uc0c1 \uc0bc\uc131 SDI \uc911\uc559\uc5f0\uad6c\uc18c AMOLED \uac1c\ubc1c\ud300 \uc138\uacc4 \ucd5c\ucd08 SGS (Super Grained Si) \uc801\uc6a9 2.2\u201d, 4.3\u201d, and 17\u201dAMOLED\uac1c\ubc1c 2012 TD / MFG Q&R Recognition Award Intel Corp., Chandler, Arizona, United States FA tool/technique innovation for the next generation package technology development 2012 TD / MFG Q&R Recognition Award Intel Corp., Chandler, Arizona, United States FA tool/technique innovation for the next generation package technology development 2012 TD / MFG Q&R Recognition Award Intel Corp., Chandler, Arizona, United States FA tool/technique innovation for the next generation package technology development 2005 \uc790\ub791\uc2a4\ub7f0 \uc0bc\uc131\uc778\uc0c1 \uae30\uc220\uc0c1 \uc0bc\uc131 SDI \uc911\uc559\uc5f0\uad6c\uc18c AMOLED \uac1c\ubc1c\ud300 \uc138\uacc4 \ucd5c\ucd08 SGS (Super Grained Si) \uc801\uc6a9 2.2\u201d, 4.3\u201d, and 17\u201dAMOLED\uac1c\ubc1c 2005 \uc790\ub791\uc2a4\ub7f0 \uc0bc\uc131\uc778\uc0c1 \uae30\uc220\uc0c1 \uc0bc\uc131 SDI \uc911\uc559\uc5f0\uad6c\uc18c AMOLED \uac1c\ubc1c\ud300 \uc138\uacc4 \ucd5c\ucd08 SGS (Super Grained Si) \uc801\uc6a9 2.2\u201d, 4.3\u201d, and 17\u201dAMOLED\uac1c\ubc1c 2005 \uc790\ub791\uc2a4\ub7f0 \uc0bc\uc131\uc778\uc0c1 \uae30\uc220\uc0c1 \uc0bc\uc131 SDI \uc911\uc559\uc5f0\uad6c\uc18c AMOLED \uac1c\ubc1c\ud300 \uc138\uacc4 \ucd5c\ucd08 SGS (Super Grained Si) \uc801\uc6a9 2.2\u201d, 4.3\u201d, and 17\u201dAMOLED\uac1c\ubc1c ", "Experience Failure Analysis Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) Hillsboro, Oregon Failure Analysis, Electrical Probing, Fault Isolation. Graduate Research Assistant University at Albany August 2006  \u2013  July 2012  (6 years) Albany, New York Area Novel approaches of scanning probe microscopy for nanoscale structural and electrical characterization. \n \n1.\tDirect Observation of Reconfigurable Graphene p-n Junctions through Surface Potential Imaging \n2.\tFinite Element Analysis Simulation of Kelvin Probe Force Microscopy on Graphene p-n Junction  \n3.\tCarbon Contamination Topography Analysis of EUV Masks \n4.\tQuantitative Measurements of Pattern Collapse Forces on EUV Masks \n5.\tFlow-cell Assisted AFM Analysis for the Determination of Bacterial Biofilm Mechanical Properties \n6.\tAdhesion and Momentum Transfer Measurements on EUV Mask Blanks Process Development Engineering Intern Novellus Systems, Inc June 2010  \u2013  August 2010  (3 months) San Jose, CA Involved in advanced ionized physical vapor deposition (iPVD) Cu/TaN seed/barrier process development for 22nm node and beyond. \n \n1. Optimized coil settings of IONX process to get better step coverage and uniformity for INOVA NExT system  \n2. Developed a methodology to transfer IONX2 process between difference modules for better process transparency. Failure Analysis Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) Hillsboro, Oregon Failure Analysis, Electrical Probing, Fault Isolation. Failure Analysis Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) Hillsboro, Oregon Failure Analysis, Electrical Probing, Fault Isolation. Graduate Research Assistant University at Albany August 2006  \u2013  July 2012  (6 years) Albany, New York Area Novel approaches of scanning probe microscopy for nanoscale structural and electrical characterization. \n \n1.\tDirect Observation of Reconfigurable Graphene p-n Junctions through Surface Potential Imaging \n2.\tFinite Element Analysis Simulation of Kelvin Probe Force Microscopy on Graphene p-n Junction  \n3.\tCarbon Contamination Topography Analysis of EUV Masks \n4.\tQuantitative Measurements of Pattern Collapse Forces on EUV Masks \n5.\tFlow-cell Assisted AFM Analysis for the Determination of Bacterial Biofilm Mechanical Properties \n6.\tAdhesion and Momentum Transfer Measurements on EUV Mask Blanks Graduate Research Assistant University at Albany August 2006  \u2013  July 2012  (6 years) Albany, New York Area Novel approaches of scanning probe microscopy for nanoscale structural and electrical characterization. \n \n1.\tDirect Observation of Reconfigurable Graphene p-n Junctions through Surface Potential Imaging \n2.\tFinite Element Analysis Simulation of Kelvin Probe Force Microscopy on Graphene p-n Junction  \n3.\tCarbon Contamination Topography Analysis of EUV Masks \n4.\tQuantitative Measurements of Pattern Collapse Forces on EUV Masks \n5.\tFlow-cell Assisted AFM Analysis for the Determination of Bacterial Biofilm Mechanical Properties \n6.\tAdhesion and Momentum Transfer Measurements on EUV Mask Blanks Process Development Engineering Intern Novellus Systems, Inc June 2010  \u2013  August 2010  (3 months) San Jose, CA Involved in advanced ionized physical vapor deposition (iPVD) Cu/TaN seed/barrier process development for 22nm node and beyond. \n \n1. Optimized coil settings of IONX process to get better step coverage and uniformity for INOVA NExT system  \n2. Developed a methodology to transfer IONX2 process between difference modules for better process transparency. Process Development Engineering Intern Novellus Systems, Inc June 2010  \u2013  August 2010  (3 months) San Jose, CA Involved in advanced ionized physical vapor deposition (iPVD) Cu/TaN seed/barrier process development for 22nm node and beyond. \n \n1. Optimized coil settings of IONX process to get better step coverage and uniformity for INOVA NExT system  \n2. Developed a methodology to transfer IONX2 process between difference modules for better process transparency. Languages   Skills AFM Graphene SEM TEM COMSOL C-AFM Raman Nanofabrication Electron Beam... Characterization Microscopy Scanning Electron... Skills  AFM Graphene SEM TEM COMSOL C-AFM Raman Nanofabrication Electron Beam... Characterization Microscopy Scanning Electron... AFM Graphene SEM TEM COMSOL C-AFM Raman Nanofabrication Electron Beam... Characterization Microscopy Scanning Electron... AFM Graphene SEM TEM COMSOL C-AFM Raman Nanofabrication Electron Beam... Characterization Microscopy Scanning Electron... Education State University of New York at Albany Doctor of Philosophy (Ph.D.),  Nanoscale Science and Engineering 2012 Advisor: Prof. Robert E Geer \nDissertation: Surface Potential Measurements of Reconfigurable p-n Junctions in Graphene State University of New York at Albany Master's Degree,  Nanoscale Science 2010 Advisor: Prof. Robert E Geer \nThesis: Finite Element Analysis Simulation of Kelvin Probe Force Microscopy on Graphene p-n Junctions Fudan University Bachelor's Degree,  Physics 2006 Thesis: Investigation of carrier emission in Si1-xGex/Si quantum wells by admittance spectroscopy. State University of New York at Albany Doctor of Philosophy (Ph.D.),  Nanoscale Science and Engineering 2012 Advisor: Prof. Robert E Geer \nDissertation: Surface Potential Measurements of Reconfigurable p-n Junctions in Graphene State University of New York at Albany Doctor of Philosophy (Ph.D.),  Nanoscale Science and Engineering 2012 Advisor: Prof. Robert E Geer \nDissertation: Surface Potential Measurements of Reconfigurable p-n Junctions in Graphene State University of New York at Albany Doctor of Philosophy (Ph.D.),  Nanoscale Science and Engineering 2012 Advisor: Prof. Robert E Geer \nDissertation: Surface Potential Measurements of Reconfigurable p-n Junctions in Graphene State University of New York at Albany Master's Degree,  Nanoscale Science 2010 Advisor: Prof. Robert E Geer \nThesis: Finite Element Analysis Simulation of Kelvin Probe Force Microscopy on Graphene p-n Junctions State University of New York at Albany Master's Degree,  Nanoscale Science 2010 Advisor: Prof. Robert E Geer \nThesis: Finite Element Analysis Simulation of Kelvin Probe Force Microscopy on Graphene p-n Junctions State University of New York at Albany Master's Degree,  Nanoscale Science 2010 Advisor: Prof. Robert E Geer \nThesis: Finite Element Analysis Simulation of Kelvin Probe Force Microscopy on Graphene p-n Junctions Fudan University Bachelor's Degree,  Physics 2006 Thesis: Investigation of carrier emission in Si1-xGex/Si quantum wells by admittance spectroscopy. Fudan University Bachelor's Degree,  Physics 2006 Thesis: Investigation of carrier emission in Si1-xGex/Si quantum wells by admittance spectroscopy. Fudan University Bachelor's Degree,  Physics 2006 Thesis: Investigation of carrier emission in Si1-xGex/Si quantum wells by admittance spectroscopy. ", "Experience Failure Analysis Engineer Intel Corporation Failure Analysis Engineer Intel Corporation Failure Analysis Engineer Intel Corporation ", "Summary Failure Analysis Engineer/Analytical Chemist currently employed by Intel Corporation. \n \nCurrent duties include: \nEnsuring quality of ppb level data utilizing IC and GC/MS. \nReceiving, preparing, analyzing and reporting routine and non-routine samples. \nRoutine and non-routine maintenance of Agilent 5975C/7890 GC/MS with a Perkin Elmer ATD650 as well as Dionex ICS-5000 with an ASAP auto-sampler. \nTraining and co-ordination with technicians on routine matters such as laboratory maintenance, sample preparation, and data analysis. \nUpkeep of BKM, troubleshooting, training and utilization documentation. \nMinor method development. \nMaintenance, improvement and creation of VBA macros used for QC, bookkeeping, and data analysis. \nImplementation and maintenance of CE! (copy exactly) transfer from PTD to OCT for which I received a 6 month on-site training assignment. \nPerform regular safety audits and ergonomic workplace assessments. Summary Failure Analysis Engineer/Analytical Chemist currently employed by Intel Corporation. \n \nCurrent duties include: \nEnsuring quality of ppb level data utilizing IC and GC/MS. \nReceiving, preparing, analyzing and reporting routine and non-routine samples. \nRoutine and non-routine maintenance of Agilent 5975C/7890 GC/MS with a Perkin Elmer ATD650 as well as Dionex ICS-5000 with an ASAP auto-sampler. \nTraining and co-ordination with technicians on routine matters such as laboratory maintenance, sample preparation, and data analysis. \nUpkeep of BKM, troubleshooting, training and utilization documentation. \nMinor method development. \nMaintenance, improvement and creation of VBA macros used for QC, bookkeeping, and data analysis. \nImplementation and maintenance of CE! (copy exactly) transfer from PTD to OCT for which I received a 6 month on-site training assignment. \nPerform regular safety audits and ergonomic workplace assessments. Failure Analysis Engineer/Analytical Chemist currently employed by Intel Corporation. \n \nCurrent duties include: \nEnsuring quality of ppb level data utilizing IC and GC/MS. \nReceiving, preparing, analyzing and reporting routine and non-routine samples. \nRoutine and non-routine maintenance of Agilent 5975C/7890 GC/MS with a Perkin Elmer ATD650 as well as Dionex ICS-5000 with an ASAP auto-sampler. \nTraining and co-ordination with technicians on routine matters such as laboratory maintenance, sample preparation, and data analysis. \nUpkeep of BKM, troubleshooting, training and utilization documentation. \nMinor method development. \nMaintenance, improvement and creation of VBA macros used for QC, bookkeeping, and data analysis. \nImplementation and maintenance of CE! (copy exactly) transfer from PTD to OCT for which I received a 6 month on-site training assignment. \nPerform regular safety audits and ergonomic workplace assessments. Failure Analysis Engineer/Analytical Chemist currently employed by Intel Corporation. \n \nCurrent duties include: \nEnsuring quality of ppb level data utilizing IC and GC/MS. \nReceiving, preparing, analyzing and reporting routine and non-routine samples. \nRoutine and non-routine maintenance of Agilent 5975C/7890 GC/MS with a Perkin Elmer ATD650 as well as Dionex ICS-5000 with an ASAP auto-sampler. \nTraining and co-ordination with technicians on routine matters such as laboratory maintenance, sample preparation, and data analysis. \nUpkeep of BKM, troubleshooting, training and utilization documentation. \nMinor method development. \nMaintenance, improvement and creation of VBA macros used for QC, bookkeeping, and data analysis. \nImplementation and maintenance of CE! (copy exactly) transfer from PTD to OCT for which I received a 6 month on-site training assignment. \nPerform regular safety audits and ergonomic workplace assessments. Experience Failure Analysis Engineer Intel Corporation March 2011  \u2013 Present (4 years 6 months) Chandler, AZ \u2022\tAirborne molecular contamination engineer utilizing ATD-GCMS and IC to analyze ppb level contaminants in a clean room environment. \n\u2022\tSuccessfully implemented laboratory process utilizing copy exactly on two tool sets in different states. \n\u2022\tEnsures data quality and instrument readiness. \n\u2022\tProficient in routine analysis and troubleshooting/repair of Agilent 5975C/7890 GCMS with Perkin Elmer turbomatrix ATD650. \n\u2022\tProficient in routine analysis and troubleshooting/repair of Dionex ICS-5000, ICS-3000 with ASAP/AS auto-samplers.  \n\u2022\tTrained members of lab staff on procedures, maintenance, data analysis, data reporting and POR process . \n\u2022\tOversee technicians performing laboratory upkeep, sample preparation and sample analysis. \n\u2022\tCreated and maintains training and maintenance documents. \n\u2022\tCoordinated and oversaw installation of Agilent GCMS / Dionex IC. \n\u2022\tUtilizes Model based problem solving and technical structured problem solving to resolve lab issues. \n\u2022 Utilize Visual Basic to create, maintain, and update efficiency enhancing macros for bookkeeping and QC. \n\u2022\tMaintains Best Known Method documentation for use in AMC lab. \n\u2022\tTrained in Statistics, JMP, capability analysis, 6 sigma, advanced problem solving, chemical science of dry etch, and semiconductor process flow. \n\u2022\tDeveloped particle size analysis capability. \n\u2022\tOperates as an ergonomic adviser and routinely performed ergonomic audits. \n\u2022\tRegularly performed safety inspections. Teaching assistant Western Washington University March 2009  \u2013  January 2010  (11 months) Bellingham, Washington Area General Chemistry lab TA. \nInstructed ~150 students per quarter on proper laboratory techniques including note-taking, wet chemistry, and mathematics. \nIndependently graded students in a fair manor. \nOffered additional help to students outside of lab hours. \nPerformed demonstration experiments which included hazardous materials to enhance student's learning. Teaching assistant Western Washington University January 2009  \u2013  March 2009  (3 months) Instrumental lab TA.  \nDesigned and ran a laboratory experience which centered around surface analysis techniques such as AFM, STM and POM. \nInstructed students on design and manufacture of simple circuits. Laboratory Assistant Botanical Laboratories, Inc. June 2006  \u2013  June 2007  (1 year 1 month) Assisted in the smooth operation of a production laboratory by cleaning, weighing, mixing and performing routine maintenance of laboratory instruments. Failure Analysis Engineer Intel Corporation March 2011  \u2013 Present (4 years 6 months) Chandler, AZ \u2022\tAirborne molecular contamination engineer utilizing ATD-GCMS and IC to analyze ppb level contaminants in a clean room environment. \n\u2022\tSuccessfully implemented laboratory process utilizing copy exactly on two tool sets in different states. \n\u2022\tEnsures data quality and instrument readiness. \n\u2022\tProficient in routine analysis and troubleshooting/repair of Agilent 5975C/7890 GCMS with Perkin Elmer turbomatrix ATD650. \n\u2022\tProficient in routine analysis and troubleshooting/repair of Dionex ICS-5000, ICS-3000 with ASAP/AS auto-samplers.  \n\u2022\tTrained members of lab staff on procedures, maintenance, data analysis, data reporting and POR process . \n\u2022\tOversee technicians performing laboratory upkeep, sample preparation and sample analysis. \n\u2022\tCreated and maintains training and maintenance documents. \n\u2022\tCoordinated and oversaw installation of Agilent GCMS / Dionex IC. \n\u2022\tUtilizes Model based problem solving and technical structured problem solving to resolve lab issues. \n\u2022 Utilize Visual Basic to create, maintain, and update efficiency enhancing macros for bookkeeping and QC. \n\u2022\tMaintains Best Known Method documentation for use in AMC lab. \n\u2022\tTrained in Statistics, JMP, capability analysis, 6 sigma, advanced problem solving, chemical science of dry etch, and semiconductor process flow. \n\u2022\tDeveloped particle size analysis capability. \n\u2022\tOperates as an ergonomic adviser and routinely performed ergonomic audits. \n\u2022\tRegularly performed safety inspections. Failure Analysis Engineer Intel Corporation March 2011  \u2013 Present (4 years 6 months) Chandler, AZ \u2022\tAirborne molecular contamination engineer utilizing ATD-GCMS and IC to analyze ppb level contaminants in a clean room environment. \n\u2022\tSuccessfully implemented laboratory process utilizing copy exactly on two tool sets in different states. \n\u2022\tEnsures data quality and instrument readiness. \n\u2022\tProficient in routine analysis and troubleshooting/repair of Agilent 5975C/7890 GCMS with Perkin Elmer turbomatrix ATD650. \n\u2022\tProficient in routine analysis and troubleshooting/repair of Dionex ICS-5000, ICS-3000 with ASAP/AS auto-samplers.  \n\u2022\tTrained members of lab staff on procedures, maintenance, data analysis, data reporting and POR process . \n\u2022\tOversee technicians performing laboratory upkeep, sample preparation and sample analysis. \n\u2022\tCreated and maintains training and maintenance documents. \n\u2022\tCoordinated and oversaw installation of Agilent GCMS / Dionex IC. \n\u2022\tUtilizes Model based problem solving and technical structured problem solving to resolve lab issues. \n\u2022 Utilize Visual Basic to create, maintain, and update efficiency enhancing macros for bookkeeping and QC. \n\u2022\tMaintains Best Known Method documentation for use in AMC lab. \n\u2022\tTrained in Statistics, JMP, capability analysis, 6 sigma, advanced problem solving, chemical science of dry etch, and semiconductor process flow. \n\u2022\tDeveloped particle size analysis capability. \n\u2022\tOperates as an ergonomic adviser and routinely performed ergonomic audits. \n\u2022\tRegularly performed safety inspections. Teaching assistant Western Washington University March 2009  \u2013  January 2010  (11 months) Bellingham, Washington Area General Chemistry lab TA. \nInstructed ~150 students per quarter on proper laboratory techniques including note-taking, wet chemistry, and mathematics. \nIndependently graded students in a fair manor. \nOffered additional help to students outside of lab hours. \nPerformed demonstration experiments which included hazardous materials to enhance student's learning. Teaching assistant Western Washington University March 2009  \u2013  January 2010  (11 months) Bellingham, Washington Area General Chemistry lab TA. \nInstructed ~150 students per quarter on proper laboratory techniques including note-taking, wet chemistry, and mathematics. \nIndependently graded students in a fair manor. \nOffered additional help to students outside of lab hours. \nPerformed demonstration experiments which included hazardous materials to enhance student's learning. Teaching assistant Western Washington University January 2009  \u2013  March 2009  (3 months) Instrumental lab TA.  \nDesigned and ran a laboratory experience which centered around surface analysis techniques such as AFM, STM and POM. \nInstructed students on design and manufacture of simple circuits. Teaching assistant Western Washington University January 2009  \u2013  March 2009  (3 months) Instrumental lab TA.  \nDesigned and ran a laboratory experience which centered around surface analysis techniques such as AFM, STM and POM. \nInstructed students on design and manufacture of simple circuits. Laboratory Assistant Botanical Laboratories, Inc. June 2006  \u2013  June 2007  (1 year 1 month) Assisted in the smooth operation of a production laboratory by cleaning, weighing, mixing and performing routine maintenance of laboratory instruments. Laboratory Assistant Botanical Laboratories, Inc. June 2006  \u2013  June 2007  (1 year 1 month) Assisted in the smooth operation of a production laboratory by cleaning, weighing, mixing and performing routine maintenance of laboratory instruments. Languages English English English Skills AFM FTIR Thin Films Analytical Chemistry UV/Vis Ion Chromatography Gas Chromatography Mass Spectrometry SEM STM GC-MS Laboratory Organic Chemistry Chemistry Spectroscopy NMR Science Mathematica Data Analysis See 4+ \u00a0 \u00a0 See less Skills  AFM FTIR Thin Films Analytical Chemistry UV/Vis Ion Chromatography Gas Chromatography Mass Spectrometry SEM STM GC-MS Laboratory Organic Chemistry Chemistry Spectroscopy NMR Science Mathematica Data Analysis See 4+ \u00a0 \u00a0 See less AFM FTIR Thin Films Analytical Chemistry UV/Vis Ion Chromatography Gas Chromatography Mass Spectrometry SEM STM GC-MS Laboratory Organic Chemistry Chemistry Spectroscopy NMR Science Mathematica Data Analysis See 4+ \u00a0 \u00a0 See less AFM FTIR Thin Films Analytical Chemistry UV/Vis Ion Chromatography Gas Chromatography Mass Spectrometry SEM STM GC-MS Laboratory Organic Chemistry Chemistry Spectroscopy NMR Science Mathematica Data Analysis See 4+ \u00a0 \u00a0 See less Education Western Washington University Master of Science,  Chemistry , 3.78 2007  \u2013 2010 Designed and developed a new method for thin film fabrication which combines concepts from organic molecular beam epitaxy and solution processing an an ambient environment. Charging of vapor phase particles by passing though a low temperature plasma can be achieved to increase flux rate. This method, entitled Ambient Axisymmetric Spray, is proven capable of growing high quality films of the organic semiconductors tetracene and anthracene at standard pressure and temperature. Crystalline morphology, density, and orientation can all be controlled by varying instrumental parameters. \n \nSpecialties:  \nOrganic semiconductor thin film fabrication methods (OMC and polymer) \nSurface analysis techniques such as SEM, AFM, and POM  \nIntrumental analysis techniques such as NMR, FTIR, GCMS, and UV-Vis \nStatistical analysis. \nStatistical and scientific software such as Excel, Mathematica, and Origin Activities and Societies:\u00a0 Sigma Xi\nAMSEC\nACS\nAPS Western Washington University Master of Science,  Chemistry , 3.78 2007  \u2013 2010 Designed and developed a new method for thin film fabrication which combines concepts from organic molecular beam epitaxy and solution processing an an ambient environment. Charging of vapor phase particles by passing though a low temperature plasma can be achieved to increase flux rate. This method, entitled Ambient Axisymmetric Spray, is proven capable of growing high quality films of the organic semiconductors tetracene and anthracene at standard pressure and temperature. Crystalline morphology, density, and orientation can all be controlled by varying instrumental parameters. \n \nSpecialties:  \nOrganic semiconductor thin film fabrication methods (OMC and polymer) \nSurface analysis techniques such as SEM, AFM, and POM  \nIntrumental analysis techniques such as NMR, FTIR, GCMS, and UV-Vis \nStatistical analysis. \nStatistical and scientific software such as Excel, Mathematica, and Origin Activities and Societies:\u00a0 Sigma Xi\nAMSEC\nACS\nAPS Western Washington University Master of Science,  Chemistry , 3.78 2007  \u2013 2010 Designed and developed a new method for thin film fabrication which combines concepts from organic molecular beam epitaxy and solution processing an an ambient environment. Charging of vapor phase particles by passing though a low temperature plasma can be achieved to increase flux rate. This method, entitled Ambient Axisymmetric Spray, is proven capable of growing high quality films of the organic semiconductors tetracene and anthracene at standard pressure and temperature. Crystalline morphology, density, and orientation can all be controlled by varying instrumental parameters. \n \nSpecialties:  \nOrganic semiconductor thin film fabrication methods (OMC and polymer) \nSurface analysis techniques such as SEM, AFM, and POM  \nIntrumental analysis techniques such as NMR, FTIR, GCMS, and UV-Vis \nStatistical analysis. \nStatistical and scientific software such as Excel, Mathematica, and Origin Activities and Societies:\u00a0 Sigma Xi\nAMSEC\nACS\nAPS Western Washington University Master of Science,  Chemistry , 3.78 2007  \u2013 2010 Designed and developed a new method for thin film fabrication which combines concepts from organic molecular beam epitaxy and solution processing an an ambient environment. Charging of vapor phase particles by passing though a low temperature plasma can be achieved to increase flux rate. This method, entitled Ambient Axisymmetric Spray, is proven capable of growing high quality films of the organic semiconductors tetracene and anthracene at standard pressure and temperature. Crystalline morphology, density, and orientation can all be controlled by varying instrumental parameters. \n \nSpecialties:  \nOrganic semiconductor thin film fabrication methods (OMC and polymer) \nSurface analysis techniques such as SEM, AFM, and POM  \nIntrumental analysis techniques such as NMR, FTIR, GCMS, and UV-Vis \nStatistical analysis. \nStatistical and scientific software such as Excel, Mathematica, and Origin Activities and Societies:\u00a0 Sigma Xi\nAMSEC\nACS\nAPS Honors & Awards Additional Honors & Awards 2013 Factory Award recipient for successful completion of analysis for process transfer certification data. \n \n2012 Lab Network Award recipient for successful transfer of AMC lab process to AZ site. \n \nRecipient of the \"Undergraduate research excellence\" grant, 2006 \n \nCo-author of a paper in the journal of physical chemistry B entitled \"Cooperative Ordering at Liquid Crystal Interfaces and Its Role in Orientational Memory\" Additional Honors & Awards 2013 Factory Award recipient for successful completion of analysis for process transfer certification data. \n \n2012 Lab Network Award recipient for successful transfer of AMC lab process to AZ site. \n \nRecipient of the \"Undergraduate research excellence\" grant, 2006 \n \nCo-author of a paper in the journal of physical chemistry B entitled \"Cooperative Ordering at Liquid Crystal Interfaces and Its Role in Orientational Memory\" Additional Honors & Awards 2013 Factory Award recipient for successful completion of analysis for process transfer certification data. \n \n2012 Lab Network Award recipient for successful transfer of AMC lab process to AZ site. \n \nRecipient of the \"Undergraduate research excellence\" grant, 2006 \n \nCo-author of a paper in the journal of physical chemistry B entitled \"Cooperative Ordering at Liquid Crystal Interfaces and Its Role in Orientational Memory\" Additional Honors & Awards 2013 Factory Award recipient for successful completion of analysis for process transfer certification data. \n \n2012 Lab Network Award recipient for successful transfer of AMC lab process to AZ site. \n \nRecipient of the \"Undergraduate research excellence\" grant, 2006 \n \nCo-author of a paper in the journal of physical chemistry B entitled \"Cooperative Ordering at Liquid Crystal Interfaces and Its Role in Orientational Memory\" ", "Experience Failure Analysis Engineer Intel Corporation November 2014  \u2013 Present (10 months) Portland, Oregon Area Graduate Research Assistant Microelectronic Research Center January 2011  \u2013  August 2014  (3 years 8 months) Austin, Texas Area Electrical/Electronic Manufacturing Engineering Intern AstroWatt, Inc. May 2009  \u2013  March 2012  (2 years 11 months) Austin, Texas Area Procees deelopment (wet etching, diffusion doping, thin film deposition, photolithography, metallization), process integration, electrical/optical device characterization. Graduate Teaching Assistant The University of Texas at Austin August 2009  \u2013  May 2010  (10 months) Austin, Texas Area Teaching Assistant to Dr. Ben G. Streetman, \"Solid State Electronic Devices\" (EE339) Failure Analysis Engineer Intel Corporation November 2014  \u2013 Present (10 months) Portland, Oregon Area Failure Analysis Engineer Intel Corporation November 2014  \u2013 Present (10 months) Portland, Oregon Area Graduate Research Assistant Microelectronic Research Center January 2011  \u2013  August 2014  (3 years 8 months) Austin, Texas Area Electrical/Electronic Manufacturing Graduate Research Assistant Microelectronic Research Center January 2011  \u2013  August 2014  (3 years 8 months) Austin, Texas Area Electrical/Electronic Manufacturing Engineering Intern AstroWatt, Inc. May 2009  \u2013  March 2012  (2 years 11 months) Austin, Texas Area Procees deelopment (wet etching, diffusion doping, thin film deposition, photolithography, metallization), process integration, electrical/optical device characterization. Engineering Intern AstroWatt, Inc. May 2009  \u2013  March 2012  (2 years 11 months) Austin, Texas Area Procees deelopment (wet etching, diffusion doping, thin film deposition, photolithography, metallization), process integration, electrical/optical device characterization. Graduate Teaching Assistant The University of Texas at Austin August 2009  \u2013  May 2010  (10 months) Austin, Texas Area Teaching Assistant to Dr. Ben G. Streetman, \"Solid State Electronic Devices\" (EE339) Graduate Teaching Assistant The University of Texas at Austin August 2009  \u2013  May 2010  (10 months) Austin, Texas Area Teaching Assistant to Dr. Ben G. Streetman, \"Solid State Electronic Devices\" (EE339) Skills Wet Chemical Etching Surface Treatment Diffusion PECVD Thin Film Coating Photolithography Reactive Ion Etching Sputtering Electron Beam... Thermal Evaporation Metallization RTA Screen Printing Electroplating Process Engineering Solar Cells Electrical Testing Scanning Electron... Spectrophotometry Profilometer Ellipsometry AFM Mask Design XPS Dicing FIB Nanotechnology Device Characterization Nanofabrication Microfabrication Electricity Semiconductor... Thin Films Simulations Electronics Characterization LabVIEW See 22+ \u00a0 \u00a0 See less Skills  Wet Chemical Etching Surface Treatment Diffusion PECVD Thin Film Coating Photolithography Reactive Ion Etching Sputtering Electron Beam... Thermal Evaporation Metallization RTA Screen Printing Electroplating Process Engineering Solar Cells Electrical Testing Scanning Electron... Spectrophotometry Profilometer Ellipsometry AFM Mask Design XPS Dicing FIB Nanotechnology Device Characterization Nanofabrication Microfabrication Electricity Semiconductor... Thin Films Simulations Electronics Characterization LabVIEW See 22+ \u00a0 \u00a0 See less Wet Chemical Etching Surface Treatment Diffusion PECVD Thin Film Coating Photolithography Reactive Ion Etching Sputtering Electron Beam... Thermal Evaporation Metallization RTA Screen Printing Electroplating Process Engineering Solar Cells Electrical Testing Scanning Electron... Spectrophotometry Profilometer Ellipsometry AFM Mask Design XPS Dicing FIB Nanotechnology Device Characterization Nanofabrication Microfabrication Electricity Semiconductor... Thin Films Simulations Electronics Characterization LabVIEW See 22+ \u00a0 \u00a0 See less Wet Chemical Etching Surface Treatment Diffusion PECVD Thin Film Coating Photolithography Reactive Ion Etching Sputtering Electron Beam... Thermal Evaporation Metallization RTA Screen Printing Electroplating Process Engineering Solar Cells Electrical Testing Scanning Electron... Spectrophotometry Profilometer Ellipsometry AFM Mask Design XPS Dicing FIB Nanotechnology Device Characterization Nanofabrication Microfabrication Electricity Semiconductor... Thin Films Simulations Electronics Characterization LabVIEW See 22+ \u00a0 \u00a0 See less Education The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering , 4.0 2011  \u2013 2014 PhD Dissertation - \"Cost Effective High Efficiency Solar Cell\" The University of Texas at Austin Master of Science (M.S.),  Electrical and Electronics Engineering 2006  \u2013 2010 Masters thesis - \"A Low-cost and Novel Method for Fabricating Bifacial Solar Cells\" Jadavpur University BE,  Electronics & Telecommunication Engineering 2001  \u2013 2005 The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering , 4.0 2011  \u2013 2014 PhD Dissertation - \"Cost Effective High Efficiency Solar Cell\" The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering , 4.0 2011  \u2013 2014 PhD Dissertation - \"Cost Effective High Efficiency Solar Cell\" The University of Texas at Austin Doctor of Philosophy (Ph.D.),  Electrical and Electronics Engineering , 4.0 2011  \u2013 2014 PhD Dissertation - \"Cost Effective High Efficiency Solar Cell\" The University of Texas at Austin Master of Science (M.S.),  Electrical and Electronics Engineering 2006  \u2013 2010 Masters thesis - \"A Low-cost and Novel Method for Fabricating Bifacial Solar Cells\" The University of Texas at Austin Master of Science (M.S.),  Electrical and Electronics Engineering 2006  \u2013 2010 Masters thesis - \"A Low-cost and Novel Method for Fabricating Bifacial Solar Cells\" The University of Texas at Austin Master of Science (M.S.),  Electrical and Electronics Engineering 2006  \u2013 2010 Masters thesis - \"A Low-cost and Novel Method for Fabricating Bifacial Solar Cells\" Jadavpur University BE,  Electronics & Telecommunication Engineering 2001  \u2013 2005 Jadavpur University BE,  Electronics & Telecommunication Engineering 2001  \u2013 2005 Jadavpur University BE,  Electronics & Telecommunication Engineering 2001  \u2013 2005 Honors & Awards Dula D. Cockrell Centennial Chair in Engineering scholarship (2009-2010) Dula D. Cockrell Centennial Chair in Engineering scholarship (2009-2010) Dula D. Cockrell Centennial Chair in Engineering scholarship (2009-2010) Dula D. Cockrell Centennial Chair in Engineering scholarship (2009-2010) ", "Experience Senior Hardware Validation Engineer Nokia June 2012  \u2013  September 2012  (4 months) Ulm Area, Germany Research and Development \u2013 Responsible for hardware and reliability design verification through product quality and functionality assurance by appropriate environment and reliability tests. Responsible for producing testing strategies in close cooperation with other development teams and is the primary contact to product programs for all Hardware Validation-related issues starting from product conception, though product development up until mass production. Responsible for requesting and supervising the execution of environmental, reliability and mechanical tests, including failure analysis and results communications with design improvement needs to product programs. Product Reliability Engineer austriamicrosystems May 2007  \u2013  April 2012  (5 years) Austria Qualifications and Reliability Integration - Responsible for the timely and successful qualifications that would include the H35 wafer fab process transfer qualification to TSMC and other device/product/package qualifications on various products (standard linear ICs, ASSPs, and ASICs for commercial, industrial, medical, and automotive companies) starting from the qualification scope definition (based on JEDEC and AEC standards), managing the reliability testing (HTOL, HAST, uHAST/AC, TC, ESD/LU, etc.), up to production release, including the execution of documentation and Advance Product Quality Planning (APQP), Failure Mode and Effects Analysis (FMEA), Production Part Approval Process (PPAP), Production Control Plan, etc.  \n \nFailure Analysis \u2013 responsible for performing physical and electrical failure analysis of integrated circuits for external and internal customers (design, wafer fabrication, test, etc.) through various failure analysis techniques, electrical verification and reliability testing to determine the device conformance to specifications and identify the failure mechanism and root cause. Responsible for the execution of the 8D problem solving process to resolve accepted failures caused by process/material problems within the company and write the 8D reports to close the issue with customers.  \n \nTool Ownership - Equipment owner for the following tools and is responsible for providing training and support to target users and ensuring that the equipment is problem-free: TDR, Phoenix Manual Polisher and the Laser Sesame 1000. Enabled the release of Cu-wire FA techniques by developing decapsulation recipes and proliferating those recipes through training.  \n \nProduction Dry-Bake Reduction Program - Enabled production cost reduction through dry-bake time evaluation. Product Quality and Reliability Engineer Intel Corporation November 2005  \u2013  March 2007  (1 year 5 months) Philippines Test Field - Dothan Test Hub and Test Disposition Chair and is responsible for product health management and monitors across sites. Drove indicators/actions including optimizing EQA skiplot requirements for Dothan through data sharing. Led and initiated EQA elimination for Dothan T&L/ICP/Retail Sku for both C&D steppings across all packages (FCPGA4/FCBGA4/FCBGA4 Lead-free) across sites. \n \nSustaining Field - Dothan/Prescott/Banias/Tualatin/Coppermine Test Q&R owner and is responsible for driving proactive/timely resolution/containment/disposition of multiple SBL/EQA related issues/excursions across sites through commonality and failure analysis. Identified and implemented rootcause, rootcause-fixes, corrective actions and preventive actions for multiple issues/excursions including product qualification across sites. Responsible for establishing and delivering effective improvements on SBL/EQA. Responsible for ensuring products shipped to customers meet communicated specifications with no reliability concerns.  \n \nBurn-In Field - Responsible for generating Burn-In (BI) recipes, which incorporates the proper BI stress conditions (e.g. BI voltage, BI temperature, BI time) effectively eliminating units that might give quality and reliability issues to the customers.  \n \nCE! Methodology Audit - Q&R CE! Methodology Audit focal person for the Philippines. Part of the review body for the SBL, EQA and CSM CE! Methodology checklists and is responsible for addressing potential gaps. Responsible for cross-site and local audit on Dothan, Prescott and Banias for SBL/EQA. Identified and implemented action plans for audit findings and gaps closure. Senior Failure Analysis Engineer Intel Corporation May 2003  \u2013  November 2005  (2 years 7 months) Philippines Prescott Failure Analysis/Fault Isolation Product owner and is responsible for the continuous Failure Analysis/Fault Isolation support to CMO and Virtual Factory by actively checking for updates on tools and capabilities from VF and FITD. Supports new microprocessor product FA/FI readiness and competency. Performs in-depth die level failure analysis and fault isolation on microprocessor products that provided PRQ grant and HVM ramp. Design Platforms Intel Corporation January 2003  \u2013  April 2003  (4 months) Oregon Low-Yield Analysis and Root Cause Team - Supported Prescott circuit/design correctness/marginalities on all 1st-order 1262 process low yield issues. Supported P1262 Program, Product Engineering, QRE and Scan/DFT/DFD Debug. Provided expert pattern resource for Prescott debug effort including pattern generation for LYA/Special circuits for circuit/process debug. \n \nPattern Debug Team - Supported the resolution of logic mismatches on the HVM testers (FT & ST). Enabled the Prescott HVM ramp by delivering high coverage tests to the Product Engineers for eventual release as a HVM test suite: delivered the Baby-Steps tests that helped isolate/identify problems in the processor reset sequence up to first xxADS during first boot on the HVM testers. Senior Failure Analysis Engineer Intel Corporation November 2002  \u2013  December 2002  (2 months) Philippines Supported new microprocessor product FA/FI readiness and competency. Design Platforms Intel Corporation January 2002  \u2013  October 2002  (10 months) Oregon Design for Testability Pioneering Team - Pioneered DFT Tools and Methodology. Provided 1st non-DA feedback to tool developers on flow capability and usability. Verified tool capabilities that are needed in execution, benchmark effort for tool usage, identify tool barriers/improvements, make execution recommendations, and refine execution plans. \n \nFault Grading Early Execution Team \u2013 Provided feedback on FG tools, modeling, DFT and test methodology. Evaluated effectiveness of test observation, existing test content and enabled opportunistic early test content development. Measured baseline coverage to jump start post TO focused test writing and selected compact early A-step production test lists. \n \nTestability Verification Team \u2013 Provided early feedback on testability attributes of design, and track progress against test plans and test requirements. Enabled testability convergence and identify coverage gaps, managed boundaries between test methods and enabled test content development. \n \nModel Generation and Execution Team \u2013 Developed and delivered validated Prescott Test Content for first Si and enable post-Si production test content development by DFT Model Generation, running and maintaining MB FG jobs, TestGen Jobs and doing MB Testability Analysis Failure Analysis Engineer Intel Corporation August 2000  \u2013  December 2001  (1 year 5 months) Philippines Performed in-depth die level failure analysis and fault isolation on microprocessor products. Senior Hardware Validation Engineer Nokia June 2012  \u2013  September 2012  (4 months) Ulm Area, Germany Research and Development \u2013 Responsible for hardware and reliability design verification through product quality and functionality assurance by appropriate environment and reliability tests. Responsible for producing testing strategies in close cooperation with other development teams and is the primary contact to product programs for all Hardware Validation-related issues starting from product conception, though product development up until mass production. Responsible for requesting and supervising the execution of environmental, reliability and mechanical tests, including failure analysis and results communications with design improvement needs to product programs. Senior Hardware Validation Engineer Nokia June 2012  \u2013  September 2012  (4 months) Ulm Area, Germany Research and Development \u2013 Responsible for hardware and reliability design verification through product quality and functionality assurance by appropriate environment and reliability tests. Responsible for producing testing strategies in close cooperation with other development teams and is the primary contact to product programs for all Hardware Validation-related issues starting from product conception, though product development up until mass production. Responsible for requesting and supervising the execution of environmental, reliability and mechanical tests, including failure analysis and results communications with design improvement needs to product programs. Product Reliability Engineer austriamicrosystems May 2007  \u2013  April 2012  (5 years) Austria Qualifications and Reliability Integration - Responsible for the timely and successful qualifications that would include the H35 wafer fab process transfer qualification to TSMC and other device/product/package qualifications on various products (standard linear ICs, ASSPs, and ASICs for commercial, industrial, medical, and automotive companies) starting from the qualification scope definition (based on JEDEC and AEC standards), managing the reliability testing (HTOL, HAST, uHAST/AC, TC, ESD/LU, etc.), up to production release, including the execution of documentation and Advance Product Quality Planning (APQP), Failure Mode and Effects Analysis (FMEA), Production Part Approval Process (PPAP), Production Control Plan, etc.  \n \nFailure Analysis \u2013 responsible for performing physical and electrical failure analysis of integrated circuits for external and internal customers (design, wafer fabrication, test, etc.) through various failure analysis techniques, electrical verification and reliability testing to determine the device conformance to specifications and identify the failure mechanism and root cause. Responsible for the execution of the 8D problem solving process to resolve accepted failures caused by process/material problems within the company and write the 8D reports to close the issue with customers.  \n \nTool Ownership - Equipment owner for the following tools and is responsible for providing training and support to target users and ensuring that the equipment is problem-free: TDR, Phoenix Manual Polisher and the Laser Sesame 1000. Enabled the release of Cu-wire FA techniques by developing decapsulation recipes and proliferating those recipes through training.  \n \nProduction Dry-Bake Reduction Program - Enabled production cost reduction through dry-bake time evaluation. Product Reliability Engineer austriamicrosystems May 2007  \u2013  April 2012  (5 years) Austria Qualifications and Reliability Integration - Responsible for the timely and successful qualifications that would include the H35 wafer fab process transfer qualification to TSMC and other device/product/package qualifications on various products (standard linear ICs, ASSPs, and ASICs for commercial, industrial, medical, and automotive companies) starting from the qualification scope definition (based on JEDEC and AEC standards), managing the reliability testing (HTOL, HAST, uHAST/AC, TC, ESD/LU, etc.), up to production release, including the execution of documentation and Advance Product Quality Planning (APQP), Failure Mode and Effects Analysis (FMEA), Production Part Approval Process (PPAP), Production Control Plan, etc.  \n \nFailure Analysis \u2013 responsible for performing physical and electrical failure analysis of integrated circuits for external and internal customers (design, wafer fabrication, test, etc.) through various failure analysis techniques, electrical verification and reliability testing to determine the device conformance to specifications and identify the failure mechanism and root cause. Responsible for the execution of the 8D problem solving process to resolve accepted failures caused by process/material problems within the company and write the 8D reports to close the issue with customers.  \n \nTool Ownership - Equipment owner for the following tools and is responsible for providing training and support to target users and ensuring that the equipment is problem-free: TDR, Phoenix Manual Polisher and the Laser Sesame 1000. Enabled the release of Cu-wire FA techniques by developing decapsulation recipes and proliferating those recipes through training.  \n \nProduction Dry-Bake Reduction Program - Enabled production cost reduction through dry-bake time evaluation. Product Quality and Reliability Engineer Intel Corporation November 2005  \u2013  March 2007  (1 year 5 months) Philippines Test Field - Dothan Test Hub and Test Disposition Chair and is responsible for product health management and monitors across sites. Drove indicators/actions including optimizing EQA skiplot requirements for Dothan through data sharing. Led and initiated EQA elimination for Dothan T&L/ICP/Retail Sku for both C&D steppings across all packages (FCPGA4/FCBGA4/FCBGA4 Lead-free) across sites. \n \nSustaining Field - Dothan/Prescott/Banias/Tualatin/Coppermine Test Q&R owner and is responsible for driving proactive/timely resolution/containment/disposition of multiple SBL/EQA related issues/excursions across sites through commonality and failure analysis. Identified and implemented rootcause, rootcause-fixes, corrective actions and preventive actions for multiple issues/excursions including product qualification across sites. Responsible for establishing and delivering effective improvements on SBL/EQA. Responsible for ensuring products shipped to customers meet communicated specifications with no reliability concerns.  \n \nBurn-In Field - Responsible for generating Burn-In (BI) recipes, which incorporates the proper BI stress conditions (e.g. BI voltage, BI temperature, BI time) effectively eliminating units that might give quality and reliability issues to the customers.  \n \nCE! Methodology Audit - Q&R CE! Methodology Audit focal person for the Philippines. Part of the review body for the SBL, EQA and CSM CE! Methodology checklists and is responsible for addressing potential gaps. Responsible for cross-site and local audit on Dothan, Prescott and Banias for SBL/EQA. Identified and implemented action plans for audit findings and gaps closure. Product Quality and Reliability Engineer Intel Corporation November 2005  \u2013  March 2007  (1 year 5 months) Philippines Test Field - Dothan Test Hub and Test Disposition Chair and is responsible for product health management and monitors across sites. Drove indicators/actions including optimizing EQA skiplot requirements for Dothan through data sharing. Led and initiated EQA elimination for Dothan T&L/ICP/Retail Sku for both C&D steppings across all packages (FCPGA4/FCBGA4/FCBGA4 Lead-free) across sites. \n \nSustaining Field - Dothan/Prescott/Banias/Tualatin/Coppermine Test Q&R owner and is responsible for driving proactive/timely resolution/containment/disposition of multiple SBL/EQA related issues/excursions across sites through commonality and failure analysis. Identified and implemented rootcause, rootcause-fixes, corrective actions and preventive actions for multiple issues/excursions including product qualification across sites. Responsible for establishing and delivering effective improvements on SBL/EQA. Responsible for ensuring products shipped to customers meet communicated specifications with no reliability concerns.  \n \nBurn-In Field - Responsible for generating Burn-In (BI) recipes, which incorporates the proper BI stress conditions (e.g. BI voltage, BI temperature, BI time) effectively eliminating units that might give quality and reliability issues to the customers.  \n \nCE! Methodology Audit - Q&R CE! Methodology Audit focal person for the Philippines. Part of the review body for the SBL, EQA and CSM CE! Methodology checklists and is responsible for addressing potential gaps. Responsible for cross-site and local audit on Dothan, Prescott and Banias for SBL/EQA. Identified and implemented action plans for audit findings and gaps closure. Senior Failure Analysis Engineer Intel Corporation May 2003  \u2013  November 2005  (2 years 7 months) Philippines Prescott Failure Analysis/Fault Isolation Product owner and is responsible for the continuous Failure Analysis/Fault Isolation support to CMO and Virtual Factory by actively checking for updates on tools and capabilities from VF and FITD. Supports new microprocessor product FA/FI readiness and competency. Performs in-depth die level failure analysis and fault isolation on microprocessor products that provided PRQ grant and HVM ramp. Senior Failure Analysis Engineer Intel Corporation May 2003  \u2013  November 2005  (2 years 7 months) Philippines Prescott Failure Analysis/Fault Isolation Product owner and is responsible for the continuous Failure Analysis/Fault Isolation support to CMO and Virtual Factory by actively checking for updates on tools and capabilities from VF and FITD. Supports new microprocessor product FA/FI readiness and competency. Performs in-depth die level failure analysis and fault isolation on microprocessor products that provided PRQ grant and HVM ramp. Design Platforms Intel Corporation January 2003  \u2013  April 2003  (4 months) Oregon Low-Yield Analysis and Root Cause Team - Supported Prescott circuit/design correctness/marginalities on all 1st-order 1262 process low yield issues. Supported P1262 Program, Product Engineering, QRE and Scan/DFT/DFD Debug. Provided expert pattern resource for Prescott debug effort including pattern generation for LYA/Special circuits for circuit/process debug. \n \nPattern Debug Team - Supported the resolution of logic mismatches on the HVM testers (FT & ST). Enabled the Prescott HVM ramp by delivering high coverage tests to the Product Engineers for eventual release as a HVM test suite: delivered the Baby-Steps tests that helped isolate/identify problems in the processor reset sequence up to first xxADS during first boot on the HVM testers. Design Platforms Intel Corporation January 2003  \u2013  April 2003  (4 months) Oregon Low-Yield Analysis and Root Cause Team - Supported Prescott circuit/design correctness/marginalities on all 1st-order 1262 process low yield issues. Supported P1262 Program, Product Engineering, QRE and Scan/DFT/DFD Debug. Provided expert pattern resource for Prescott debug effort including pattern generation for LYA/Special circuits for circuit/process debug. \n \nPattern Debug Team - Supported the resolution of logic mismatches on the HVM testers (FT & ST). Enabled the Prescott HVM ramp by delivering high coverage tests to the Product Engineers for eventual release as a HVM test suite: delivered the Baby-Steps tests that helped isolate/identify problems in the processor reset sequence up to first xxADS during first boot on the HVM testers. Senior Failure Analysis Engineer Intel Corporation November 2002  \u2013  December 2002  (2 months) Philippines Supported new microprocessor product FA/FI readiness and competency. Senior Failure Analysis Engineer Intel Corporation November 2002  \u2013  December 2002  (2 months) Philippines Supported new microprocessor product FA/FI readiness and competency. Design Platforms Intel Corporation January 2002  \u2013  October 2002  (10 months) Oregon Design for Testability Pioneering Team - Pioneered DFT Tools and Methodology. Provided 1st non-DA feedback to tool developers on flow capability and usability. Verified tool capabilities that are needed in execution, benchmark effort for tool usage, identify tool barriers/improvements, make execution recommendations, and refine execution plans. \n \nFault Grading Early Execution Team \u2013 Provided feedback on FG tools, modeling, DFT and test methodology. Evaluated effectiveness of test observation, existing test content and enabled opportunistic early test content development. Measured baseline coverage to jump start post TO focused test writing and selected compact early A-step production test lists. \n \nTestability Verification Team \u2013 Provided early feedback on testability attributes of design, and track progress against test plans and test requirements. Enabled testability convergence and identify coverage gaps, managed boundaries between test methods and enabled test content development. \n \nModel Generation and Execution Team \u2013 Developed and delivered validated Prescott Test Content for first Si and enable post-Si production test content development by DFT Model Generation, running and maintaining MB FG jobs, TestGen Jobs and doing MB Testability Analysis Design Platforms Intel Corporation January 2002  \u2013  October 2002  (10 months) Oregon Design for Testability Pioneering Team - Pioneered DFT Tools and Methodology. Provided 1st non-DA feedback to tool developers on flow capability and usability. Verified tool capabilities that are needed in execution, benchmark effort for tool usage, identify tool barriers/improvements, make execution recommendations, and refine execution plans. \n \nFault Grading Early Execution Team \u2013 Provided feedback on FG tools, modeling, DFT and test methodology. Evaluated effectiveness of test observation, existing test content and enabled opportunistic early test content development. Measured baseline coverage to jump start post TO focused test writing and selected compact early A-step production test lists. \n \nTestability Verification Team \u2013 Provided early feedback on testability attributes of design, and track progress against test plans and test requirements. Enabled testability convergence and identify coverage gaps, managed boundaries between test methods and enabled test content development. \n \nModel Generation and Execution Team \u2013 Developed and delivered validated Prescott Test Content for first Si and enable post-Si production test content development by DFT Model Generation, running and maintaining MB FG jobs, TestGen Jobs and doing MB Testability Analysis Failure Analysis Engineer Intel Corporation August 2000  \u2013  December 2001  (1 year 5 months) Philippines Performed in-depth die level failure analysis and fault isolation on microprocessor products. Failure Analysis Engineer Intel Corporation August 2000  \u2013  December 2001  (1 year 5 months) Philippines Performed in-depth die level failure analysis and fault isolation on microprocessor products. Skills Failure Mechanism Based... Standard Product and... C/C++ Mace Perl Assembly Language HTML Industrial Automation... P6 and P4P Intel... Failing... DFT/Bus and TAP Analysis SRAM/LYA CSIM/Blast/BAT Verilog/Schematics VHDL/iHDL Pattern Generation and... IMS FT Tester Interface Allegro Knights DB UNIX SEM FIB IREM Data Extraction and... Experimental Design Methodology Develeopment Excursion Management 8D Problem Solving Physical Failure... Fault Isolation Reliability Engineering Project Management Stakeholder Management FMEA New Product Validation Design of Experiments IC Yield Failure Analysis R&D ASIC Debugging Electronics Semiconductors Semiconductor Industry Product Engineering Testing See 32+ \u00a0 \u00a0 See less Skills  Failure Mechanism Based... Standard Product and... C/C++ Mace Perl Assembly Language HTML Industrial Automation... P6 and P4P Intel... Failing... DFT/Bus and TAP Analysis SRAM/LYA CSIM/Blast/BAT Verilog/Schematics VHDL/iHDL Pattern Generation and... IMS FT Tester Interface Allegro Knights DB UNIX SEM FIB IREM Data Extraction and... Experimental Design Methodology Develeopment Excursion Management 8D Problem Solving Physical Failure... Fault Isolation Reliability Engineering Project Management Stakeholder Management FMEA New Product Validation Design of Experiments IC Yield Failure Analysis R&D ASIC Debugging Electronics Semiconductors Semiconductor Industry Product Engineering Testing See 32+ \u00a0 \u00a0 See less Failure Mechanism Based... Standard Product and... C/C++ Mace Perl Assembly Language HTML Industrial Automation... P6 and P4P Intel... Failing... DFT/Bus and TAP Analysis SRAM/LYA CSIM/Blast/BAT Verilog/Schematics VHDL/iHDL Pattern Generation and... IMS FT Tester Interface Allegro Knights DB UNIX SEM FIB IREM Data Extraction and... Experimental Design Methodology Develeopment Excursion Management 8D Problem Solving Physical Failure... Fault Isolation Reliability Engineering Project Management Stakeholder Management FMEA New Product Validation Design of Experiments IC Yield Failure Analysis R&D ASIC Debugging Electronics Semiconductors Semiconductor Industry Product Engineering Testing See 32+ \u00a0 \u00a0 See less Failure Mechanism Based... Standard Product and... C/C++ Mace Perl Assembly Language HTML Industrial Automation... P6 and P4P Intel... Failing... DFT/Bus and TAP Analysis SRAM/LYA CSIM/Blast/BAT Verilog/Schematics VHDL/iHDL Pattern Generation and... IMS FT Tester Interface Allegro Knights DB UNIX SEM FIB IREM Data Extraction and... Experimental Design Methodology Develeopment Excursion Management 8D Problem Solving Physical Failure... Fault Isolation Reliability Engineering Project Management Stakeholder Management FMEA New Product Validation Design of Experiments IC Yield Failure Analysis R&D ASIC Debugging Electronics Semiconductors Semiconductor Industry Product Engineering Testing See 32+ \u00a0 \u00a0 See less Education University of the Philippines Bachelor of Science,  Electronics and Communications Engineering 1994  \u2013 2000 University Scholar \u2013 2nd semester, AY 1999-2000  \nCollege Scholar - 1st semester, AY 1999-2000; Colegio de San Juan de Letran High School 1990  \u2013 1994 Salutatorian; Graduated with the highest GWA; Belonged to the top 1 percent of the 1994 NCEE/NSAT Results; Consistent Honor Student \u2013 1990-1994; Recognitions received: Leadership Award, Mercury Drug Excellence in Math, Mercury Drug Excellence in Science, De Porres Award, Best in Math, Best in Science, Arts Award, Conduct Award, Effort Award, Loyalty Award University of the Philippines Bachelor of Science,  Electronics and Communications Engineering 1994  \u2013 2000 University Scholar \u2013 2nd semester, AY 1999-2000  \nCollege Scholar - 1st semester, AY 1999-2000; University of the Philippines Bachelor of Science,  Electronics and Communications Engineering 1994  \u2013 2000 University Scholar \u2013 2nd semester, AY 1999-2000  \nCollege Scholar - 1st semester, AY 1999-2000; University of the Philippines Bachelor of Science,  Electronics and Communications Engineering 1994  \u2013 2000 University Scholar \u2013 2nd semester, AY 1999-2000  \nCollege Scholar - 1st semester, AY 1999-2000; Colegio de San Juan de Letran High School 1990  \u2013 1994 Salutatorian; Graduated with the highest GWA; Belonged to the top 1 percent of the 1994 NCEE/NSAT Results; Consistent Honor Student \u2013 1990-1994; Recognitions received: Leadership Award, Mercury Drug Excellence in Math, Mercury Drug Excellence in Science, De Porres Award, Best in Math, Best in Science, Arts Award, Conduct Award, Effort Award, Loyalty Award Colegio de San Juan de Letran High School 1990  \u2013 1994 Salutatorian; Graduated with the highest GWA; Belonged to the top 1 percent of the 1994 NCEE/NSAT Results; Consistent Honor Student \u2013 1990-1994; Recognitions received: Leadership Award, Mercury Drug Excellence in Math, Mercury Drug Excellence in Science, De Porres Award, Best in Math, Best in Science, Arts Award, Conduct Award, Effort Award, Loyalty Award Colegio de San Juan de Letran High School 1990  \u2013 1994 Salutatorian; Graduated with the highest GWA; Belonged to the top 1 percent of the 1994 NCEE/NSAT Results; Consistent Honor Student \u2013 1990-1994; Recognitions received: Leadership Award, Mercury Drug Excellence in Math, Mercury Drug Excellence in Science, De Porres Award, Best in Math, Best in Science, Arts Award, Conduct Award, Effort Award, Loyalty Award Honors & Awards Best in Oral Presentation Intel Philippines Quality and Reliability Symposium 2003 Best in Oral Presentation Intel Philippines Technical Symposium 2003 Best in Oral Presentation Intel Philippines Quality and Reliability Symposium 2003 Best in Oral Presentation Intel Philippines Quality and Reliability Symposium 2003 Best in Oral Presentation Intel Philippines Quality and Reliability Symposium 2003 Best in Oral Presentation Intel Philippines Technical Symposium 2003 Best in Oral Presentation Intel Philippines Technical Symposium 2003 Best in Oral Presentation Intel Philippines Technical Symposium 2003 ", "Experience Failure Analysis Engineer Intel Corporation May 2010  \u2013 Present (5 years 4 months) Kulim, Malaysia Internship Freescale Semiconductor Malaysia December 2008  \u2013  May 2009  (6 months) Failure Analysis Engineer Intel Corporation May 2010  \u2013 Present (5 years 4 months) Kulim, Malaysia Failure Analysis Engineer Intel Corporation May 2010  \u2013 Present (5 years 4 months) Kulim, Malaysia Internship Freescale Semiconductor Malaysia December 2008  \u2013  May 2009  (6 months) Internship Freescale Semiconductor Malaysia December 2008  \u2013  May 2009  (6 months) Skills Semiconductors Powder X-ray Diffraction Design of Experiments Matlab Simulations IC Characterization Yield Microelectronics SPC JMP Skills  Semiconductors Powder X-ray Diffraction Design of Experiments Matlab Simulations IC Characterization Yield Microelectronics SPC JMP Semiconductors Powder X-ray Diffraction Design of Experiments Matlab Simulations IC Characterization Yield Microelectronics SPC JMP Semiconductors Powder X-ray Diffraction Design of Experiments Matlab Simulations IC Characterization Yield Microelectronics SPC JMP Education 2006  \u2013 2010 Keat Hwa 2006  \u2013 2010 2006  \u2013 2010 2006  \u2013 2010 Keat Hwa Keat Hwa Keat Hwa ", "Summary PhD in Materials Science and Engineering. Highly motivated, experienced materials scientists with a strong background in metallurgy. Proficient in materials characterization techniques; excellent hands-on skills on SEM, XRD, EBSD, etc. More than 4 years of solid experience in reliability assessments (thermal cycling, shock performance, etc.) of electronic packages. \n \nSpecialties: SEM, EBSD, XRD, TEM, EDS; Matlab; C programming; R programming (for statistics); electronic packaging reliability assessment Summary PhD in Materials Science and Engineering. Highly motivated, experienced materials scientists with a strong background in metallurgy. Proficient in materials characterization techniques; excellent hands-on skills on SEM, XRD, EBSD, etc. More than 4 years of solid experience in reliability assessments (thermal cycling, shock performance, etc.) of electronic packages. \n \nSpecialties: SEM, EBSD, XRD, TEM, EDS; Matlab; C programming; R programming (for statistics); electronic packaging reliability assessment PhD in Materials Science and Engineering. Highly motivated, experienced materials scientists with a strong background in metallurgy. Proficient in materials characterization techniques; excellent hands-on skills on SEM, XRD, EBSD, etc. More than 4 years of solid experience in reliability assessments (thermal cycling, shock performance, etc.) of electronic packages. \n \nSpecialties: SEM, EBSD, XRD, TEM, EDS; Matlab; C programming; R programming (for statistics); electronic packaging reliability assessment PhD in Materials Science and Engineering. Highly motivated, experienced materials scientists with a strong background in metallurgy. Proficient in materials characterization techniques; excellent hands-on skills on SEM, XRD, EBSD, etc. More than 4 years of solid experience in reliability assessments (thermal cycling, shock performance, etc.) of electronic packages. \n \nSpecialties: SEM, EBSD, XRD, TEM, EDS; Matlab; C programming; R programming (for statistics); electronic packaging reliability assessment Experience Failure Analysis Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Board Level Interconnect Failure Analysis supporting technology development across different platforms Research Assistant Michigan State University September 2008  \u2013  December 2012  (4 years 4 months) \u2022 Proposed and experimentally verified \u201ccontinuous recrystallization\u201d mechanism and its role on the failure of lead-free solders in electronic packages.  \n \n\u2022 Systematically demonstrated microstructure evolution and fracture development during thermal cycling in solder joints using SEM, EBSD, BSE, etc. \n \n\u2022 Analyzed deformation behavior and reliability of lead-free solder joint under monotonic shear and high-G shock testing conditions R&D internship Oak Ridge National Laboratory July 2011  \u2013  October 2011  (4 months) Initiated a new way to study the failure mechanisms of large-area lead-free solder joints in high temperature electronic applications (power electronics, electric vehicles, etc.) Study abroad Arts et M\u00e9tiers ParisTech February 2008  \u2013  May 2008  (4 months) Angers Area, France Analysis of severe plastic deformation behaviors of aluminum alloys by equal channel angular extrusion (ECAE) Reliability Engineer Internship Shanghai L-S Light-Alloy Products Co., Ltd. July 2007  \u2013  August 2007  (2 months) Optimized the aluminum die-casting processes and reduced the defect rate in the \u201cModel-Y\u201d bracket for Volkswagen vehicles Undergraduate research assistant National Engineering Center of Light Alloy Net Forming, Shanghai September 2006  \u2013  May 2007  (9 months) Strength enhancement of Mg-Gd-Y magnesium alloys by equal channel angular extrusion (ECAE) Failure Analysis Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Board Level Interconnect Failure Analysis supporting technology development across different platforms Failure Analysis Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Board Level Interconnect Failure Analysis supporting technology development across different platforms Research Assistant Michigan State University September 2008  \u2013  December 2012  (4 years 4 months) \u2022 Proposed and experimentally verified \u201ccontinuous recrystallization\u201d mechanism and its role on the failure of lead-free solders in electronic packages.  \n \n\u2022 Systematically demonstrated microstructure evolution and fracture development during thermal cycling in solder joints using SEM, EBSD, BSE, etc. \n \n\u2022 Analyzed deformation behavior and reliability of lead-free solder joint under monotonic shear and high-G shock testing conditions Research Assistant Michigan State University September 2008  \u2013  December 2012  (4 years 4 months) \u2022 Proposed and experimentally verified \u201ccontinuous recrystallization\u201d mechanism and its role on the failure of lead-free solders in electronic packages.  \n \n\u2022 Systematically demonstrated microstructure evolution and fracture development during thermal cycling in solder joints using SEM, EBSD, BSE, etc. \n \n\u2022 Analyzed deformation behavior and reliability of lead-free solder joint under monotonic shear and high-G shock testing conditions R&D internship Oak Ridge National Laboratory July 2011  \u2013  October 2011  (4 months) Initiated a new way to study the failure mechanisms of large-area lead-free solder joints in high temperature electronic applications (power electronics, electric vehicles, etc.) R&D internship Oak Ridge National Laboratory July 2011  \u2013  October 2011  (4 months) Initiated a new way to study the failure mechanisms of large-area lead-free solder joints in high temperature electronic applications (power electronics, electric vehicles, etc.) Study abroad Arts et M\u00e9tiers ParisTech February 2008  \u2013  May 2008  (4 months) Angers Area, France Analysis of severe plastic deformation behaviors of aluminum alloys by equal channel angular extrusion (ECAE) Study abroad Arts et M\u00e9tiers ParisTech February 2008  \u2013  May 2008  (4 months) Angers Area, France Analysis of severe plastic deformation behaviors of aluminum alloys by equal channel angular extrusion (ECAE) Reliability Engineer Internship Shanghai L-S Light-Alloy Products Co., Ltd. July 2007  \u2013  August 2007  (2 months) Optimized the aluminum die-casting processes and reduced the defect rate in the \u201cModel-Y\u201d bracket for Volkswagen vehicles Reliability Engineer Internship Shanghai L-S Light-Alloy Products Co., Ltd. July 2007  \u2013  August 2007  (2 months) Optimized the aluminum die-casting processes and reduced the defect rate in the \u201cModel-Y\u201d bracket for Volkswagen vehicles Undergraduate research assistant National Engineering Center of Light Alloy Net Forming, Shanghai September 2006  \u2013  May 2007  (9 months) Strength enhancement of Mg-Gd-Y magnesium alloys by equal channel angular extrusion (ECAE) Undergraduate research assistant National Engineering Center of Light Alloy Net Forming, Shanghai September 2006  \u2013  May 2007  (9 months) Strength enhancement of Mg-Gd-Y magnesium alloys by equal channel angular extrusion (ECAE) Languages English Chinese English Chinese English Chinese Skills SEM EBSD XRD EDS TEM Matlab C programing R programming (for... Powder X-ray Diffraction Characterization Metallurgy Metallography Failure Analysis Materials Science Skills  SEM EBSD XRD EDS TEM Matlab C programing R programming (for... Powder X-ray Diffraction Characterization Metallurgy Metallography Failure Analysis Materials Science SEM EBSD XRD EDS TEM Matlab C programing R programming (for... Powder X-ray Diffraction Characterization Metallurgy Metallography Failure Analysis Materials Science SEM EBSD XRD EDS TEM Matlab C programing R programming (for... Powder X-ray Diffraction Characterization Metallurgy Metallography Failure Analysis Materials Science Education Michigan State University PhD,  Materials Science and Engineering 2008  \u2013 2012 Arts et M\u00e9tiers ParisTech Study abroad,  Materials Science and Engineering 2008  \u2013 2008 Shanghai Jiao Tong University BE,  Materials Science and Engineering 2004  \u2013 2008 Michigan State University PhD,  Materials Science and Engineering 2008  \u2013 2012 Michigan State University PhD,  Materials Science and Engineering 2008  \u2013 2012 Michigan State University PhD,  Materials Science and Engineering 2008  \u2013 2012 Arts et M\u00e9tiers ParisTech Study abroad,  Materials Science and Engineering 2008  \u2013 2008 Arts et M\u00e9tiers ParisTech Study abroad,  Materials Science and Engineering 2008  \u2013 2008 Arts et M\u00e9tiers ParisTech Study abroad,  Materials Science and Engineering 2008  \u2013 2008 Shanghai Jiao Tong University BE,  Materials Science and Engineering 2004  \u2013 2008 Shanghai Jiao Tong University BE,  Materials Science and Engineering 2004  \u2013 2008 Shanghai Jiao Tong University BE,  Materials Science and Engineering 2004  \u2013 2008 Honors & Awards HERE Program Research Fellowship ORISE July 2011 The fellowship is awarded to selected students to perform cutting edge research projects at Oak Ridge National Laboratory. Excellent student of Shanghai Shanghai Municipal Education Commission December 2006 This is awarded annually to college students in Shanghai with outstanding performance in both academic and social activities. Only 15 students from Shanghai Jiao Tong University was awarded in year 2006. HERE Program Research Fellowship ORISE July 2011 The fellowship is awarded to selected students to perform cutting edge research projects at Oak Ridge National Laboratory. HERE Program Research Fellowship ORISE July 2011 The fellowship is awarded to selected students to perform cutting edge research projects at Oak Ridge National Laboratory. HERE Program Research Fellowship ORISE July 2011 The fellowship is awarded to selected students to perform cutting edge research projects at Oak Ridge National Laboratory. Excellent student of Shanghai Shanghai Municipal Education Commission December 2006 This is awarded annually to college students in Shanghai with outstanding performance in both academic and social activities. Only 15 students from Shanghai Jiao Tong University was awarded in year 2006. Excellent student of Shanghai Shanghai Municipal Education Commission December 2006 This is awarded annually to college students in Shanghai with outstanding performance in both academic and social activities. Only 15 students from Shanghai Jiao Tong University was awarded in year 2006. Excellent student of Shanghai Shanghai Municipal Education Commission December 2006 This is awarded annually to college students in Shanghai with outstanding performance in both academic and social activities. Only 15 students from Shanghai Jiao Tong University was awarded in year 2006. ", "Summary I\u2019m looking for a challenging job in hi-tech industry, especially jobs related to R&D, analytical lab or electronic device manufacturing in an international company. I have 7-year experience working for international organizations both in research and high-volume manufacturing environments in different countries. I\u2019m holding a strong background and knowledge on all aspects of a research and analytical lab (tools, techniques, business process, and lab operation) Summary I\u2019m looking for a challenging job in hi-tech industry, especially jobs related to R&D, analytical lab or electronic device manufacturing in an international company. I have 7-year experience working for international organizations both in research and high-volume manufacturing environments in different countries. I\u2019m holding a strong background and knowledge on all aspects of a research and analytical lab (tools, techniques, business process, and lab operation) I\u2019m looking for a challenging job in hi-tech industry, especially jobs related to R&D, analytical lab or electronic device manufacturing in an international company. I have 7-year experience working for international organizations both in research and high-volume manufacturing environments in different countries. I\u2019m holding a strong background and knowledge on all aspects of a research and analytical lab (tools, techniques, business process, and lab operation) I\u2019m looking for a challenging job in hi-tech industry, especially jobs related to R&D, analytical lab or electronic device manufacturing in an international company. I have 7-year experience working for international organizations both in research and high-volume manufacturing environments in different countries. I\u2019m holding a strong background and knowledge on all aspects of a research and analytical lab (tools, techniques, business process, and lab operation) Experience Senior Failure Analysis Engineer Intel Products Vietnam March 2014  \u2013 Present (1 year 6 months) ho chi minh city - Introducing new FA capabilities and tools for new and future packaging technologies and product lines. Leading FA NPI (new product introduction) activities for key products (PCH chipset; tablet, phone, and mobile device SoC). \n- Technical leadership pipeline member focusing on material science and failure analysis to help the factory build technical competency. Actively and proactively participate in task force activities to solve production issues (yield improvement, quality and reliability excursions, etc.). \n- Training and coaching team members on FA techniques and BKMs (best known methods), electronic packaging manufacturing process, and material analysis. Failure Analysis Engineer Intel Corporation September 2013  \u2013  March 2014  (7 months) kulim, malaysia - Worked in Intel Malaysia as FA integrator for new product introduction, the first tablet SoC being assembled and tested in Vietnam. \n- Introduced new tools and FA capabilities to support new products and technologies. Failure Analysis Engineer Intel Corporation March 2011  \u2013  April 2013  (2 years 2 months) saigon hitech park, district 9, ho chi minh city, vietnam -Worked as an electronic packaging failure analysis engineer supporting Assembly and Test Manufacturing. \n- Cooperated with other engineering groups for low yield, quality and reliability problem solving focusing on failure mechanism, root-cause identification, material analysis, DOE. \n- Created FA best known methods (BKM) such as SEM and FIB applications, wet chemical etching BKMs, etc. \n- Trained new FAE and technicians in key FA techniques and tool operation. \n- Worked as FA integrator for several PCH new product introductions (NPI) Researcher Korea Institute of Ceramic Engineering and Technology February 2010  \u2013  March 2011  (1 year 2 months) Korea Researched on hard-coating and nano-coating using PVD technology. \n- Participated in Nickle Carbide nano coating for Aluminium extrusion die/mold project \n- Participated in Chromium Nitride (CrN) nano coating for Automotive moving parts \n- Participated in Thermal Barrier Coating application projects Research Student Korea University February 2008  \u2013  February 2010  (2 years 1 month) seongbuk-gu, seoul, korea Researched on carbon nanotubes, and carbon nanotube based composite materials. Participated in applying conductive CNT based polymer composite for fuel cell project. \n- Published paper on carbon nanotube based composite material, Carbon Journal (US) - 48 (10), 2010, 2910-2916 \n- Patent on carbon nanotube based composite materials for fuel cell application (KR 20110090348 A; KR 20121135767 B1) Senior Failure Analysis Engineer Intel Products Vietnam March 2014  \u2013 Present (1 year 6 months) ho chi minh city - Introducing new FA capabilities and tools for new and future packaging technologies and product lines. Leading FA NPI (new product introduction) activities for key products (PCH chipset; tablet, phone, and mobile device SoC). \n- Technical leadership pipeline member focusing on material science and failure analysis to help the factory build technical competency. Actively and proactively participate in task force activities to solve production issues (yield improvement, quality and reliability excursions, etc.). \n- Training and coaching team members on FA techniques and BKMs (best known methods), electronic packaging manufacturing process, and material analysis. Senior Failure Analysis Engineer Intel Products Vietnam March 2014  \u2013 Present (1 year 6 months) ho chi minh city - Introducing new FA capabilities and tools for new and future packaging technologies and product lines. Leading FA NPI (new product introduction) activities for key products (PCH chipset; tablet, phone, and mobile device SoC). \n- Technical leadership pipeline member focusing on material science and failure analysis to help the factory build technical competency. Actively and proactively participate in task force activities to solve production issues (yield improvement, quality and reliability excursions, etc.). \n- Training and coaching team members on FA techniques and BKMs (best known methods), electronic packaging manufacturing process, and material analysis. Failure Analysis Engineer Intel Corporation September 2013  \u2013  March 2014  (7 months) kulim, malaysia - Worked in Intel Malaysia as FA integrator for new product introduction, the first tablet SoC being assembled and tested in Vietnam. \n- Introduced new tools and FA capabilities to support new products and technologies. Failure Analysis Engineer Intel Corporation September 2013  \u2013  March 2014  (7 months) kulim, malaysia - Worked in Intel Malaysia as FA integrator for new product introduction, the first tablet SoC being assembled and tested in Vietnam. \n- Introduced new tools and FA capabilities to support new products and technologies. Failure Analysis Engineer Intel Corporation March 2011  \u2013  April 2013  (2 years 2 months) saigon hitech park, district 9, ho chi minh city, vietnam -Worked as an electronic packaging failure analysis engineer supporting Assembly and Test Manufacturing. \n- Cooperated with other engineering groups for low yield, quality and reliability problem solving focusing on failure mechanism, root-cause identification, material analysis, DOE. \n- Created FA best known methods (BKM) such as SEM and FIB applications, wet chemical etching BKMs, etc. \n- Trained new FAE and technicians in key FA techniques and tool operation. \n- Worked as FA integrator for several PCH new product introductions (NPI) Failure Analysis Engineer Intel Corporation March 2011  \u2013  April 2013  (2 years 2 months) saigon hitech park, district 9, ho chi minh city, vietnam -Worked as an electronic packaging failure analysis engineer supporting Assembly and Test Manufacturing. \n- Cooperated with other engineering groups for low yield, quality and reliability problem solving focusing on failure mechanism, root-cause identification, material analysis, DOE. \n- Created FA best known methods (BKM) such as SEM and FIB applications, wet chemical etching BKMs, etc. \n- Trained new FAE and technicians in key FA techniques and tool operation. \n- Worked as FA integrator for several PCH new product introductions (NPI) Researcher Korea Institute of Ceramic Engineering and Technology February 2010  \u2013  March 2011  (1 year 2 months) Korea Researched on hard-coating and nano-coating using PVD technology. \n- Participated in Nickle Carbide nano coating for Aluminium extrusion die/mold project \n- Participated in Chromium Nitride (CrN) nano coating for Automotive moving parts \n- Participated in Thermal Barrier Coating application projects Researcher Korea Institute of Ceramic Engineering and Technology February 2010  \u2013  March 2011  (1 year 2 months) Korea Researched on hard-coating and nano-coating using PVD technology. \n- Participated in Nickle Carbide nano coating for Aluminium extrusion die/mold project \n- Participated in Chromium Nitride (CrN) nano coating for Automotive moving parts \n- Participated in Thermal Barrier Coating application projects Research Student Korea University February 2008  \u2013  February 2010  (2 years 1 month) seongbuk-gu, seoul, korea Researched on carbon nanotubes, and carbon nanotube based composite materials. Participated in applying conductive CNT based polymer composite for fuel cell project. \n- Published paper on carbon nanotube based composite material, Carbon Journal (US) - 48 (10), 2010, 2910-2916 \n- Patent on carbon nanotube based composite materials for fuel cell application (KR 20110090348 A; KR 20121135767 B1) Research Student Korea University February 2008  \u2013  February 2010  (2 years 1 month) seongbuk-gu, seoul, korea Researched on carbon nanotubes, and carbon nanotube based composite materials. Participated in applying conductive CNT based polymer composite for fuel cell project. \n- Published paper on carbon nanotube based composite material, Carbon Journal (US) - 48 (10), 2010, 2910-2916 \n- Patent on carbon nanotube based composite materials for fuel cell application (KR 20110090348 A; KR 20121135767 B1) Skills Materials Science Semiconductor Failure... Research CVD PVD Scanning Electron... FIB CSAM Semiconductor Packaging X-ray Metallography Sample Preparation EDX Etching Design of Experiments Optical Microscopy Electron Microscopy Nanotechnology Electronics Packaging Failure Analysis Nanomaterials Reliability FTIR Carbon Nanotubes Composites Experimentation Root Cause Analysis Wet Chemical Etching See 13+ \u00a0 \u00a0 See less Skills  Materials Science Semiconductor Failure... Research CVD PVD Scanning Electron... FIB CSAM Semiconductor Packaging X-ray Metallography Sample Preparation EDX Etching Design of Experiments Optical Microscopy Electron Microscopy Nanotechnology Electronics Packaging Failure Analysis Nanomaterials Reliability FTIR Carbon Nanotubes Composites Experimentation Root Cause Analysis Wet Chemical Etching See 13+ \u00a0 \u00a0 See less Materials Science Semiconductor Failure... Research CVD PVD Scanning Electron... FIB CSAM Semiconductor Packaging X-ray Metallography Sample Preparation EDX Etching Design of Experiments Optical Microscopy Electron Microscopy Nanotechnology Electronics Packaging Failure Analysis Nanomaterials Reliability FTIR Carbon Nanotubes Composites Experimentation Root Cause Analysis Wet Chemical Etching See 13+ \u00a0 \u00a0 See less Materials Science Semiconductor Failure... Research CVD PVD Scanning Electron... FIB CSAM Semiconductor Packaging X-ray Metallography Sample Preparation EDX Etching Design of Experiments Optical Microscopy Electron Microscopy Nanotechnology Electronics Packaging Failure Analysis Nanomaterials Reliability FTIR Carbon Nanotubes Composites Experimentation Root Cause Analysis Wet Chemical Etching See 13+ \u00a0 \u00a0 See less Education Korea University Master of Science (M.S.),  Materials Science and Technology 2008  \u2013 2010 Focusing on carbon nanotubes and carbon nanotube based polymer composites. Hanoi University of Science and Technology Bachelor of Science (B.S.),  Materials Science and Technology 2002  \u2013 2007 Korea University Master of Science (M.S.),  Materials Science and Technology 2008  \u2013 2010 Focusing on carbon nanotubes and carbon nanotube based polymer composites. Korea University Master of Science (M.S.),  Materials Science and Technology 2008  \u2013 2010 Focusing on carbon nanotubes and carbon nanotube based polymer composites. Korea University Master of Science (M.S.),  Materials Science and Technology 2008  \u2013 2010 Focusing on carbon nanotubes and carbon nanotube based polymer composites. Hanoi University of Science and Technology Bachelor of Science (B.S.),  Materials Science and Technology 2002  \u2013 2007 Hanoi University of Science and Technology Bachelor of Science (B.S.),  Materials Science and Technology 2002  \u2013 2007 Hanoi University of Science and Technology Bachelor of Science (B.S.),  Materials Science and Technology 2002  \u2013 2007 ", "Languages Kannada Kannada Kannada Skills Electronic Packaging Semiconductors IC Failure Analysis Root Cause Analysis Design of Experiments Yield Electronics Materials Science Semiconductor package... Low Yield Analysis Electrical Fault... Scanning Electron... X-ray Imaging Fatigue Analysis Creep Testing Lead Free Solders Composite Materials 3D Packaging See 4+ \u00a0 \u00a0 See less Skills  Electronic Packaging Semiconductors IC Failure Analysis Root Cause Analysis Design of Experiments Yield Electronics Materials Science Semiconductor package... Low Yield Analysis Electrical Fault... Scanning Electron... X-ray Imaging Fatigue Analysis Creep Testing Lead Free Solders Composite Materials 3D Packaging See 4+ \u00a0 \u00a0 See less Electronic Packaging Semiconductors IC Failure Analysis Root Cause Analysis Design of Experiments Yield Electronics Materials Science Semiconductor package... Low Yield Analysis Electrical Fault... Scanning Electron... X-ray Imaging Fatigue Analysis Creep Testing Lead Free Solders Composite Materials 3D Packaging See 4+ \u00a0 \u00a0 See less Electronic Packaging Semiconductors IC Failure Analysis Root Cause Analysis Design of Experiments Yield Electronics Materials Science Semiconductor package... Low Yield Analysis Electrical Fault... Scanning Electron... X-ray Imaging Fatigue Analysis Creep Testing Lead Free Solders Composite Materials 3D Packaging See 4+ \u00a0 \u00a0 See less ", "Skills TEM EELS STEM SEM AFM Powder X-ray Diffraction Sputtering Nanomaterials Thin Films Characterization PVD Semiconductors FIB EDX Scanning Electron... Electron Microscopy Nanofabrication Raman Mechanical Testing CVD Materials See 6+ \u00a0 \u00a0 See less Skills  TEM EELS STEM SEM AFM Powder X-ray Diffraction Sputtering Nanomaterials Thin Films Characterization PVD Semiconductors FIB EDX Scanning Electron... Electron Microscopy Nanofabrication Raman Mechanical Testing CVD Materials See 6+ \u00a0 \u00a0 See less TEM EELS STEM SEM AFM Powder X-ray Diffraction Sputtering Nanomaterials Thin Films Characterization PVD Semiconductors FIB EDX Scanning Electron... Electron Microscopy Nanofabrication Raman Mechanical Testing CVD Materials See 6+ \u00a0 \u00a0 See less TEM EELS STEM SEM AFM Powder X-ray Diffraction Sputtering Nanomaterials Thin Films Characterization PVD Semiconductors FIB EDX Scanning Electron... Electron Microscopy Nanofabrication Raman Mechanical Testing CVD Materials See 6+ \u00a0 \u00a0 See less Honors & Awards ", "Experience Failure Analysis Engineer Intel Corporation November 2008  \u2013 Present (6 years 10 months) Hillsboro, OR/USA Research Associate Penn State University January 2002  \u2013  October 2008  (6 years 10 months) College Park, Pennsylvania Area Research Associate University of Maryland September 1999  \u2013  December 2001  (2 years 4 months) College Park, MD Associate Professor Tsinghua University September 1996  \u2013  August 1999  (3 years) Beijing, China COE Fellow National Institute for Materials Science July 1997  \u2013  March 1998  (9 months) Tsukuba, Japan Senior Engineer General Research Institute for Non-Ferrous Metals January 1994  \u2013  August 1996  (2 years 8 months) Beijing, China Ph. D Candidate Pierre and Marie Curie University - Paris 6 January 1990  \u2013  December 1993  (4 years) Paris, France Engineer General Research Institute for Non-Ferrous Metals July 1982  \u2013  December 1989  (7 years 6 months) Beijing, China Failure Analysis Engineer Intel Corporation November 2008  \u2013 Present (6 years 10 months) Hillsboro, OR/USA Failure Analysis Engineer Intel Corporation November 2008  \u2013 Present (6 years 10 months) Hillsboro, OR/USA Research Associate Penn State University January 2002  \u2013  October 2008  (6 years 10 months) College Park, Pennsylvania Area Research Associate Penn State University January 2002  \u2013  October 2008  (6 years 10 months) College Park, Pennsylvania Area Research Associate University of Maryland September 1999  \u2013  December 2001  (2 years 4 months) College Park, MD Research Associate University of Maryland September 1999  \u2013  December 2001  (2 years 4 months) College Park, MD Associate Professor Tsinghua University September 1996  \u2013  August 1999  (3 years) Beijing, China Associate Professor Tsinghua University September 1996  \u2013  August 1999  (3 years) Beijing, China COE Fellow National Institute for Materials Science July 1997  \u2013  March 1998  (9 months) Tsukuba, Japan COE Fellow National Institute for Materials Science July 1997  \u2013  March 1998  (9 months) Tsukuba, Japan Senior Engineer General Research Institute for Non-Ferrous Metals January 1994  \u2013  August 1996  (2 years 8 months) Beijing, China Senior Engineer General Research Institute for Non-Ferrous Metals January 1994  \u2013  August 1996  (2 years 8 months) Beijing, China Ph. D Candidate Pierre and Marie Curie University - Paris 6 January 1990  \u2013  December 1993  (4 years) Paris, France Ph. D Candidate Pierre and Marie Curie University - Paris 6 January 1990  \u2013  December 1993  (4 years) Paris, France Engineer General Research Institute for Non-Ferrous Metals July 1982  \u2013  December 1989  (7 years 6 months) Beijing, China Engineer General Research Institute for Non-Ferrous Metals July 1982  \u2013  December 1989  (7 years 6 months) Beijing, China Skills Analysis Characterization Process Engineering Cross-functional Team... Powder X-ray Diffraction Microscopy Project Management Product Management Electronics TEM Program Management Modeling Engineering FIB Six Sigma Continuous Improvement AFM Thin Films Semiconductors Scanning Electron... Materials Science Electrochemistry Failure Analysis Design of Experiments See 9+ \u00a0 \u00a0 See less Skills  Analysis Characterization Process Engineering Cross-functional Team... Powder X-ray Diffraction Microscopy Project Management Product Management Electronics TEM Program Management Modeling Engineering FIB Six Sigma Continuous Improvement AFM Thin Films Semiconductors Scanning Electron... Materials Science Electrochemistry Failure Analysis Design of Experiments See 9+ \u00a0 \u00a0 See less Analysis Characterization Process Engineering Cross-functional Team... Powder X-ray Diffraction Microscopy Project Management Product Management Electronics TEM Program Management Modeling Engineering FIB Six Sigma Continuous Improvement AFM Thin Films Semiconductors Scanning Electron... Materials Science Electrochemistry Failure Analysis Design of Experiments See 9+ \u00a0 \u00a0 See less Analysis Characterization Process Engineering Cross-functional Team... Powder X-ray Diffraction Microscopy Project Management Product Management Electronics TEM Program Management Modeling Engineering FIB Six Sigma Continuous Improvement AFM Thin Films Semiconductors Scanning Electron... Materials Science Electrochemistry Failure Analysis Design of Experiments See 9+ \u00a0 \u00a0 See less Education Pierre and Marie Curie University - Paris 6, France Doctor of Philosophy (Ph.D.),  Materials Science & Engineering / Chemistry 1990  \u2013 1993 Northeastern University B.S,  Materials Science & Engineering 1978  \u2013 1982 Pierre and Marie Curie University - Paris 6, France Doctor of Philosophy (Ph.D.),  Materials Science & Engineering / Chemistry 1990  \u2013 1993 Pierre and Marie Curie University - Paris 6, France Doctor of Philosophy (Ph.D.),  Materials Science & Engineering / Chemistry 1990  \u2013 1993 Pierre and Marie Curie University - Paris 6, France Doctor of Philosophy (Ph.D.),  Materials Science & Engineering / Chemistry 1990  \u2013 1993 Northeastern University B.S,  Materials Science & Engineering 1978  \u2013 1982 Northeastern University B.S,  Materials Science & Engineering 1978  \u2013 1982 Northeastern University B.S,  Materials Science & Engineering 1978  \u2013 1982 ", "Experience Failure Analysis Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Hillsboro OR Process Engineer Intel Corporation October 2008  \u2013  May 2014  (5 years 8 months) Research Associate University of Arizona August 2007  \u2013  September 2008  (1 year 2 months) Failure Analysis Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Hillsboro OR Failure Analysis Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Hillsboro OR Process Engineer Intel Corporation October 2008  \u2013  May 2014  (5 years 8 months) Process Engineer Intel Corporation October 2008  \u2013  May 2014  (5 years 8 months) Research Associate University of Arizona August 2007  \u2013  September 2008  (1 year 2 months) Research Associate University of Arizona August 2007  \u2013  September 2008  (1 year 2 months) Skills Design of Experiments Spectroscopy Chemistry Scanning Electron... JMP Statistics Data Analysis UV/Vis Protein Chemistry Biochemistry Microscopy Biotechnology Skills  Design of Experiments Spectroscopy Chemistry Scanning Electron... JMP Statistics Data Analysis UV/Vis Protein Chemistry Biochemistry Microscopy Biotechnology Design of Experiments Spectroscopy Chemistry Scanning Electron... JMP Statistics Data Analysis UV/Vis Protein Chemistry Biochemistry Microscopy Biotechnology Design of Experiments Spectroscopy Chemistry Scanning Electron... JMP Statistics Data Analysis UV/Vis Protein Chemistry Biochemistry Microscopy Biotechnology Education Arizona State University PhD,  Chemistry 2002  \u2013 2006 Universit\u00e0 degli Studi di Firenze B.S.,  Biology 1994  \u2013 1999 Arizona State University PhD,  Chemistry 2002  \u2013 2006 Arizona State University PhD,  Chemistry 2002  \u2013 2006 Arizona State University PhD,  Chemistry 2002  \u2013 2006 Universit\u00e0 degli Studi di Firenze B.S.,  Biology 1994  \u2013 1999 Universit\u00e0 degli Studi di Firenze B.S.,  Biology 1994  \u2013 1999 Universit\u00e0 degli Studi di Firenze B.S.,  Biology 1994  \u2013 1999 ", "Experience Sr. Mobile Memory Failure Analysis Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Folsom CA LPDDR3 / LPDDR4 memory failure analysis on mobile platforms \nDebugging memory related failures \nEnabling system validation setup (developing software tools and python scripts) System Validation Engineer Silicon Image April 2009  \u2013  January 2013  (3 years 10 months) Sunnyvale CA Post-Silicon validation and system application design \nPre-Silicon validation (FPGA emulation) \nHDMI/ MHL port processor validation and system design \nSupporting silicon architecture group as a system consultant Senior Field Application Engineer Silicon Image Korea July 2006  \u2013  March 2009  (2 years 9 months) Seoul Korea Supported the customers to design and develop system with HDMI/MHL Port processor and RX, TX products \nFailure Analysis \nDebugging and bring up the customer's system \n- Samsung DTV design in 2007, 2008, 2009 \n- Samsung Blu-Ray player design in 2007, 2008 \n- Samsung Mobile Phone Dongle design 2008 \n- LG DTV design in 2008 \n- LG Blu-Ray player design in 2007, 2008 Field Application Engineer Gencore (Silicon Optix Korea Agent) May 2005  \u2013  June 2006  (1 year 2 months) Seoul Korea Supported the customers to design and develop system with Silicon Optix video processor \n- Samsung Blu-Ray player design in 2006 \n- Samsung TFT LCD Monitor design in 2006 Field Application Engineer MVPtek (Realtek Korea Agent) January 2004  \u2013  May 2005  (1 year 5 months) Suwon, Gyeonggi-do, Korea Supported the customers to design and develop system with Realtek video processor for TFT LCD Monitor \nDesigned the reference board for Realtek video processor \nDeveloped the reference firmware for Realtek video processor Field Application Engineer MRT Korea January 2003  \u2013  January 2004  (1 year 1 month) Seoul Korea Supported the customers to design and develop system with MRT video processor \n- Samsung TFT LCD Monitor design in 2004 System Engineer Hansol Electronics May 2001  \u2013  December 2002  (1 year 8 months) Seoul Korea Desinged TFT LCD monitor board with video processor \nDeveloped firmware for TFT LCD monitor Sr. Mobile Memory Failure Analysis Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Folsom CA LPDDR3 / LPDDR4 memory failure analysis on mobile platforms \nDebugging memory related failures \nEnabling system validation setup (developing software tools and python scripts) Sr. Mobile Memory Failure Analysis Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Folsom CA LPDDR3 / LPDDR4 memory failure analysis on mobile platforms \nDebugging memory related failures \nEnabling system validation setup (developing software tools and python scripts) System Validation Engineer Silicon Image April 2009  \u2013  January 2013  (3 years 10 months) Sunnyvale CA Post-Silicon validation and system application design \nPre-Silicon validation (FPGA emulation) \nHDMI/ MHL port processor validation and system design \nSupporting silicon architecture group as a system consultant System Validation Engineer Silicon Image April 2009  \u2013  January 2013  (3 years 10 months) Sunnyvale CA Post-Silicon validation and system application design \nPre-Silicon validation (FPGA emulation) \nHDMI/ MHL port processor validation and system design \nSupporting silicon architecture group as a system consultant Senior Field Application Engineer Silicon Image Korea July 2006  \u2013  March 2009  (2 years 9 months) Seoul Korea Supported the customers to design and develop system with HDMI/MHL Port processor and RX, TX products \nFailure Analysis \nDebugging and bring up the customer's system \n- Samsung DTV design in 2007, 2008, 2009 \n- Samsung Blu-Ray player design in 2007, 2008 \n- Samsung Mobile Phone Dongle design 2008 \n- LG DTV design in 2008 \n- LG Blu-Ray player design in 2007, 2008 Senior Field Application Engineer Silicon Image Korea July 2006  \u2013  March 2009  (2 years 9 months) Seoul Korea Supported the customers to design and develop system with HDMI/MHL Port processor and RX, TX products \nFailure Analysis \nDebugging and bring up the customer's system \n- Samsung DTV design in 2007, 2008, 2009 \n- Samsung Blu-Ray player design in 2007, 2008 \n- Samsung Mobile Phone Dongle design 2008 \n- LG DTV design in 2008 \n- LG Blu-Ray player design in 2007, 2008 Field Application Engineer Gencore (Silicon Optix Korea Agent) May 2005  \u2013  June 2006  (1 year 2 months) Seoul Korea Supported the customers to design and develop system with Silicon Optix video processor \n- Samsung Blu-Ray player design in 2006 \n- Samsung TFT LCD Monitor design in 2006 Field Application Engineer Gencore (Silicon Optix Korea Agent) May 2005  \u2013  June 2006  (1 year 2 months) Seoul Korea Supported the customers to design and develop system with Silicon Optix video processor \n- Samsung Blu-Ray player design in 2006 \n- Samsung TFT LCD Monitor design in 2006 Field Application Engineer MVPtek (Realtek Korea Agent) January 2004  \u2013  May 2005  (1 year 5 months) Suwon, Gyeonggi-do, Korea Supported the customers to design and develop system with Realtek video processor for TFT LCD Monitor \nDesigned the reference board for Realtek video processor \nDeveloped the reference firmware for Realtek video processor Field Application Engineer MVPtek (Realtek Korea Agent) January 2004  \u2013  May 2005  (1 year 5 months) Suwon, Gyeonggi-do, Korea Supported the customers to design and develop system with Realtek video processor for TFT LCD Monitor \nDesigned the reference board for Realtek video processor \nDeveloped the reference firmware for Realtek video processor Field Application Engineer MRT Korea January 2003  \u2013  January 2004  (1 year 1 month) Seoul Korea Supported the customers to design and develop system with MRT video processor \n- Samsung TFT LCD Monitor design in 2004 Field Application Engineer MRT Korea January 2003  \u2013  January 2004  (1 year 1 month) Seoul Korea Supported the customers to design and develop system with MRT video processor \n- Samsung TFT LCD Monitor design in 2004 System Engineer Hansol Electronics May 2001  \u2013  December 2002  (1 year 8 months) Seoul Korea Desinged TFT LCD monitor board with video processor \nDeveloped firmware for TFT LCD monitor System Engineer Hansol Electronics May 2001  \u2013  December 2002  (1 year 8 months) Seoul Korea Desinged TFT LCD monitor board with video processor \nDeveloped firmware for TFT LCD monitor Languages English Native or bilingual proficiency Korean Native or bilingual proficiency English Native or bilingual proficiency Korean Native or bilingual proficiency English Native or bilingual proficiency Korean Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills SoC Semiconductors Embedded Systems FPGA IC Debugging Hardware Architecture Firmware Processors Analog Circuit Design Digital Signal... Skills  SoC Semiconductors Embedded Systems FPGA IC Debugging Hardware Architecture Firmware Processors Analog Circuit Design Digital Signal... SoC Semiconductors Embedded Systems FPGA IC Debugging Hardware Architecture Firmware Processors Analog Circuit Design Digital Signal... SoC Semiconductors Embedded Systems FPGA IC Debugging Hardware Architecture Firmware Processors Analog Circuit Design Digital Signal... Education \uad11\uc6b4\ub300\ud559\uad50 / Kwangwoon University BS,  Electrical Engineering 1993  \u2013 2000 \uad11\uc6b4\ub300\ud559\uad50 / Kwangwoon University BS,  Electrical Engineering 1993  \u2013 2000 \uad11\uc6b4\ub300\ud559\uad50 / Kwangwoon University BS,  Electrical Engineering 1993  \u2013 2000 \uad11\uc6b4\ub300\ud559\uad50 / Kwangwoon University BS,  Electrical Engineering 1993  \u2013 2000 "]}