#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025d9689f730 .scope module, "uart_tb" "uart_tb" 2 1;
 .timescale 0 0;
v0000025d9691cd70_0 .var "clk", 0 0;
v0000025d9691c910_0 .var "data_in", 6 0;
v0000025d9691ba10_0 .net "data_out", 6 0, v0000025d968b4eb0_0;  1 drivers
v0000025d9691ceb0_0 .net "is_received", 0 0, v0000025d968af0b0_0;  1 drivers
v0000025d9691bc90_0 .net "is_transmitted", 0 0, v0000025d96919270_0;  1 drivers
v0000025d9691c370_0 .net "parity", 0 0, v0000025d968af010_0;  1 drivers
v0000025d9691b330_0 .var "rst", 0 0;
v0000025d9691c190_0 .var "transmit_en", 0 0;
v0000025d9691bb50_0 .net "tx_out_bit", 0 0, v0000025d96919c70_0;  1 drivers
S_0000025d9689fa50 .scope module, "tx" "UART" 2 16, 3 1 0, S_0000025d9689f730;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "data_in";
    .port_info 1 /INPUT 1 "transmit_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rx_in_bit";
    .port_info 5 /OUTPUT 7 "data_out";
    .port_info 6 /OUTPUT 1 "is_transmitted";
    .port_info 7 /OUTPUT 1 "is_received";
    .port_info 8 /OUTPUT 1 "parity";
    .port_info 9 /OUTPUT 1 "tx_out_bit";
L_0000025d968c2be0 .functor NOT 1, v0000025d9691b330_0, C4<0>, C4<0>, C4<0>;
L_0000025d968c2e80 .functor NOT 1, v0000025d9691b330_0, C4<0>, C4<0>, C4<0>;
v0000025d96919130_0 .net "clk", 0 0, v0000025d9691cd70_0;  1 drivers
v0000025d969194f0_0 .net "data_in", 6 0, v0000025d9691c910_0;  1 drivers
v0000025d96919e50_0 .net "data_out", 6 0, v0000025d968b4eb0_0;  alias, 1 drivers
v0000025d969196d0_0 .net "is_received", 0 0, v0000025d968af0b0_0;  alias, 1 drivers
v0000025d96919db0_0 .net "is_transmitted", 0 0, v0000025d96919270_0;  alias, 1 drivers
v0000025d96919810_0 .net "parity", 0 0, v0000025d968af010_0;  alias, 1 drivers
v0000025d969198b0_0 .net "pulse", 0 0, v0000025d968c0000_0;  1 drivers
v0000025d96919d10_0 .net "rst", 0 0, v0000025d9691b330_0;  1 drivers
v0000025d96919950_0 .net "rx_in_bit", 0 0, v0000025d96919c70_0;  alias, 1 drivers
v0000025d969191d0_0 .net "transmit_en", 0 0, v0000025d9691c190_0;  1 drivers
v0000025d96919b30_0 .net "tx_out_bit", 0 0, v0000025d96919c70_0;  alias, 1 drivers
S_0000025d968bfd30 .scope module, "p" "pulseM" 3 15, 4 1 0, S_0000025d9689fa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "pulse";
P_0000025d968997c0 .param/l "r" 1 4 7, +C4<00000000000000000000000011011001>;
v0000025d968bfec0_0 .net "clk", 0 0, v0000025d9691cd70_0;  alias, 1 drivers
v0000025d968bff60_0 .var/i "counter", 31 0;
v0000025d968c0000_0 .var "pulse", 0 0;
v0000025d968c00a0_0 .net "rst", 0 0, v0000025d9691b330_0;  alias, 1 drivers
E_0000025d9689abc0 .event posedge, v0000025d968bfec0_0;
S_0000025d968b4c80 .scope module, "rx" "RX" 3 21, 5 1 0, S_0000025d9689fa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rstN";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "s_in";
    .port_info 3 /OUTPUT 1 "received";
    .port_info 4 /OUTPUT 1 "parity";
    .port_info 5 /OUTPUT 7 "data";
P_0000025d968974d0 .param/l "START_SIG" 0 5 2, +C4<00000000000000000000000000000000>;
P_0000025d96897508 .param/l "S_IDLE" 1 5 12, +C4<00000000000000000000000000000000>;
P_0000025d96897540 .param/l "S_PARITY" 1 5 13, +C4<00000000000000000000000000000001>;
P_0000025d96897578 .param/l "S_RECEIVE" 1 5 14, +C4<00000000000000000000000000000010>;
P_0000025d968975b0 .param/l "S_STOP" 1 5 15, +C4<00000000000000000000000000000011>;
v0000025d968b4e10_0 .net "clk", 0 0, v0000025d968c0000_0;  alias, 1 drivers
v0000025d968b4eb0_0 .var "data", 6 0;
v0000025d968b4f50_0 .var "data_index", 2 0;
v0000025d968b4ff0_0 .var "last_s_in", 0 0;
v0000025d968af010_0 .var "parity", 0 0;
v0000025d968af0b0_0 .var "received", 0 0;
v0000025d96919a90_0 .net "rstN", 0 0, L_0000025d968c2e80;  1 drivers
v0000025d969193b0_0 .net "s_in", 0 0, v0000025d96919c70_0;  alias, 1 drivers
v0000025d96919450_0 .var "state", 1 0;
E_0000025d9689aec0/0 .event negedge, v0000025d96919a90_0;
E_0000025d9689aec0/1 .event posedge, v0000025d968c0000_0;
E_0000025d9689aec0 .event/or E_0000025d9689aec0/0, E_0000025d9689aec0/1;
S_0000025d968af150 .scope module, "tx" "TX" 3 17, 6 1 0, S_0000025d9689fa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rstN";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 7 "data_in";
    .port_info 4 /OUTPUT 1 "s_out";
    .port_info 5 /OUTPUT 1 "sent";
P_0000025d96896cf0 .param/l "START_SIG" 0 6 2, +C4<00000000000000000000000000000000>;
P_0000025d96896d28 .param/l "S_PARITY" 1 6 13, +C4<00000000000000000000000000000001>;
P_0000025d96896d60 .param/l "S_SEND" 1 6 14, +C4<00000000000000000000000000000010>;
P_0000025d96896d98 .param/l "S_START" 1 6 12, +C4<00000000000000000000000000000000>;
P_0000025d96896dd0 .param/l "S_STOP" 1 6 15, +C4<00000000000000000000000000000011>;
v0000025d96919bd0_0 .net "clk", 0 0, v0000025d968c0000_0;  alias, 1 drivers
v0000025d96919770_0 .var "data", 6 0;
v0000025d969199f0_0 .net "data_in", 6 0, v0000025d9691c910_0;  alias, 1 drivers
v0000025d96919310_0 .var "data_index", 2 0;
v0000025d96919590_0 .net "parity_sig", 0 0, L_0000025d9691b510;  1 drivers
v0000025d96919ef0_0 .net "rstN", 0 0, L_0000025d968c2be0;  1 drivers
v0000025d96919c70_0 .var "s_out", 0 0;
v0000025d96919270_0 .var "sent", 0 0;
v0000025d96919090_0 .net "start", 0 0, v0000025d9691c190_0;  alias, 1 drivers
v0000025d96919630_0 .var "state", 1 0;
v0000025d96919f90_0 .var "stop", 0 0;
E_0000025d9689a840/0 .event negedge, v0000025d96919ef0_0;
E_0000025d9689a840/1 .event posedge, v0000025d968c0000_0;
E_0000025d9689a840 .event/or E_0000025d9689a840/0, E_0000025d9689a840/1;
L_0000025d9691b510 .reduce/xor v0000025d96919770_0;
    .scope S_0000025d968bfd30;
T_0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000025d968bff60_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000025d968bfd30;
T_1 ;
    %wait E_0000025d9689abc0;
    %load/vec4 v0000025d968c00a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000025d968bff60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d968c0000_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025d968bff60_0;
    %cmpi/e 217, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000025d968bff60_0, 0, 32;
    %load/vec4 v0000025d968c0000_0;
    %nor/r;
    %assign/vec4 v0000025d968c0000_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000025d968bff60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025d968bff60_0, 0, 32;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025d968af150;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d96919c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d96919f90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025d96919630_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_0000025d968af150;
T_3 ;
    %wait E_0000025d9689a840;
    %load/vec4 v0000025d96919ef0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025d96919630_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025d96919310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d96919270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d96919f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d96919c70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000025d96919630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025d96919630_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0000025d96919090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v0000025d96919f90_0;
    %nor/r;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d96919c70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025d96919310_0, 0;
    %load/vec4 v0000025d969199f0_0;
    %assign/vec4 v0000025d96919770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025d96919630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d96919270_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000025d96919090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d96919f90_0, 0;
T_3.11 ;
T_3.9 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0000025d96919590_0;
    %assign/vec4 v0000025d96919c70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000025d96919630_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0000025d96919770_0;
    %load/vec4 v0000025d96919310_0;
    %part/u 1;
    %assign/vec4 v0000025d96919c70_0, 0;
    %load/vec4 v0000025d96919310_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000025d96919630_0, 0;
T_3.13 ;
    %load/vec4 v0000025d96919310_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000025d96919310_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d96919c70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025d96919630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d96919270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d96919f90_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025d968b4c80;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d968b4ff0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000025d968b4c80;
T_5 ;
    %wait E_0000025d9689aec0;
    %load/vec4 v0000025d96919a90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025d96919450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025d968b4f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d968af0b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000025d968b4eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d968b4ff0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000025d96919450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025d96919450_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0000025d969193b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.10, 4;
    %load/vec4 v0000025d968b4ff0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000025d968b4f50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000025d968b4eb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025d96919450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025d968af0b0_0, 0;
    %load/vec4 v0000025d969193b0_0;
    %store/vec4 v0000025d968b4ff0_0, 0, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0000025d969193b0_0;
    %assign/vec4 v0000025d968b4ff0_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0000025d969193b0_0;
    %assign/vec4 v0000025d968af010_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000025d96919450_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0000025d969193b0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000025d968b4f50_0;
    %assign/vec4/off/d v0000025d968b4eb0_0, 4, 5;
    %load/vec4 v0000025d968b4f50_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000025d96919450_0, 0;
T_5.11 ;
    %load/vec4 v0000025d968b4f50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000025d968b4f50_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025d96919450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025d968af0b0_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025d9689f730;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d9691cd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d9691b330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d9691c190_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000025d9689f730;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0000025d9691cd70_0;
    %inv;
    %store/vec4 v0000025d9691cd70_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025d9689f730;
T_8 ;
    %vpi_call 2 24 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025d9689f730 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d9691b330_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d9691b330_0, 0, 1;
    %delay 1340, 0;
    %delay 4340, 0;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v0000025d9691c910_0, 0, 7;
    %delay 4340, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d9691c190_0, 0, 1;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d9691c190_0, 0, 1;
    %delay 4340, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d9691c190_0, 0, 1;
    %pushi/vec4 97, 0, 7;
    %store/vec4 v0000025d9691c910_0, 0, 7;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 4340, 0;
    %delay 5, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "UART.v";
    "pulseM.v";
    "RX.v";
    "TX.v";
