{"Source Block": ["serv/rtl/serv_top.v@96:106@HdlIdDef", "   wire          alu_sh_signed;\n   wire          alu_sh_right;\n   wire \t alu_sh_done;\n   wire [1:0]    alu_rd_sel;\n\n   wire \t rf_rreq;\n   wire \t rf_ready;\n   wire          rs1;\n   wire          rs2;\n   wire          rd_en;\n\n"], "Clone Blocks": [["serv/rtl/serv_top.v@88:98", "   wire \t bufreg_q;\n\n   wire          alu_sub;\n   wire [1:0] \t alu_bool_op;\n   wire          alu_cmp_eq;\n   wire          alu_cmp_uns;\n   wire          alu_cmp;\n   wire          alu_shamt_en;\n   wire          alu_sh_signed;\n   wire          alu_sh_right;\n   wire \t alu_sh_done;\n"], ["serv/rtl/serv_top.v@94:104", "   wire          alu_cmp;\n   wire          alu_shamt_en;\n   wire          alu_sh_signed;\n   wire          alu_sh_right;\n   wire \t alu_sh_done;\n   wire [1:0]    alu_rd_sel;\n\n   wire \t rf_rreq;\n   wire \t rf_ready;\n   wire          rs1;\n   wire          rs2;\n"], ["serv/rtl/serv_top.v@90:100", "   wire          alu_sub;\n   wire [1:0] \t alu_bool_op;\n   wire          alu_cmp_eq;\n   wire          alu_cmp_uns;\n   wire          alu_cmp;\n   wire          alu_shamt_en;\n   wire          alu_sh_signed;\n   wire          alu_sh_right;\n   wire \t alu_sh_done;\n   wire [1:0]    alu_rd_sel;\n\n"], ["serv/rtl/serv_top.v@93:103", "   wire          alu_cmp_uns;\n   wire          alu_cmp;\n   wire          alu_shamt_en;\n   wire          alu_sh_signed;\n   wire          alu_sh_right;\n   wire \t alu_sh_done;\n   wire [1:0]    alu_rd_sel;\n\n   wire \t rf_rreq;\n   wire \t rf_ready;\n   wire          rs1;\n"], ["serv/rtl/serv_top.v@89:99", "\n   wire          alu_sub;\n   wire [1:0] \t alu_bool_op;\n   wire          alu_cmp_eq;\n   wire          alu_cmp_uns;\n   wire          alu_cmp;\n   wire          alu_shamt_en;\n   wire          alu_sh_signed;\n   wire          alu_sh_right;\n   wire \t alu_sh_done;\n   wire [1:0]    alu_rd_sel;\n"], ["serv/rtl/serv_top.v@97:107", "   wire          alu_sh_right;\n   wire \t alu_sh_done;\n   wire [1:0]    alu_rd_sel;\n\n   wire \t rf_rreq;\n   wire \t rf_ready;\n   wire          rs1;\n   wire          rs2;\n   wire          rd_en;\n\n   wire          op_b_source;\n"], ["serv/rtl/serv_top.v@98:108", "   wire \t alu_sh_done;\n   wire [1:0]    alu_rd_sel;\n\n   wire \t rf_rreq;\n   wire \t rf_ready;\n   wire          rs1;\n   wire          rs2;\n   wire          rd_en;\n\n   wire          op_b_source;\n   wire          op_b;\n"], ["serv/rtl/serv_top.v@91:101", "   wire [1:0] \t alu_bool_op;\n   wire          alu_cmp_eq;\n   wire          alu_cmp_uns;\n   wire          alu_cmp;\n   wire          alu_shamt_en;\n   wire          alu_sh_signed;\n   wire          alu_sh_right;\n   wire \t alu_sh_done;\n   wire [1:0]    alu_rd_sel;\n\n   wire \t rf_rreq;\n"], ["serv/rtl/serv_top.v@99:109", "   wire [1:0]    alu_rd_sel;\n\n   wire \t rf_rreq;\n   wire \t rf_ready;\n   wire          rs1;\n   wire          rs2;\n   wire          rd_en;\n\n   wire          op_b_source;\n   wire          op_b;\n\n"], ["serv/rtl/serv_top.v@92:102", "   wire          alu_cmp_eq;\n   wire          alu_cmp_uns;\n   wire          alu_cmp;\n   wire          alu_shamt_en;\n   wire          alu_sh_signed;\n   wire          alu_sh_right;\n   wire \t alu_sh_done;\n   wire [1:0]    alu_rd_sel;\n\n   wire \t rf_rreq;\n   wire \t rf_ready;\n"]], "Diff Content": {"Delete": [], "Add": [[101, "   wire \t rf_wreq;\n"]]}}