Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Feb 25 19:11:46 2020
| Host         : fra running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file pynqz2_wrapper_timing_summary_routed.rpt -pb pynqz2_wrapper_timing_summary_routed.pb -rpx pynqz2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pynqz2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.038        0.000                      0               109400        0.029        0.000                      0               109400       15.250        0.000                       0                 47009  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.038        0.000                      0                93416        0.029        0.000                      0                93416       15.250        0.000                       0                 47009  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.053        0.000                      0                15984        0.342        0.000                      0                15984  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (clk_fpga_0 fall@16.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 3.550ns (37.852%)  route 5.829ns (62.148%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT6=4)
  Clock Path Skew:        -3.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 19.154 - 16.500 ) 
    Source Clock Delay      (SCD):    6.388ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       2.175     3.469    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.153     3.622 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_i_3__8/O
                         net (fo=1, routed)           0.582     4.204    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2207
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.304     4.508 r  pynqz2_i/nv_nvdla_wrapper_0/qd_reg_i_2__0/O
                         net (fo=701, routed)         1.880     6.388    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/nvdla_gated_clk_3
    SLICE_X26Y115        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y115        FDCE (Prop_fdce_C_Q)         0.518     6.906 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[2]/Q
                         net (fo=3, routed)           1.714     8.620    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size[2]
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.294 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry/CO[3]
                         net (fo=1, routed)           0.000     9.294    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.408    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry__0_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.742 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry__1/O[1]
                         net (fo=2, routed)           0.824    10.566    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat[10]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.303    10.869 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.869    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat_carry__0_i_5_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.439 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat_carry__0/CO[2]
                         net (fo=25, routed)          0.569    12.007    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat__6
    SLICE_X29Y86         LUT6 (Prop_lut6_I5_O)        0.313    12.320 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_dfifo_wr_prdy_i_4__0/O
                         net (fo=7, routed)           0.812    13.133    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo_rd_size[2]
    SLICE_X33Y84         LUT6 (Prop_lut6_I5_O)        0.124    13.257 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_dfifo_wr_prdy_i_3__2/O
                         net (fo=6, routed)           0.551    13.808    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo2_rd_en__1
    SLICE_X30Y84         LUT6 (Prop_lut6_I2_O)        0.124    13.932 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_dfifo_wr_prdy_i_3/O
                         net (fo=6, routed)           1.028    14.960    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_dfifo_wr_prdy_i_3_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I1_O)        0.150    15.110 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/qd_i_2__20/O
                         net (fo=5, routed)           0.330    15.441    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg_1
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.326    15.767 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_i_1__38/O
                         net (fo=1, routed)           0.000    15.767    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X33Y87         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.500    16.500 f  
    PS7_X0Y0             PS7                          0.000    16.500 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.588    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    17.679 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.475    19.154    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X33Y87         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    19.269    
                         clock uncertainty           -0.496    18.772    
    SLICE_X33Y87         FDRE (Setup_fdre_C_D)        0.032    18.804    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -15.767    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (clk_fpga_0 fall@16.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.831ns  (logic 3.260ns (30.099%)  route 7.571ns (69.901%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 19.335 - 16.500 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.833     3.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X5Y12          FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456     3.583 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          1.910     5.493    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/eg2ig_axi_len_d[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.124     5.617 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.617    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_72
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.150 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.150    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.473 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.608     7.081    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[1]
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.306     7.387 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.387    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.920 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.920    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.077 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           0.630     8.706    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.332     9.038 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_2/O
                         net (fo=17, routed)          1.467    10.505    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/wr_reserving
    SLICE_X9Y11          LUT6 (Prop_lut6_I3_O)        0.124    10.629 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/rd_skid1_1_vld_i_2/O
                         net (fo=26, routed)          1.185    11.815    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_rd1_credits_reg[7]
    SLICE_X0Y20          LUT6 (Prop_lut6_I2_O)        0.124    11.939 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_wr_busy_int_i_3/O
                         net (fo=1, routed)           0.855    12.794    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/wr_count_next_no_wr_popping[8]
    SLICE_X1Y20          LUT6 (Prop_lut6_I2_O)        0.124    12.918 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_wr_busy_int_i_1/O
                         net (fo=2, routed)           0.916    13.834    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/wr_count_next_is_256
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124    13.958 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_i_1__4/O
                         net (fo=1, routed)           0.000    13.958    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/nvdla_core_clk_mgated_skid_enable
    SLICE_X1Y11          FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.500    16.500 f  
    PS7_X0Y0             PS7                          0.000    16.500 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.588    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    17.679 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.656    19.336    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/clk
    SLICE_X1Y11          FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.230    19.565    
                         clock uncertainty           -0.496    19.069    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.034    19.103    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (clk_fpga_0 fall@16.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.081ns  (logic 1.884ns (14.403%)  route 11.197ns (85.597%))
  Logic Levels:           7  (LUT2=1 LUT5=4 LUT6=2)
  Clock Path Skew:        2.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 21.868 - 16.500 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.843     3.137    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/clk
    SLICE_X39Y107        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDCE (Prop_fdce_C_Q)         0.419     3.556 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg_rep__2/Q
                         net (fo=115, routed)         2.488     6.044    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/skid_flop_out_pd_reg[63]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.321     6.365 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/skid_flop_rod_wr_pd[55]_i_2/O
                         net (fo=284, routed)         2.518     8.882    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pipe_skid_rod_wr_pd_reg[55]
    SLICE_X50Y138        LUT6 (Prop_lut6_I2_O)        0.328     9.210 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/skid_flop_rod_wr_pvld_i_3/O
                         net (fo=3, routed)           0.878    10.088    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/u_alu/p_2_in
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    10.212 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/qd_i_5__3/O
                         net (fo=4, routed)           1.503    11.716    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask_reg[2]_0
    SLICE_X47Y107        LUT5 (Prop_lut5_I1_O)        0.124    11.840 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/M_reg_i_3__81/O
                         net (fo=6, routed)           1.609    13.448    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_fifo_rd_prdy
    SLICE_X81Y122        LUT2 (Prop_lut2_I1_O)        0.118    13.566 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/pack_cnt[1]_i_1/O
                         net (fo=27, routed)          1.798    15.365    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/E[0]
    SLICE_X49Y99         LUT5 (Prop_lut5_I2_O)        0.326    15.691 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_i_2__16/O
                         net (fo=1, routed)           0.403    16.094    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_i_2__16_n_0
    SLICE_X49Y99         LUT5 (Prop_lut5_I2_O)        0.124    16.218 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_i_1__29/O
                         net (fo=1, routed)           0.000    16.218    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X49Y99         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.500    16.500 f  
    PS7_X0Y0             PS7                          0.000    16.500 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.588    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    17.679 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.998    19.678    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.100    19.778 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ra_d[3]_i_4/O
                         net (fo=1, routed)           0.522    20.299    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2205
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    20.390 f  pynqz2_i/nv_nvdla_wrapper_0/ra_d_reg[3]_i_3/O
                         net (fo=2329, routed)        1.478    21.868    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/nvdla_gated_clk_2
    SLICE_X49Y99         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    21.983    
                         clock uncertainty           -0.496    21.487    
    SLICE_X49Y99         FDRE (Setup_fdre_C_D)        0.032    21.519    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                         -16.218    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (clk_fpga_0 fall@16.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.408ns  (logic 3.260ns (31.321%)  route 7.148ns (68.679%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 19.327 - 16.500 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.833     3.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X5Y12          FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456     3.583 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          1.910     5.493    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/eg2ig_axi_len_d[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.124     5.617 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.617    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_72
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.150 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.150    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.473 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.608     7.081    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[1]
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.306     7.387 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.387    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.920 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.920    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.077 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           0.630     8.706    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.332     9.038 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_2/O
                         net (fo=17, routed)          1.577    10.616    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/wr_reserving
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124    10.740 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/rd_skid0_2_vld_i_2/O
                         net (fo=24, routed)          0.827    11.567    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X1Y14          LUT3 (Prop_lut3_I0_O)        0.124    11.691 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_1/O
                         net (fo=44, routed)          0.655    12.345    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg_1
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.124    12.469 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_i_3__0/O
                         net (fo=2, routed)           0.942    13.411    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/cq_rd_credit_reg[0]
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.535 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_i_1__5/O
                         net (fo=1, routed)           0.000    13.535    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X1Y20          FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.500    16.500 f  
    PS7_X0Y0             PS7                          0.000    16.500 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.588    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    17.679 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.648    19.327    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X1Y20          FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.230    19.557    
                         clock uncertainty           -0.496    19.061    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.032    19.093    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         19.093    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (clk_fpga_0 fall@16.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.239ns  (logic 3.518ns (34.359%)  route 6.721ns (65.641%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 22.125 - 16.500 ) 
    Source Clock Delay      (SCD):    6.388ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       2.175     3.469    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.153     3.622 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_i_3__8/O
                         net (fo=1, routed)           0.582     4.204    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2207
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.304     4.508 r  pynqz2_i/nv_nvdla_wrapper_0/qd_reg_i_2__0/O
                         net (fo=701, routed)         1.880     6.388    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/nvdla_gated_clk_3
    SLICE_X26Y115        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y115        FDCE (Prop_fdce_C_Q)         0.518     6.906 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size_reg[2]/Q
                         net (fo=3, routed)           1.714     8.620    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_size[2]
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.294 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry/CO[3]
                         net (fo=1, routed)           0.000     9.294    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.408 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.408    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry__0_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.742 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat_carry__1/O[1]
                         net (fo=2, routed)           0.824    10.566    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/size_of_beat[10]
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.303    10.869 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.869    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat_carry__0_i_5_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.439 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat_carry__0/CO[2]
                         net (fo=25, routed)          0.907    12.346    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/is_last_beat__6
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.307    12.653 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_dfifo_wr_prdy_i_5/O
                         net (fo=4, routed)           0.481    13.134    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dfifo_rd_size[1]
    SLICE_X33Y83         LUT6 (Prop_lut6_I3_O)        0.326    13.460 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_dfifo_wr_prdy_i_3__1/O
                         net (fo=10, routed)          0.806    14.266    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dat_vld220_out
    SLICE_X33Y85         LUT6 (Prop_lut6_I0_O)        0.124    14.390 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/cmd_addr[28]_i_3/O
                         net (fo=4, routed)           1.420    15.810    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd_en26_out
    SLICE_X33Y106        LUT6 (Prop_lut6_I5_O)        0.124    15.934 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd_addr[28]_i_1/O
                         net (fo=57, routed)          0.569    16.503    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg_2
    SLICE_X35Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.627 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_i_1__37/O
                         net (fo=1, routed)           0.000    16.627    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X35Y112        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.500    16.500 f  
    PS7_X0Y0             PS7                          0.000    16.500 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.588    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    17.679 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.903    19.582    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.123    19.705 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_i_3__8/O
                         net (fo=1, routed)           0.514    20.219    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2207
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.256    20.475 f  pynqz2_i/nv_nvdla_wrapper_0/qd_reg_i_2__0/O
                         net (fo=701, routed)         1.650    22.125    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/nvdla_gated_clk_3
    SLICE_X35Y112        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.665    22.790    
                         clock uncertainty           -0.496    22.294    
    SLICE_X35Y112        FDRE (Setup_fdre_C_D)        0.032    22.326    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         22.326    
                         arrival time                         -16.627    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (clk_fpga_0 fall@16.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 3.186ns (34.259%)  route 6.114ns (65.741%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 21.905 - 16.500 ) 
    Source Clock Delay      (SCD):    6.268ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       2.348     3.642    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.766 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.581     4.347    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2166
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.448 r  pynqz2_i/nv_nvdla_wrapper_0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=1790, routed)        1.820     6.268    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/nvdla_op_gated_clk_img
    RAMB18_X4Y24         RAMB18E1                                     r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     8.722 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/DOBDO[5]
                         net (fo=14, routed)          3.413    12.135    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/dout[4]
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.152    12.287 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/dma_rsp_size_cnt[3]_i_2__0/O
                         net (fo=3, routed)           0.750    13.037    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/dma_rd_rsp_rdy
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.332    13.369 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_i_4__0/O
                         net (fo=1, routed)           1.575    14.945    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_i_4__0_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.124    15.069 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_i_2__0/O
                         net (fo=26, routed)          0.376    15.444    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124    15.568 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/qd_i_1__19/O
                         net (fo=1, routed)           0.000    15.568    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/clk_mgate/p_clkgate/clk_mgated_enable
    SLICE_X41Y50         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.500    16.500 f  
    PS7_X0Y0             PS7                          0.000    16.500 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.588    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    17.679 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       2.043    19.722    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.100    19.822 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.512    20.335    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2166
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    20.426 f  pynqz2_i/nv_nvdla_wrapper_0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=1790, routed)        1.480    21.905    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/clk_mgate/p_clkgate/nvdla_op_gated_clk_img
    SLICE_X41Y50         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.536    22.442    
                         clock uncertainty           -0.496    21.945    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.032    21.977    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -15.568    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (clk_fpga_0 fall@16.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.120ns  (logic 1.688ns (13.927%)  route 10.432ns (86.073%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.595ns = ( 22.095 - 16.500 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.843     3.137    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/clk
    SLICE_X39Y107        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDCE (Prop_fdce_C_Q)         0.419     3.556 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg_rep__2/Q
                         net (fo=115, routed)         2.488     6.044    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/skid_flop_out_pd_reg[63]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.321     6.365 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/skid_flop_rod_wr_pd[55]_i_2/O
                         net (fo=284, routed)         2.518     8.882    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pipe_skid_rod_wr_pd_reg[55]
    SLICE_X50Y138        LUT6 (Prop_lut6_I2_O)        0.328     9.210 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/skid_flop_rod_wr_pvld_i_3/O
                         net (fo=3, routed)           0.878    10.088    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/u_alu/p_2_in
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    10.212 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/qd_i_5__3/O
                         net (fo=4, routed)           1.503    11.716    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask_reg[2]_0
    SLICE_X47Y107        LUT5 (Prop_lut5_I1_O)        0.124    11.840 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/M_reg_i_3__81/O
                         net (fo=6, routed)           2.276    14.116    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/lat_fifo_rd_prdy
    SLICE_X80Y123        LUT3 (Prop_lut3_I1_O)        0.124    14.240 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/M_reg_i_1__81/O
                         net (fo=13, routed)          0.454    14.693    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/rd_popping
    SLICE_X80Y124        LUT2 (Prop_lut2_I1_O)        0.124    14.817 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/lat_rd_count_p[4]_i_1/O
                         net (fo=7, routed)           0.316    15.133    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/E[0]
    SLICE_X81Y123        LUT6 (Prop_lut6_I2_O)        0.124    15.257 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/qd_i_1__30/O
                         net (fo=1, routed)           0.000    15.257    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X81Y123        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.500    16.500 f  
    PS7_X0Y0             PS7                          0.000    16.500 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.588    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    17.679 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.998    19.678    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.100    19.778 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ra_d[3]_i_4/O
                         net (fo=1, routed)           0.522    20.299    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2205
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    20.390 f  pynqz2_i/nv_nvdla_wrapper_0/ra_d_reg[3]_i_3/O
                         net (fo=2329, routed)        1.704    22.095    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/nvdla_gated_clk_2
    SLICE_X81Y123        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    22.209    
                         clock uncertainty           -0.496    21.713    
    SLICE_X81Y123        FDRE (Setup_fdre_C_D)        0.032    21.745    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         21.745    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (clk_fpga_0 fall@16.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.769ns  (logic 1.812ns (15.396%)  route 9.957ns (84.604%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 22.040 - 16.500 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.843     3.137    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/clk
    SLICE_X39Y107        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDCE (Prop_fdce_C_Q)         0.419     3.556 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg_rep__2/Q
                         net (fo=115, routed)         2.488     6.044    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/skid_flop_out_pd_reg[63]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.321     6.365 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/skid_flop_rod_wr_pd[55]_i_2/O
                         net (fo=284, routed)         2.446     8.811    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pipe_skid_rod_wr_pd_reg[55]
    SLICE_X52Y138        LUT6 (Prop_lut6_I2_O)        0.328     9.139 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/skid_flop_rod_wr_pvld_i_3__0/O
                         net (fo=3, routed)           0.617     9.756    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/u_mul/p_2_in
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.880 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/qd_i_5__4/O
                         net (fo=3, routed)           1.267    11.147    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/mul_rod_rdy
    SLICE_X47Y111        LUT4 (Prop_lut4_I1_O)        0.124    11.271 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/skid_flop_rod_wr_pvld_i_3__2/O
                         net (fo=5, routed)           0.887    12.159    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/alu_rod_vld
    SLICE_X47Y111        LUT5 (Prop_lut5_I3_O)        0.124    12.283 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_i_2__14/O
                         net (fo=17, routed)          1.143    13.426    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/rd_pushing
    SLICE_X49Y111        LUT6 (Prop_lut6_I2_O)        0.124    13.550 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/roc_rd_count_p[2]_i_3/O
                         net (fo=14, routed)          0.485    14.035    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/rd_popping
    SLICE_X47Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.159 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_i_3__4/O
                         net (fo=1, routed)           0.623    14.782    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_i_3__4_n_0
    SLICE_X49Y109        LUT6 (Prop_lut6_I1_O)        0.124    14.906 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_i_1__27/O
                         net (fo=1, routed)           0.000    14.906    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X49Y109        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.500    16.500 f  
    PS7_X0Y0             PS7                          0.000    16.500 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.588    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    17.679 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.998    19.678    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.100    19.778 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ra_d[3]_i_4/O
                         net (fo=1, routed)           0.522    20.299    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2205
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    20.390 f  pynqz2_i/nv_nvdla_wrapper_0/ra_d_reg[3]_i_3/O
                         net (fo=2329, routed)        1.649    22.040    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/nvdla_gated_clk_2
    SLICE_X49Y109        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    22.154    
                         clock uncertainty           -0.496    21.658    
    SLICE_X49Y109        FDRE (Setup_fdre_C_D)        0.032    21.690    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         21.690    
                         arrival time                         -14.906    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (clk_fpga_0 fall@16.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.438ns  (logic 1.812ns (15.842%)  route 9.626ns (84.158%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.540ns = ( 22.040 - 16.500 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.843     3.137    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/clk
    SLICE_X39Y107        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDCE (Prop_fdce_C_Q)         0.419     3.556 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/dp2reg_consumer_reg_rep__2/Q
                         net (fo=115, routed)         2.488     6.044    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/skid_flop_out_pd_reg[63]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.321     6.365 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/skid_flop_rod_wr_pd[55]_i_2/O
                         net (fo=284, routed)         2.518     8.882    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pipe_skid_rod_wr_pd_reg[55]
    SLICE_X50Y138        LUT6 (Prop_lut6_I2_O)        0.328     9.210 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/skid_flop_rod_wr_pvld_i_3/O
                         net (fo=3, routed)           0.878    10.088    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/u_alu/p_2_in
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    10.212 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/qd_i_5__3/O
                         net (fo=4, routed)           1.473    11.686    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask_reg[2]_0
    SLICE_X46Y109        LUT6 (Prop_lut6_I3_O)        0.124    11.810 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/qd_i_2__15/O
                         net (fo=14, routed)          1.027    12.837    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/rd_pushing_1
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    12.961 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/qd_i_4__4/O
                         net (fo=4, routed)           0.438    13.399    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/roc_rd_pvld_p__2
    SLICE_X49Y110        LUT4 (Prop_lut4_I0_O)        0.124    13.523 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/roc_rd_count_p[2]_i_3__0/O
                         net (fo=14, routed)          0.652    14.176    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/rd_popping
    SLICE_X49Y109        LUT6 (Prop_lut6_I4_O)        0.124    14.300 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_i_3__5/O
                         net (fo=1, routed)           0.151    14.451    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_i_3__5_n_0
    SLICE_X49Y109        LUT6 (Prop_lut6_I1_O)        0.124    14.575 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_i_1__28/O
                         net (fo=1, routed)           0.000    14.575    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X49Y109        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.500    16.500 f  
    PS7_X0Y0             PS7                          0.000    16.500 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.588    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    17.679 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.998    19.678    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.100    19.778 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ra_d[3]_i_4/O
                         net (fo=1, routed)           0.522    20.299    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2205
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    20.390 f  pynqz2_i/nv_nvdla_wrapper_0/ra_d_reg[3]_i_3/O
                         net (fo=2329, routed)        1.649    22.040    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/nvdla_gated_clk_2
    SLICE_X49Y109        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    22.154    
                         clock uncertainty           -0.496    21.658    
    SLICE_X49Y109        FDRE (Setup_fdre_C_D)        0.034    21.692    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                  7.117    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (clk_fpga_0 fall@16.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 3.136ns (36.113%)  route 5.548ns (63.887%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 19.255 - 16.500 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.833     3.127    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/clk
    SLICE_X5Y12          FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456     3.583 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[0]/Q
                         net (fo=25, routed)          1.910     5.493    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/eg2ig_axi_len_d[0]
    SLICE_X8Y34          LUT5 (Prop_lut5_I1_O)        0.124     5.617 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.617    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_72
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.150 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.150    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.473 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.608     7.081    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_cnt_cur_reg[6]_0[1]
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.306     7.387 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.387    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/i__carry__0_i_7_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.920 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.920    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.077 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           0.626     8.703    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/CO[0]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.332     9.035 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/pipe_skid_axi_dat_vld_i_2/O
                         net (fo=10, routed)          0.790     9.824    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_dat_pd_reg[32]_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.948 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/sticky_i_2/O
                         net (fo=8, routed)           1.048    10.996    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/arb2spt_cmd_valid
    SLICE_X14Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.120 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/qd_i_2__5/O
                         net (fo=18, routed)          0.566    11.687    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable2
    SLICE_X17Y37         LUT6 (Prop_lut6_I5_O)        0.124    11.811 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_i_1__3/O
                         net (fo=1, routed)           0.000    11.811    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/nvdla_core_clk_mgated_enable
    SLICE_X17Y37         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     16.500    16.500 f  
    PS7_X0Y0             PS7                          0.000    16.500 f  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.588    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    17.679 f  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.576    19.256    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/clk
    SLICE_X17Y37         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg/C  (IS_INVERTED)
                         clock pessimism              0.230    19.485    
                         clock uncertainty           -0.496    18.989    
    SLICE_X17Y37         FDRE (Setup_fdre_C_D)        0.032    19.021    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/qd_reg
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  7.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p0/pipe_dma_pd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.463ns (12.306%)  route 3.300ns (87.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.170ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.485     2.664    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p0/clk
    SLICE_X39Y31         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p0/pipe_dma_pd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.367     3.031 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p0/pipe_dma_pd_reg[8]/Q
                         net (fo=2, routed)           3.300     6.331    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_rsp_mc_in_pd_reg[32]_0[8]
    SLICE_X30Y39         LUT3 (Prop_lut3_I0_O)        0.096     6.427 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd[8]_i_1/O
                         net (fo=1, routed)           0.000     6.427    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_rsp_mc_in_pd[8]
    SLICE_X30Y39         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       2.340     3.634    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.758 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_3__0/O
                         net (fo=1, routed)           0.566     4.324    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2167
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     4.425 r  pynqz2_i/nv_nvdla_wrapper_0/pipe_skid_mc_dma_rd_req_vld_reg_i_2/O
                         net (fo=1749, routed)        1.745     6.170    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/nvdla_op_gated_clk_mux
    SLICE_X30Y39         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd_reg[8]/C
                         clock pessimism             -0.115     6.055    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.343     6.398    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.398    
                         arrival time                           6.427    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/cvt_offset_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cfg_offset_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.462ns (12.705%)  route 3.174ns (87.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.135ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.538     2.717    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/clk
    SLICE_X65Y61         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/cvt_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.367     3.084 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/cvt_offset_reg[5]/Q
                         net (fo=2, routed)           3.174     6.258    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/reg2dp_d1_cvt_offset[5]
    SLICE_X61Y62         LUT3 (Prop_lut3_I0_O)        0.095     6.353 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/cfg_offset[5]_i_1/O
                         net (fo=1, routed)           0.000     6.353    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cfg_offset_reg[15]_0[5]
    SLICE_X61Y62         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cfg_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       2.340     3.634    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.758 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/pipe_skid_mc_dma_rd_req_vld_i_3__0/O
                         net (fo=1, routed)           0.566     4.324    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2167
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     4.425 r  pynqz2_i/nv_nvdla_wrapper_0/pipe_skid_mc_dma_rd_req_vld_reg_i_2/O
                         net (fo=1749, routed)        1.710     6.135    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/nvdla_op_gated_clk_mux
    SLICE_X61Y62         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cfg_offset_reg[5]/C
                         clock pessimism             -0.115     6.020    
    SLICE_X61Y62         FDCE (Hold_fdce_C_D)         0.289     6.309    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cfg_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.309    
                         arrival time                           6.353    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_wr_data_d2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.585     0.921    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X23Y28         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_wr_data_d2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_wr_data_d2_reg[14]/Q
                         net (fo=2, routed)           0.118     1.180    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/bank17_ram0_wr_data_d2[14]
    RAMB36_X1Y5          RAMB36E1                                     r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.890     1.256    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/clk
    RAMB36_X1Y5          RAMB36E1                                     r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.974    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.155     1.129    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram0_wr_data_d2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/M_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.730%)  route 0.121ns (46.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.592     0.928    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X23Y37         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram0_wr_data_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram0_wr_data_d2_reg[7]/Q
                         net (fo=2, routed)           0.121     1.190    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/bank18_ram0_wr_data_d2[7]
    RAMB36_X1Y7          RAMB36E1                                     r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/M_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.900     1.266    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/clk
    RAMB36_X1Y7          RAMB36E1                                     r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/M_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.155     1.139    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/M_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/dataout_width_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_width_cmp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.647ns (17.162%)  route 3.123ns (82.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.394ns
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.671     2.850    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/clk
    SLICE_X112Y76        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/dataout_width_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.385     3.235 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/dataout_width_reg[8]/Q
                         net (fo=3, routed)           3.123     6.358    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/dataout_width_cmp_reg[12]_0[8]
    SLICE_X110Y70        LUT3 (Prop_lut3_I2_O)        0.262     6.620 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/dataout_width_cmp[8]_i_1/O
                         net (fo=1, routed)           0.000     6.620    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_width_cmp_reg[12]_0[8]
    SLICE_X110Y70        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_width_cmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       2.302     3.596    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.720 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__2/O
                         net (fo=1, routed)           0.721     4.441    pynqz2_i/nv_nvdla_wrapper_0/inst_n_659
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.101     4.542 r  pynqz2_i/nv_nvdla_wrapper_0/qd_reg_i_2/O
                         net (fo=3477, routed)        1.852     6.394    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/nvdla_op_gated_clk_2
    SLICE_X110Y70        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_width_cmp_reg[8]/C
                         clock pessimism             -0.115     6.279    
    SLICE_X110Y70        FDCE (Hold_fdce_C_D)         0.289     6.568    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_width_cmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.568    
                         arrival time                           6.620    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2_reg[48]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/M_reg/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.745%)  route 0.121ns (46.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.586     0.922    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X23Y20         FDSE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDSE (Prop_fdse_C_Q)         0.141     1.063 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_data_d2_reg[48]/Q
                         net (fo=2, routed)           0.121     1.184    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/bank21_ram0_wr_data_d2[48]
    RAMB36_X1Y4          RAMB36E1                                     r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/M_reg/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.893     1.259    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/clk
    RAMB36_X1Y4          RAMB36E1                                     r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/M_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.977    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155     1.132    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/M_reg
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/pipe_skid_bpt2arb_req_pd_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.289%)  route 0.225ns (54.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.539     0.875    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/clk
    SLICE_X51Y75         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd_reg[16]/Q
                         net (fo=1, routed)           0.225     1.240    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/pipe_skid_bpt2arb_req_pd_reg[35][9]
    SLICE_X48Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.285 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/pipe_skid_bpt2arb_req_pd[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.285    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/pipe_skid_bpt2arb_req_pd_reg[35]_0[9]
    SLICE_X48Y72         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/pipe_skid_bpt2arb_req_pd_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.811     1.177    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/clk
    SLICE_X48Y72         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/pipe_skid_bpt2arb_req_pd_reg[16]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.091     1.233    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/pipe_skid_bpt2arb_req_pd_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.466%)  route 0.223ns (54.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.627     0.963    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/clk
    SLICE_X51Y131        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDCE (Prop_fdce_C_Q)         0.141     1.104 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[0]/Q
                         net (fo=37, routed)          0.223     1.327    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[0]
    SLICE_X47Y131        LUT6 (Prop_lut6_I1_O)        0.045     1.372 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.372    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt[2]_i_1__1_n_0
    SLICE_X47Y131        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.901     1.267    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/clk
    SLICE_X47Y131        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[2]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X47Y131        FDCE (Hold_fdce_C_D)         0.091     1.319    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/pack_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p2/pipe_dma_pd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.418ns (11.048%)  route 3.366ns (88.952%))
  Logic Levels:           0  
  Clock Path Skew:        3.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.435ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.640     2.819    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p2/clk
    SLICE_X50Y104        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p2/pipe_dma_pd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.418     3.237 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p2/pipe_dma_pd_reg[13]/Q
                         net (fo=2, routed)           3.366     6.603    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[32]_0[13]
    SLICE_X50Y107        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       2.362     3.656    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.780 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/ra_d[3]_i_4__0/O
                         net (fo=1, routed)           0.723     4.504    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2206
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     4.605 r  pynqz2_i/nv_nvdla_wrapper_0/ra_d_reg[3]_i_3__0/O
                         net (fo=1196, routed)        1.830     6.435    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/nvdla_gated_clk
    SLICE_X50Y107        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[13]/C
                         clock pessimism             -0.115     6.320    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.230     6.550    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.550    
                         arrival time                           6.603    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l4group_data_rd_data_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c0_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.367ns (9.617%)  route 3.449ns (90.383%))
  Logic Levels:           0  
  Clock Path Skew:        3.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.410ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.552     2.731    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/clk
    SLICE_X73Y16         FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l4group_data_rd_data_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y16         FDRE (Prop_fdre_C_Q)         0.367     3.098 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/l4group_data_rd_data_reg[60]/Q
                         net (fo=4, routed)           3.449     6.548    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c0_reg[63]_0[60]
    SLICE_X111Y28        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c0_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       2.302     3.596    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.720 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/qd_i_4__2/O
                         net (fo=1, routed)           0.721     4.441    pynqz2_i/nv_nvdla_wrapper_0/inst_n_659
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.101     4.542 r  pynqz2_i/nv_nvdla_wrapper_0/qd_reg_i_2/O
                         net (fo=3477, routed)        1.868     6.410    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/nvdla_op_gated_clk_2
    SLICE_X111Y28        FDRE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c0_reg[60]/C
                         clock pessimism             -0.115     6.295    
    SLICE_X111Y28        FDRE (Hold_fdre_C_D)         0.199     6.494    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c0_reg[60]
  -------------------------------------------------------------------
                         required time                         -6.494    
                         arrival time                           6.548    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.000      29.116     DSP48_X2Y29   pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.000      29.116     DSP48_X3Y35   pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.000      29.116     DSP48_X2Y30   pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.000      29.116     DSP48_X3Y33   pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.000      29.116     DSP48_X3Y34   pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.000      29.116     DSP48_X3Y32   pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.000      29.116     DSP48_X3Y29   pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.000      29.116     DSP48_X3Y28   pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X4Y4   pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X4Y4   pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.500      15.250     SLICE_X36Y53  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.500      15.250     SLICE_X36Y53  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.500      15.250     SLICE_X36Y53  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.500      15.250     SLICE_X36Y53  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.500      15.250     SLICE_X38Y53  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.500      15.250     SLICE_X38Y53  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.500      15.250     SLICE_X38Y53  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.500      15.250     SLICE_X38Y53  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X16Y46  pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X16Y46  pynqz2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X54Y90  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X54Y90  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X54Y90  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X54Y90  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X54Y90  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X54Y90  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X54Y90  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X54Y90  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X54Y94  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X54Y94  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/M_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_bytes_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.889ns  (logic 0.574ns (2.748%)  route 20.315ns (97.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 35.772 - 33.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.647     2.941    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           1.880     5.277    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.118     5.395 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)      18.435    23.830    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/wmb_bytes_reg[0]_0
    SLICE_X98Y76         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_bytes_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.593    35.772    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/clk
    SLICE_X98Y76         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_bytes_reg[12]/C
                         clock pessimism              0.129    35.901    
                         clock uncertainty           -0.496    35.404    
    SLICE_X98Y76         FDCE (Recov_fdce_C_CLR)     -0.521    34.883    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_bytes_reg[12]
  -------------------------------------------------------------------
                         required time                         34.883    
                         arrival time                         -23.830    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_bytes_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.889ns  (logic 0.574ns (2.748%)  route 20.315ns (97.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 35.772 - 33.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.647     2.941    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           1.880     5.277    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.118     5.395 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)      18.435    23.830    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/wmb_bytes_reg[0]_0
    SLICE_X98Y76         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_bytes_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.593    35.772    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/clk
    SLICE_X98Y76         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_bytes_reg[16]/C
                         clock pessimism              0.129    35.901    
                         clock uncertainty           -0.496    35.404    
    SLICE_X98Y76         FDCE (Recov_fdce_C_CLR)     -0.521    34.883    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_bytes_reg[16]
  -------------------------------------------------------------------
                         required time                         34.883    
                         arrival time                         -23.830    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.053ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_bytes_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.889ns  (logic 0.574ns (2.748%)  route 20.315ns (97.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 35.772 - 33.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.647     2.941    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           1.880     5.277    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.118     5.395 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)      18.435    23.830    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/wmb_bytes_reg[0]_0
    SLICE_X98Y76         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_bytes_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.593    35.772    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/clk
    SLICE_X98Y76         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_bytes_reg[17]/C
                         clock pessimism              0.129    35.901    
                         clock uncertainty           -0.496    35.404    
    SLICE_X98Y76         FDCE (Recov_fdce_C_CLR)     -0.521    34.883    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_bytes_reg[17]
  -------------------------------------------------------------------
                         required time                         34.883    
                         arrival time                         -23.830    
  -------------------------------------------------------------------
                         slack                                 11.053    

Slack (MET) :             11.101ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/y_extension_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.926ns  (logic 0.574ns (2.743%)  route 20.352ns (97.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 35.857 - 33.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.647     2.941    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           1.880     5.277    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.118     5.395 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)      18.472    23.867    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/wmb_bytes_reg[0]_0
    SLICE_X112Y82        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/y_extension_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.678    35.857    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/clk
    SLICE_X112Y82        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/y_extension_reg[1]/C
                         clock pessimism              0.129    35.986    
                         clock uncertainty           -0.496    35.489    
    SLICE_X112Y82        FDCE (Recov_fdce_C_CLR)     -0.521    34.968    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/y_extension_reg[1]
  -------------------------------------------------------------------
                         required time                         34.968    
                         arrival time                         -23.867    
  -------------------------------------------------------------------
                         slack                                 11.101    

Slack (MET) :             11.165ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/dataout_width_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.764ns  (logic 0.574ns (2.764%)  route 20.190ns (97.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 35.845 - 33.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.647     2.941    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           1.880     5.277    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.118     5.395 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)      18.310    23.705    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/wmb_bytes_reg[0]_0
    SLICE_X106Y75        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/dataout_width_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.666    35.845    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/clk
    SLICE_X106Y75        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/dataout_width_reg[11]/C
                         clock pessimism              0.129    35.974    
                         clock uncertainty           -0.496    35.477    
    SLICE_X106Y75        FDCE (Recov_fdce_C_CLR)     -0.607    34.870    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/dataout_width_reg[11]
  -------------------------------------------------------------------
                         required time                         34.870    
                         arrival time                         -23.705    
  -------------------------------------------------------------------
                         slack                                 11.165    

Slack (MET) :             11.165ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/dataout_width_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.764ns  (logic 0.574ns (2.764%)  route 20.190ns (97.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 35.845 - 33.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.647     2.941    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           1.880     5.277    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.118     5.395 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)      18.310    23.705    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/wmb_bytes_reg[0]_0
    SLICE_X106Y75        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/dataout_width_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.666    35.845    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/clk
    SLICE_X106Y75        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/dataout_width_reg[12]/C
                         clock pessimism              0.129    35.974    
                         clock uncertainty           -0.496    35.477    
    SLICE_X106Y75        FDCE (Recov_fdce_C_CLR)     -0.607    34.870    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/dataout_width_reg[12]
  -------------------------------------------------------------------
                         required time                         34.870    
                         arrival time                         -23.705    
  -------------------------------------------------------------------
                         slack                                 11.165    

Slack (MET) :             11.170ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.760ns  (logic 0.574ns (2.765%)  route 20.186ns (97.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 35.845 - 33.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.647     2.941    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           1.880     5.277    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.118     5.395 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)      18.305    23.701    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/wmb_bytes_reg[0]_0
    SLICE_X107Y75        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.666    35.845    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/clk
    SLICE_X107Y75        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[11]/C
                         clock pessimism              0.129    35.974    
                         clock uncertainty           -0.496    35.477    
    SLICE_X107Y75        FDCE (Recov_fdce_C_CLR)     -0.607    34.870    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[11]
  -------------------------------------------------------------------
                         required time                         34.870    
                         arrival time                         -23.701    
  -------------------------------------------------------------------
                         slack                                 11.170    

Slack (MET) :             11.170ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.760ns  (logic 0.574ns (2.765%)  route 20.186ns (97.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 35.845 - 33.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.647     2.941    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           1.880     5.277    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.118     5.395 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)      18.305    23.701    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/wmb_bytes_reg[0]_0
    SLICE_X107Y75        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.666    35.845    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/clk
    SLICE_X107Y75        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[12]/C
                         clock pessimism              0.129    35.974    
                         clock uncertainty           -0.496    35.477    
    SLICE_X107Y75        FDCE (Recov_fdce_C_CLR)     -0.607    34.870    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[12]
  -------------------------------------------------------------------
                         required time                         34.870    
                         arrival time                         -23.701    
  -------------------------------------------------------------------
                         slack                                 11.170    

Slack (MET) :             11.170ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.760ns  (logic 0.574ns (2.765%)  route 20.186ns (97.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 35.845 - 33.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.647     2.941    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           1.880     5.277    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.118     5.395 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)      18.305    23.701    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/wmb_bytes_reg[0]_0
    SLICE_X107Y75        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.666    35.845    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/clk
    SLICE_X107Y75        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[8]/C
                         clock pessimism              0.129    35.974    
                         clock uncertainty           -0.496    35.477    
    SLICE_X107Y75        FDCE (Recov_fdce_C_CLR)     -0.607    34.870    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[8]
  -------------------------------------------------------------------
                         required time                         34.870    
                         arrival time                         -23.701    
  -------------------------------------------------------------------
                         slack                                 11.170    

Slack (MET) :             11.170ns  (required time - arrival time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.760ns  (logic 0.574ns (2.765%)  route 20.186ns (97.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 35.845 - 33.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.647     2.941    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           1.880     5.277    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.118     5.395 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)      18.305    23.701    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/wmb_bytes_reg[0]_0
    SLICE_X107Y75        FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.666    35.845    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/clk
    SLICE_X107Y75        FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[9]/C
                         clock pessimism              0.129    35.974    
                         clock uncertainty           -0.496    35.477    
    SLICE_X107Y75        FDCE (Recov_fdce_C_CLR)     -0.607    34.870    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/weight_channel_ext_reg[9]
  -------------------------------------------------------------------
                         required time                         34.870    
                         arrival time                         -23.701    
  -------------------------------------------------------------------
                         slack                                 11.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.189ns (9.937%)  route 1.713ns (90.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.554     0.890    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           0.731     1.762    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.048     1.810 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)       0.981     2.792    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_planar0_idx_reg[0]_0
    SLICE_X40Y61         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.135     1.501    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.226     1.783    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2166
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.812 r  pynqz2_i/nv_nvdla_wrapper_0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=1790, routed)        0.822     2.634    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/nvdla_op_gated_clk_img
    SLICE_X40Y61         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[12]/C
                         clock pessimism             -0.030     2.604    
    SLICE_X40Y61         FDCE (Remov_fdce_C_CLR)     -0.154     2.450    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.189ns (9.937%)  route 1.713ns (90.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.554     0.890    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           0.731     1.762    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.048     1.810 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)       0.981     2.792    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_planar0_idx_reg[0]_0
    SLICE_X40Y61         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.135     1.501    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.226     1.783    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2166
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.812 r  pynqz2_i/nv_nvdla_wrapper_0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=1790, routed)        0.822     2.634    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/nvdla_op_gated_clk_img
    SLICE_X40Y61         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_cnt_reg[1]/C
                         clock pessimism             -0.030     2.604    
    SLICE_X40Y61         FDCE (Remov_fdce_C_CLR)     -0.154     2.450    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_idx_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.189ns (9.707%)  route 1.758ns (90.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.554     0.890    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           0.731     1.762    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.048     1.810 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)       1.027     2.837    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/wr_busy_in_reg
    SLICE_X36Y58         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_idx_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.135     1.501    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.226     1.783    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2166
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.812 r  pynqz2_i/nv_nvdla_wrapper_0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=1790, routed)        0.823     2.635    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/nvdla_op_gated_clk_img
    SLICE_X36Y58         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_idx_reg[5]/C
                         clock pessimism             -0.030     2.605    
    SLICE_X36Y58         FDCE (Remov_fdce_C_CLR)     -0.129     2.476    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_idx_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_idx_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.189ns (9.707%)  route 1.758ns (90.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.554     0.890    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           0.731     1.762    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.048     1.810 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)       1.027     2.837    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/wr_busy_in_reg
    SLICE_X36Y58         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_idx_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.135     1.501    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.226     1.783    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2166
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.812 r  pynqz2_i/nv_nvdla_wrapper_0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=1790, routed)        0.823     2.635    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/nvdla_op_gated_clk_img
    SLICE_X36Y58         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_idx_reg[6]/C
                         clock pessimism             -0.030     2.605    
    SLICE_X36Y58         FDCE (Remov_fdce_C_CLR)     -0.129     2.476    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_idx_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.189ns (9.618%)  route 1.776ns (90.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.554     0.890    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           0.731     1.762    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.048     1.810 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)       1.045     2.855    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_planar0_idx_reg[0]_0
    SLICE_X41Y64         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.135     1.501    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.226     1.783    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2166
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.812 r  pynqz2_i/nv_nvdla_wrapper_0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=1790, routed)        0.819     2.631    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/nvdla_op_gated_clk_img
    SLICE_X41Y64         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[13]/C
                         clock pessimism             -0.030     2.601    
    SLICE_X41Y64         FDCE (Remov_fdce_C_CLR)     -0.154     2.447    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[53]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.189ns (9.618%)  route 1.776ns (90.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.554     0.890    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           0.731     1.762    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.048     1.810 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)       1.045     2.855    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_planar0_idx_reg[0]_0
    SLICE_X41Y64         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.135     1.501    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.226     1.783    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2166
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.812 r  pynqz2_i/nv_nvdla_wrapper_0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=1790, routed)        0.819     2.631    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/nvdla_op_gated_clk_img
    SLICE_X41Y64         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[53]/C
                         clock pessimism             -0.030     2.601    
    SLICE_X41Y64         FDCE (Remov_fdce_C_CLR)     -0.154     2.447    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.189ns (9.597%)  route 1.780ns (90.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.554     0.890    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           0.731     1.762    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.048     1.810 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)       1.049     2.859    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_planar0_idx_reg[0]_0
    SLICE_X40Y64         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.135     1.501    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.226     1.783    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2166
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.812 r  pynqz2_i/nv_nvdla_wrapper_0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=1790, routed)        0.819     2.631    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/nvdla_op_gated_clk_img
    SLICE_X40Y64         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[10]/C
                         clock pessimism             -0.030     2.601    
    SLICE_X40Y64         FDCE (Remov_fdce_C_CLR)     -0.154     2.447    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[50]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.189ns (9.597%)  route 1.780ns (90.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.554     0.890    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           0.731     1.762    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.048     1.810 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)       1.049     2.859    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_planar0_idx_reg[0]_0
    SLICE_X40Y64         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.135     1.501    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.226     1.783    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2166
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.812 r  pynqz2_i/nv_nvdla_wrapper_0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=1790, routed)        0.819     2.631    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/nvdla_op_gated_clk_img
    SLICE_X40Y64         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[50]/C
                         clock pessimism             -0.030     2.601    
    SLICE_X40Y64         FDCE (Remov_fdce_C_CLR)     -0.154     2.447    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[52]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.189ns (9.597%)  route 1.780ns (90.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.554     0.890    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           0.731     1.762    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.048     1.810 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)       1.049     2.859    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_planar0_idx_reg[0]_0
    SLICE_X40Y64         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.135     1.501    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.226     1.783    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2166
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.812 r  pynqz2_i/nv_nvdla_wrapper_0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=1790, routed)        0.819     2.631    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/nvdla_op_gated_clk_img
    SLICE_X40Y64         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[52]/C
                         clock pessimism             -0.030     2.601    
    SLICE_X40Y64         FDCE (Remov_fdce_C_CLR)     -0.154     2.447    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.189ns (9.554%)  route 1.789ns (90.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       0.554     0.890    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/clk
    SLICE_X35Y63         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=2, routed)           0.731     1.762    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.048     1.810 f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=12197, routed)       1.058     2.868    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_planar0_idx_reg[0]_0
    SLICE_X37Y64         FDCE                                         f  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pynqz2_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26690, routed)       1.135     1.501    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/clk
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.056     1.557 r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/FSM_sequential_cur_state[1]_i_6__0/O
                         net (fo=1, routed)           0.226     1.783    pynqz2_i/nv_nvdla_wrapper_0/inst_n_2166
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.812 r  pynqz2_i/nv_nvdla_wrapper_0/FSM_sequential_cur_state_reg[1]_i_2/O
                         net (fo=1790, routed)        0.819     2.631    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/nvdla_op_gated_clk_img
    SLICE_X37Y64         FDCE                                         r  pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[11]/C
                         clock pessimism             -0.030     2.601    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.154     2.447    pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.421    





