FullBuild_i2c_user_logic_ADC_0_0.vhd,vhdl,xil_defaultlib,../../../bd/FullBuild/ip/FullBuild_i2c_user_logic_ADC_0_0/sim/FullBuild_i2c_user_logic_ADC_0_0.vhd,incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0"
FullBuild_i2c_user_logic_LCD_0_0.vhd,vhdl,xil_defaultlib,../../../bd/FullBuild/ip/FullBuild_i2c_user_logic_LCD_0_0/sim/FullBuild_i2c_user_logic_LCD_0_0.vhd,incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0"
FullBuild_PWM_gen_0_0.vhd,vhdl,xil_defaultlib,../../../bd/FullBuild/ip/FullBuild_PWM_gen_0_0/sim/FullBuild_PWM_gen_0_0.vhd,incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0"
FullBuild_Reset_Delay_0_0.vhd,vhdl,xil_defaultlib,../../../bd/FullBuild/ip/FullBuild_Reset_Delay_0_0/sim/FullBuild_Reset_Delay_0_0.vhd,incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0"
FullBuild_statemachine_0_0.vhd,vhdl,xil_defaultlib,../../../bd/FullBuild/ip/FullBuild_statemachine_0_0/sim/FullBuild_statemachine_0_0.vhd,incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0"
FullBuild_btn_debounce_toggle_0_0.vhd,vhdl,xil_defaultlib,../../../bd/FullBuild/ip/FullBuild_btn_debounce_toggle_0_0/sim/FullBuild_btn_debounce_toggle_0_0.vhd,incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0"
FullBuild_btn_debounce_toggle_0_1.vhd,vhdl,xil_defaultlib,../../../bd/FullBuild/ip/FullBuild_btn_debounce_toggle_0_1/sim/FullBuild_btn_debounce_toggle_0_1.vhd,incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0"
FullBuild_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/FullBuild/ip/FullBuild_util_vector_logic_0_0/sim/FullBuild_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0"
FullBuild_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/FullBuild/ip/FullBuild_xlconstant_0_0/sim/FullBuild_xlconstant_0_0.v,incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0"
FullBuild_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/FullBuild/ip/FullBuild_processing_system7_0_0/sim/FullBuild_processing_system7_0_0.v,incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0"
FullBuild_LCD_Controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/FullBuild/ip/FullBuild_LCD_Controller_0_0/sim/FullBuild_LCD_Controller_0_0.vhd,incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0"
FullBuild_LCD_Data_Cutter_0_0.vhd,vhdl,xil_defaultlib,../../../bd/FullBuild/ip/FullBuild_LCD_Data_Cutter_0_0/sim/FullBuild_LCD_Data_Cutter_0_0.vhd,incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0"
FullBuild.vhd,vhdl,xil_defaultlib,../../../bd/FullBuild/sim/FullBuild.vhd,incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/ec67/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ipshared/8c62/hdl"incdir="../../../../project_3_main.srcs/sources_1/bd/FullBuild/ip/FullBuild_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
