`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2024/11/14 20:09:52
// Design Name: 
// Module Name: InstructionMemory
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module InstructionMemory(
    input wire [31:0] PC,
    // input wire clk,
    output reg [31:0] instruction
    );

    reg [31:0] rom[127:0];
    integer i;

    initial begin
        
        for (i = 0; i < 128; i = i + 1) begin
            rom[i] = 32'b0;
        end
        rom[0] = 32'b00011001001100000000001010010011;
        rom[1] = 32'b00000000000000000000000000010011;
        rom[2] = 32'b00000000000000000000000000010011;
        rom[3] = 32'b00000000010100101000001100110011;
        rom[4] = 32'b00000000000000000000000000010011;
        rom[5] = 32'b00000000000000000000000000010011;
        rom[6] = 32'b01000000011000000000001110110011;
        rom[7] = 32'b00000000011000101111111000110011;
        rom[8] = 32'b00000000001000000000111000010011;
        rom[9] = 32'b00000000000000000000000000010011;
        rom[10] = 32'b00000000000000000000000000010011;
        rom[11] = 32'b00000001110000110001001100110011;
        rom[12] = 32'b00000000000000000000000000010011;
        rom[13] = 32'b00000000000000000000000000010011;
        rom[14] = 32'b00000000011000111110001110110011;
        rom[15] = 32'b00000000000000000000000000010011;
        rom[16] = 32'b00000000000000000000000000010011;
        rom[17] = 32'b01110011001000111111111010010011;
        rom[18] = 32'b00000000000000000000000000010011;
        rom[19] = 32'b00000000000000000000000000010011;
        rom[20] = 32'b00000000010111101101111010010011;
        rom[21] = 32'b00000000000000000000000000010011;
        rom[22] = 32'b00000000000000000000000000010011;
        rom[23] = 32'b00000001110000111101001110110011;
        rom[24] = 32'b00000000000000000000000000010011;
        rom[25] = 32'b00000000000000000000000000010011;
        rom[26] = 32'b00000001000000111001001110010011;
        rom[27] = 32'b00000000000000000000000000010011;
        rom[28] = 32'b00000000000000000000000000010011;
        rom[29] = 32'b01000001110000111101001110110011;
        rom[30] = 32'b00000000011000101001100001100011;
        rom[31] = 32'b00000000000000000000000000010011;
        rom[32] = 32'b00000000000000000000000000010011;
        rom[33] = 32'b00000000000000000000001110110011;
        rom[34] = 32'b00000010000000111000100001100011;
        rom[35] = 32'b00000000000000000000000000010011;
        rom[36] = 32'b00000000000000000000000000010011;
        rom[37] = 32'b00000011110100111101001001100011;
        rom[38] = 32'b00000000000000000000000000010011;
        rom[39] = 32'b00000000000000000000000000010011;
        rom[40] = 32'b00000000000000111000001010110011;
        rom[41] = 32'b00000000000000000000000000010011;
        rom[42] = 32'b00000000000000000000000000010011;
        rom[43] = 32'b00000001110100111100100001100011;
        rom[44] = 32'b00000000000000000000000000010011;
        rom[45] = 32'b00000000000000000000000000010011;
        rom[46] = 32'b00000000000000000000001010110011;
        rom[47] = 32'b00000000010100111001110001100011;
        rom[48] = 32'b00000000000000000000000000010011;
        rom[49] = 32'b00000000000000000000000000010011;
        rom[50] = 32'b00000000010100111000100001100011;
        rom[51] = 32'b00000000000000000000000000010011;
        rom[52] = 32'b00000000000000000000000000010011;
        rom[53] = 32'b00000000000000000000001100110011;
        rom[54] = 32'b00000001110100110100110001100011;
        rom[55] = 32'b00000000000000000000000000010011;
        rom[56] = 32'b00000000000000000000000000010011;
        rom[57] = 32'b00000001110000110101100001100011;
        rom[58] = 32'b00000000000000000000000000010011;
        rom[59] = 32'b00000000000000000000000000010011;
        rom[60] = 32'b00000000000000000000111000110011;
        rom[61] = 32'b00000000000000000000111010110011;
        rom[62] = 32'b00000001100000000000000011101111;
        rom[63] = 32'b00000000000000000000000000010011;
        rom[64] = 32'b00000000000000000000000000010011;
        rom[65] = 32'b00000010011100101000100001100011;
        rom[66] = 32'b00000000000000000000000000010011;
        rom[67] = 32'b00000000000000000000000000010011;
        rom[68] = 32'b00000000010100010010000000100011;
        rom[69] = 32'b00000000011000010000001000100011;
        rom[70] = 32'b00000000000000010010111010000011;
        rom[71] = 32'b00000000010000010000111010000011;
        rom[72] = 32'b00000000010000010100111010000011;
        rom[73] = 32'b00000000000000001000000001100111;
        rom[74] = 32'b00000000000000000000000000010011;
        rom[75] = 32'b00000000000000000000000000010011;
        rom[76] = 32'b00000000000000000000000010110011;
        rom[77] = 32'b00000000000000000000001110110011;
    end

    always @(*) begin
        instruction = rom[(PC>>2)];
    end

endmodule
