/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_0z[3] & celloutsig_0_2z);
  assign celloutsig_0_2z = ~(in_data[42] & in_data[58]);
  assign celloutsig_1_0z = ~(in_data[106] & in_data[124]);
  assign celloutsig_0_11z = ~((celloutsig_0_6z[5] | celloutsig_0_10z[2]) & celloutsig_0_6z[6]);
  reg [9:0] _04_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 10'h000;
    else _04_ <= { celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign out_data[137:128] = _04_;
  assign celloutsig_1_11z = celloutsig_1_4z[4:1] & in_data[146:143];
  assign celloutsig_0_12z = { celloutsig_0_6z[4], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z } & { in_data[72:66], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z[5], celloutsig_1_3z, celloutsig_1_1z } & { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_3z[8], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } <= celloutsig_0_3z[6:3];
  assign celloutsig_0_17z = { celloutsig_0_13z[14:13], celloutsig_0_4z } <= celloutsig_0_8z;
  assign celloutsig_1_2z = celloutsig_1_1z[9:6] <= { in_data[124], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[189:181] <= { celloutsig_1_1z[9:4], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_12z = ! { in_data[143], celloutsig_1_7z };
  assign celloutsig_0_7z = ! { celloutsig_0_0z[6:1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_5z[5:3] % { 1'h1, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_12z[16:15], celloutsig_0_17z } * celloutsig_0_13z[19:17];
  assign celloutsig_1_1z = in_data[143:133] * { in_data[163:156], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } * { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_7z = in_data[151:144] * celloutsig_1_4z[10:3];
  assign celloutsig_1_9z = celloutsig_1_3z ? in_data[123:119] : { in_data[148], celloutsig_1_0z, celloutsig_1_2z, 1'h0, celloutsig_1_0z };
  assign celloutsig_0_0z = - in_data[34:25];
  assign celloutsig_0_21z = { celloutsig_0_12z[12], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_17z } !== { celloutsig_0_13z[11:8], celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_1_19z = celloutsig_1_16z[3] & celloutsig_1_8z;
  assign celloutsig_0_15z = celloutsig_0_5z & celloutsig_0_4z;
  assign celloutsig_1_8z = in_data[170] & celloutsig_1_4z[0];
  assign celloutsig_0_9z = ~^ { celloutsig_0_0z[8:1], celloutsig_0_1z };
  assign celloutsig_0_1z = ~^ in_data[28:9];
  assign celloutsig_1_16z = { celloutsig_1_9z[4], celloutsig_1_6z, celloutsig_1_12z } << { celloutsig_1_11z[3:1], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_6z = { celloutsig_0_0z[9:3], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } << { celloutsig_0_0z[8:0], celloutsig_0_1z };
  assign celloutsig_1_5z = celloutsig_1_1z[9:3] << { celloutsig_1_1z[7:2], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_3z[4:3], celloutsig_0_8z, celloutsig_0_4z } ~^ in_data[81:76];
  assign celloutsig_0_13z = { in_data[72:59], celloutsig_0_11z, celloutsig_0_10z } ~^ { celloutsig_0_0z[8:1], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z };
  always_latch
    if (clkin_data[0]) celloutsig_0_8z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_8z = { celloutsig_0_0z[7:6], celloutsig_0_1z };
  assign { out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
