

================================================================
== Vivado HLS Report for 'mixColumns'
================================================================
* Date:           Tue Jan 14 16:43:24 2025

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AES_HLS
* Solution:       aes
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.57|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_data_V_addr = getelementptr [16 x i8]* %state_data_V, i64 0, i64 0" [AES_HLS/aes_implementation.cpp:251]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%state_data_V_addr_16 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 4" [AES_HLS/aes_implementation.cpp:252]
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%state_data_V_load = load i8* %state_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:251]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%state_data_V_load_16 = load i8* %state_data_V_addr_16, align 1" [AES_HLS/aes_implementation.cpp:252]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 2> : 2.32ns
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%state_data_V_addr_17 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 8" [AES_HLS/aes_implementation.cpp:253]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%state_data_V_addr_18 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 12" [AES_HLS/aes_implementation.cpp:254]
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%state_data_V_load = load i8* %state_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:251]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%state_data_V_load_16 = load i8* %state_data_V_addr_16, align 1" [AES_HLS/aes_implementation.cpp:252]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%state_data_V_load_17 = load i8* %state_data_V_addr_17, align 1" [AES_HLS/aes_implementation.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 26 [2/2] (2.32ns)   --->   "%state_data_V_load_18 = load i8* %state_data_V_addr_18, align 1" [AES_HLS/aes_implementation.cpp:254]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 3> : 2.32ns
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%state_data_V_addr_19 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 1" [AES_HLS/aes_implementation.cpp:251]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%state_data_V_addr_20 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 5" [AES_HLS/aes_implementation.cpp:252]
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%state_data_V_load_17 = load i8* %state_data_V_addr_17, align 1" [AES_HLS/aes_implementation.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 30 [1/2] (2.32ns)   --->   "%state_data_V_load_18 = load i8* %state_data_V_addr_18, align 1" [AES_HLS/aes_implementation.cpp:254]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 31 [2/2] (2.32ns)   --->   "%state_data_V_load_19 = load i8* %state_data_V_addr_19, align 1" [AES_HLS/aes_implementation.cpp:251]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%state_data_V_load_20 = load i8* %state_data_V_addr_20, align 1" [AES_HLS/aes_implementation.cpp:252]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%state_data_V_addr_21 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 9" [AES_HLS/aes_implementation.cpp:253]
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%state_data_V_addr_22 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 13" [AES_HLS/aes_implementation.cpp:254]
ST_4 : Operation 35 [1/2] (2.32ns)   --->   "%state_data_V_load_19 = load i8* %state_data_V_addr_19, align 1" [AES_HLS/aes_implementation.cpp:251]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 36 [1/2] (2.32ns)   --->   "%state_data_V_load_20 = load i8* %state_data_V_addr_20, align 1" [AES_HLS/aes_implementation.cpp:252]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 37 [2/2] (2.32ns)   --->   "%state_data_V_load_21 = load i8* %state_data_V_addr_21, align 1" [AES_HLS/aes_implementation.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 38 [2/2] (2.32ns)   --->   "%state_data_V_load_22 = load i8* %state_data_V_addr_22, align 1" [AES_HLS/aes_implementation.cpp:254]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 5> : 2.32ns
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%state_data_V_addr_23 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 2" [AES_HLS/aes_implementation.cpp:251]
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%state_data_V_addr_24 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 6" [AES_HLS/aes_implementation.cpp:252]
ST_5 : Operation 41 [1/2] (2.32ns)   --->   "%state_data_V_load_21 = load i8* %state_data_V_addr_21, align 1" [AES_HLS/aes_implementation.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 42 [1/2] (2.32ns)   --->   "%state_data_V_load_22 = load i8* %state_data_V_addr_22, align 1" [AES_HLS/aes_implementation.cpp:254]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 43 [2/2] (2.32ns)   --->   "%state_data_V_load_23 = load i8* %state_data_V_addr_23, align 1" [AES_HLS/aes_implementation.cpp:251]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 44 [2/2] (2.32ns)   --->   "%state_data_V_load_24 = load i8* %state_data_V_addr_24, align 1" [AES_HLS/aes_implementation.cpp:252]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 6> : 2.32ns
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%state_data_V_addr_25 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 10" [AES_HLS/aes_implementation.cpp:253]
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%state_data_V_addr_26 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 14" [AES_HLS/aes_implementation.cpp:254]
ST_6 : Operation 47 [1/2] (2.32ns)   --->   "%state_data_V_load_23 = load i8* %state_data_V_addr_23, align 1" [AES_HLS/aes_implementation.cpp:251]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 48 [1/2] (2.32ns)   --->   "%state_data_V_load_24 = load i8* %state_data_V_addr_24, align 1" [AES_HLS/aes_implementation.cpp:252]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 49 [2/2] (2.32ns)   --->   "%state_data_V_load_25 = load i8* %state_data_V_addr_25, align 1" [AES_HLS/aes_implementation.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 50 [2/2] (2.32ns)   --->   "%state_data_V_load_26 = load i8* %state_data_V_addr_26, align 1" [AES_HLS/aes_implementation.cpp:254]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 7> : 2.32ns
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%state_data_V_addr_27 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 3" [AES_HLS/aes_implementation.cpp:251]
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%state_data_V_addr_28 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 7" [AES_HLS/aes_implementation.cpp:252]
ST_7 : Operation 53 [1/2] (2.32ns)   --->   "%state_data_V_load_25 = load i8* %state_data_V_addr_25, align 1" [AES_HLS/aes_implementation.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 54 [1/2] (2.32ns)   --->   "%state_data_V_load_26 = load i8* %state_data_V_addr_26, align 1" [AES_HLS/aes_implementation.cpp:254]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 55 [2/2] (2.32ns)   --->   "%state_data_V_load_27 = load i8* %state_data_V_addr_27, align 1" [AES_HLS/aes_implementation.cpp:251]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 56 [2/2] (2.32ns)   --->   "%state_data_V_load_28 = load i8* %state_data_V_addr_28, align 1" [AES_HLS/aes_implementation.cpp:252]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 8> : 3.25ns
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%state_data_V_addr_29 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 11" [AES_HLS/aes_implementation.cpp:253]
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%state_data_V_addr_30 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 15" [AES_HLS/aes_implementation.cpp:254]
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_i = zext i8 %state_data_V_load to i64" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]
ST_8 : Operation 61 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load = load i8* %gf_mul2_table_V_addr, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i8 %state_data_V_load_16 to i64" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]
ST_8 : Operation 64 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load = load i8* %gf_mul3_table_V_addr, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_1 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:257]
ST_8 : Operation 66 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_1 = load i8* %gf_mul2_table_V_addr_1, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i8 %state_data_V_load_17 to i64" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_1 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i2" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]
ST_8 : Operation 69 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_1 = load i8* %gf_mul3_table_V_addr_1, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_2 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i2" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:258]
ST_8 : Operation 71 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_2 = load i8* %gf_mul2_table_V_addr_2, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i8 %state_data_V_load_18 to i64" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_2 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i3" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]
ST_8 : Operation 74 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_2 = load i8* %gf_mul3_table_V_addr_2, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_3 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259]
ST_8 : Operation 76 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_3 = load i8* %gf_mul3_table_V_addr_3, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_3 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i3" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:259]
ST_8 : Operation 78 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_3 = load i8* %gf_mul2_table_V_addr_3, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 79 [1/2] (2.32ns)   --->   "%state_data_V_load_27 = load i8* %state_data_V_addr_27, align 1" [AES_HLS/aes_implementation.cpp:251]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 80 [1/2] (2.32ns)   --->   "%state_data_V_load_28 = load i8* %state_data_V_addr_28, align 1" [AES_HLS/aes_implementation.cpp:252]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 81 [2/2] (2.32ns)   --->   "%state_data_V_load_29 = load i8* %state_data_V_addr_29, align 1" [AES_HLS/aes_implementation.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 82 [2/2] (2.32ns)   --->   "%state_data_V_load_30 = load i8* %state_data_V_addr_30, align 1" [AES_HLS/aes_implementation.cpp:254]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 9> : 6.57ns
ST_9 : Operation 83 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load = load i8* %gf_mul2_table_V_addr, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 84 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load = load i8* %gf_mul3_table_V_addr, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign)   --->   "%tmp = xor i8 %state_data_V_load_18, %state_data_V_load_17" [AES_HLS/aes_implementation.cpp:256]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign)   --->   "%tmp1 = xor i8 %gf_mul2_table_V_load, %gf_mul3_table_V_load" [AES_HLS/aes_implementation.cpp:256]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign = xor i8 %tmp1, %tmp" [AES_HLS/aes_implementation.cpp:256]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_1 = load i8* %gf_mul2_table_V_addr_1, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 89 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_1 = load i8* %gf_mul3_table_V_addr_1, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_s)   --->   "%tmp2 = xor i8 %state_data_V_load_18, %state_data_V_load" [AES_HLS/aes_implementation.cpp:257]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_s)   --->   "%tmp3 = xor i8 %gf_mul2_table_V_load_1, %gf_mul3_table_V_load_1" [AES_HLS/aes_implementation.cpp:257]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_s = xor i8 %tmp3, %tmp2" [AES_HLS/aes_implementation.cpp:257]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_2 = load i8* %gf_mul2_table_V_addr_2, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 94 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_2 = load i8* %gf_mul3_table_V_addr_2, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_1)   --->   "%tmp4 = xor i8 %state_data_V_load_16, %state_data_V_load" [AES_HLS/aes_implementation.cpp:258]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_1)   --->   "%tmp5 = xor i8 %gf_mul2_table_V_load_2, %gf_mul3_table_V_load_2" [AES_HLS/aes_implementation.cpp:258]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_1 = xor i8 %tmp5, %tmp4" [AES_HLS/aes_implementation.cpp:258]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_3 = load i8* %gf_mul3_table_V_addr_3, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 99 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_3 = load i8* %gf_mul2_table_V_addr_3, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_2)   --->   "%tmp6 = xor i8 %state_data_V_load_17, %state_data_V_load_16" [AES_HLS/aes_implementation.cpp:259]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_2)   --->   "%tmp7 = xor i8 %gf_mul3_table_V_load_3, %gf_mul2_table_V_load_3" [AES_HLS/aes_implementation.cpp:259]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_2 = xor i8 %tmp7, %tmp6" [AES_HLS/aes_implementation.cpp:259]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign, i8* %state_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:261]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 104 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_s, i8* %state_data_V_addr_16, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:262]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 105 [1/2] (2.32ns)   --->   "%state_data_V_load_29 = load i8* %state_data_V_addr_29, align 1" [AES_HLS/aes_implementation.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 106 [1/2] (2.32ns)   --->   "%state_data_V_load_30 = load i8* %state_data_V_addr_30, align 1" [AES_HLS/aes_implementation.cpp:254]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 10> : 3.25ns
ST_10 : Operation 107 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_1, i8* %state_data_V_addr_17, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:263]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 108 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_2, i8* %state_data_V_addr_18, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:264]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_i4 = zext i8 %state_data_V_load_19 to i64" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_4 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i4" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]
ST_10 : Operation 111 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_4 = load i8* %gf_mul2_table_V_addr_4, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_i5 = zext i8 %state_data_V_load_20 to i64" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_4 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i5" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]
ST_10 : Operation 114 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_4 = load i8* %gf_mul3_table_V_addr_4, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_5 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i5" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:257]
ST_10 : Operation 116 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_5 = load i8* %gf_mul2_table_V_addr_5, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_i6 = zext i8 %state_data_V_load_21 to i64" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_5 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i6" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]
ST_10 : Operation 119 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_5 = load i8* %gf_mul3_table_V_addr_5, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_6 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i6" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:258]
ST_10 : Operation 121 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_6 = load i8* %gf_mul2_table_V_addr_6, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_i7 = zext i8 %state_data_V_load_22 to i64" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_6 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i7" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]
ST_10 : Operation 124 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_6 = load i8* %gf_mul3_table_V_addr_6, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_7 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i4" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259]
ST_10 : Operation 126 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_7 = load i8* %gf_mul3_table_V_addr_7, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_7 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i7" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:259]
ST_10 : Operation 128 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_7 = load i8* %gf_mul2_table_V_addr_7, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

 <State 11> : 6.57ns
ST_11 : Operation 129 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_4 = load i8* %gf_mul2_table_V_addr_4, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 130 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_4 = load i8* %gf_mul3_table_V_addr_4, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_12)   --->   "%tmp8 = xor i8 %state_data_V_load_22, %state_data_V_load_21" [AES_HLS/aes_implementation.cpp:256]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_12)   --->   "%tmp9 = xor i8 %gf_mul2_table_V_load_4, %gf_mul3_table_V_load_4" [AES_HLS/aes_implementation.cpp:256]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_12 = xor i8 %tmp9, %tmp8" [AES_HLS/aes_implementation.cpp:256]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_5 = load i8* %gf_mul2_table_V_addr_5, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 135 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_5 = load i8* %gf_mul3_table_V_addr_5, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_3)   --->   "%tmp10 = xor i8 %state_data_V_load_22, %state_data_V_load_19" [AES_HLS/aes_implementation.cpp:257]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_3)   --->   "%tmp11 = xor i8 %gf_mul2_table_V_load_5, %gf_mul3_table_V_load_5" [AES_HLS/aes_implementation.cpp:257]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_3 = xor i8 %tmp11, %tmp10" [AES_HLS/aes_implementation.cpp:257]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_6 = load i8* %gf_mul2_table_V_addr_6, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 140 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_6 = load i8* %gf_mul3_table_V_addr_6, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_4)   --->   "%tmp12 = xor i8 %state_data_V_load_20, %state_data_V_load_19" [AES_HLS/aes_implementation.cpp:258]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_4)   --->   "%tmp13 = xor i8 %gf_mul2_table_V_load_6, %gf_mul3_table_V_load_6" [AES_HLS/aes_implementation.cpp:258]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_4 = xor i8 %tmp13, %tmp12" [AES_HLS/aes_implementation.cpp:258]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_7 = load i8* %gf_mul3_table_V_addr_7, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 145 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_7 = load i8* %gf_mul2_table_V_addr_7, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_5)   --->   "%tmp14 = xor i8 %state_data_V_load_21, %state_data_V_load_20" [AES_HLS/aes_implementation.cpp:259]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_5)   --->   "%tmp15 = xor i8 %gf_mul3_table_V_load_7, %gf_mul2_table_V_load_7" [AES_HLS/aes_implementation.cpp:259]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_5 = xor i8 %tmp15, %tmp14" [AES_HLS/aes_implementation.cpp:259]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_12, i8* %state_data_V_addr_19, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:261]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 150 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_3, i8* %state_data_V_addr_20, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:262]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 12> : 3.25ns
ST_12 : Operation 151 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_4, i8* %state_data_V_addr_21, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:263]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 152 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_5, i8* %state_data_V_addr_22, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:264]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_i8 = zext i8 %state_data_V_load_23 to i64" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_8 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i8" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]
ST_12 : Operation 155 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_8 = load i8* %gf_mul2_table_V_addr_8, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_i9 = zext i8 %state_data_V_load_24 to i64" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_8 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i9" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]
ST_12 : Operation 158 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_8 = load i8* %gf_mul3_table_V_addr_8, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_9 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i9" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:257]
ST_12 : Operation 160 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_9 = load i8* %gf_mul2_table_V_addr_9, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_i10 = zext i8 %state_data_V_load_25 to i64" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_9 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i10" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]
ST_12 : Operation 163 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_9 = load i8* %gf_mul3_table_V_addr_9, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_10 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i10" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:258]
ST_12 : Operation 165 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_10 = load i8* %gf_mul2_table_V_addr_10, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_i11 = zext i8 %state_data_V_load_26 to i64" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_10 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i11" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]
ST_12 : Operation 168 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_10 = load i8* %gf_mul3_table_V_addr_10, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_11 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i8" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259]
ST_12 : Operation 170 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_11 = load i8* %gf_mul3_table_V_addr_11, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_11 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i11" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:259]
ST_12 : Operation 172 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_11 = load i8* %gf_mul2_table_V_addr_11, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

 <State 13> : 6.57ns
ST_13 : Operation 173 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_8 = load i8* %gf_mul2_table_V_addr_8, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 174 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_8 = load i8* %gf_mul3_table_V_addr_8, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_13)   --->   "%tmp16 = xor i8 %state_data_V_load_26, %state_data_V_load_25" [AES_HLS/aes_implementation.cpp:256]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_13)   --->   "%tmp17 = xor i8 %gf_mul2_table_V_load_8, %gf_mul3_table_V_load_8" [AES_HLS/aes_implementation.cpp:256]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_13 = xor i8 %tmp17, %tmp16" [AES_HLS/aes_implementation.cpp:256]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_9 = load i8* %gf_mul2_table_V_addr_9, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 179 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_9 = load i8* %gf_mul3_table_V_addr_9, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_6)   --->   "%tmp18 = xor i8 %state_data_V_load_26, %state_data_V_load_23" [AES_HLS/aes_implementation.cpp:257]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_6)   --->   "%tmp19 = xor i8 %gf_mul2_table_V_load_9, %gf_mul3_table_V_load_9" [AES_HLS/aes_implementation.cpp:257]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_6 = xor i8 %tmp19, %tmp18" [AES_HLS/aes_implementation.cpp:257]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_10 = load i8* %gf_mul2_table_V_addr_10, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 184 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_10 = load i8* %gf_mul3_table_V_addr_10, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_7)   --->   "%tmp20 = xor i8 %state_data_V_load_24, %state_data_V_load_23" [AES_HLS/aes_implementation.cpp:258]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_7)   --->   "%tmp21 = xor i8 %gf_mul2_table_V_load_10, %gf_mul3_table_V_load_10" [AES_HLS/aes_implementation.cpp:258]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_7 = xor i8 %tmp21, %tmp20" [AES_HLS/aes_implementation.cpp:258]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_11 = load i8* %gf_mul3_table_V_addr_11, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 189 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_11 = load i8* %gf_mul2_table_V_addr_11, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_8)   --->   "%tmp22 = xor i8 %state_data_V_load_25, %state_data_V_load_24" [AES_HLS/aes_implementation.cpp:259]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_8)   --->   "%tmp23 = xor i8 %gf_mul3_table_V_load_11, %gf_mul2_table_V_load_11" [AES_HLS/aes_implementation.cpp:259]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_8 = xor i8 %tmp23, %tmp22" [AES_HLS/aes_implementation.cpp:259]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_13, i8* %state_data_V_addr_23, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:261]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 194 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_6, i8* %state_data_V_addr_24, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:262]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 14> : 3.25ns
ST_14 : Operation 195 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_7, i8* %state_data_V_addr_25, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:263]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 196 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_8, i8* %state_data_V_addr_26, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:264]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_i12 = zext i8 %state_data_V_load_27 to i64" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_12 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i12" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]
ST_14 : Operation 199 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_12 = load i8* %gf_mul2_table_V_addr_12, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_i13 = zext i8 %state_data_V_load_28 to i64" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_12 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i13" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]
ST_14 : Operation 202 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_12 = load i8* %gf_mul3_table_V_addr_12, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_13 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i13" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:257]
ST_14 : Operation 204 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_13 = load i8* %gf_mul2_table_V_addr_13, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_i14 = zext i8 %state_data_V_load_29 to i64" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_13 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i14" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]
ST_14 : Operation 207 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_13 = load i8* %gf_mul3_table_V_addr_13, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_14 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i14" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:258]
ST_14 : Operation 209 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_14 = load i8* %gf_mul2_table_V_addr_14, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_i15 = zext i8 %state_data_V_load_30 to i64" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_14 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i15" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]
ST_14 : Operation 212 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_14 = load i8* %gf_mul3_table_V_addr_14, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%gf_mul3_table_V_addr_15 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i12" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259]
ST_14 : Operation 214 [2/2] (3.25ns)   --->   "%gf_mul3_table_V_load_15 = load i8* %gf_mul3_table_V_addr_15, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%gf_mul2_table_V_addr_15 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i15" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:259]
ST_14 : Operation 216 [2/2] (3.25ns)   --->   "%gf_mul2_table_V_load_15 = load i8* %gf_mul2_table_V_addr_15, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

 <State 15> : 6.57ns
ST_15 : Operation 217 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_12 = load i8* %gf_mul2_table_V_addr_12, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 218 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_12 = load i8* %gf_mul3_table_V_addr_12, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:256]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_14)   --->   "%tmp24 = xor i8 %state_data_V_load_30, %state_data_V_load_29" [AES_HLS/aes_implementation.cpp:256]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_14)   --->   "%tmp25 = xor i8 %gf_mul2_table_V_load_12, %gf_mul3_table_V_load_12" [AES_HLS/aes_implementation.cpp:256]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_14 = xor i8 %tmp25, %tmp24" [AES_HLS/aes_implementation.cpp:256]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 222 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_13 = load i8* %gf_mul2_table_V_addr_13, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 223 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_13 = load i8* %gf_mul3_table_V_addr_13, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:257]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_9)   --->   "%tmp26 = xor i8 %state_data_V_load_30, %state_data_V_load_27" [AES_HLS/aes_implementation.cpp:257]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_9)   --->   "%tmp27 = xor i8 %gf_mul2_table_V_load_13, %gf_mul3_table_V_load_13" [AES_HLS/aes_implementation.cpp:257]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 226 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_9 = xor i8 %tmp27, %tmp26" [AES_HLS/aes_implementation.cpp:257]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 227 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_14 = load i8* %gf_mul2_table_V_addr_14, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 228 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_14 = load i8* %gf_mul3_table_V_addr_14, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:258]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_10)   --->   "%tmp28 = xor i8 %state_data_V_load_28, %state_data_V_load_27" [AES_HLS/aes_implementation.cpp:258]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_10)   --->   "%tmp29 = xor i8 %gf_mul2_table_V_load_14, %gf_mul3_table_V_load_14" [AES_HLS/aes_implementation.cpp:258]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 231 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_10 = xor i8 %tmp29, %tmp28" [AES_HLS/aes_implementation.cpp:258]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/2] (3.25ns)   --->   "%gf_mul3_table_V_load_15 = load i8* %gf_mul3_table_V_addr_15, align 1" [AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 233 [1/2] (3.25ns)   --->   "%gf_mul2_table_V_load_15 = load i8* %gf_mul2_table_V_addr_15, align 1" [AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:259]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_11)   --->   "%tmp30 = xor i8 %state_data_V_load_29, %state_data_V_load_28" [AES_HLS/aes_implementation.cpp:259]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node op2_V_read_assign_11)   --->   "%tmp31 = xor i8 %gf_mul3_table_V_load_15, %gf_mul2_table_V_load_15" [AES_HLS/aes_implementation.cpp:259]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [1/1] (0.99ns) (out node of the LUT)   --->   "%op2_V_read_assign_11 = xor i8 %tmp31, %tmp30" [AES_HLS/aes_implementation.cpp:259]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_14, i8* %state_data_V_addr_27, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:261]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 238 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_9, i8* %state_data_V_addr_28, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:262]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 16> : 2.32ns
ST_16 : Operation 239 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_10, i8* %state_data_V_addr_29, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:263]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 240 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_11, i8* %state_data_V_addr_30, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:264]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "ret void" [AES_HLS/aes_implementation.cpp:266]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr', AES_HLS/aes_implementation.cpp:251) [4]  (0 ns)
	'load' operation ('state_data_V_load', AES_HLS/aes_implementation.cpp:251) on array 'state_data_V' [20]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_17', AES_HLS/aes_implementation.cpp:253) [6]  (0 ns)
	'load' operation ('state_data_V_load_17', AES_HLS/aes_implementation.cpp:253) on array 'state_data_V' [22]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_19', AES_HLS/aes_implementation.cpp:251) [8]  (0 ns)
	'load' operation ('state_data_V_load_19', AES_HLS/aes_implementation.cpp:251) on array 'state_data_V' [60]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_21', AES_HLS/aes_implementation.cpp:253) [10]  (0 ns)
	'load' operation ('state_data_V_load_21', AES_HLS/aes_implementation.cpp:253) on array 'state_data_V' [62]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_23', AES_HLS/aes_implementation.cpp:251) [12]  (0 ns)
	'load' operation ('state_data_V_load_23', AES_HLS/aes_implementation.cpp:251) on array 'state_data_V' [100]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_25', AES_HLS/aes_implementation.cpp:253) [14]  (0 ns)
	'load' operation ('state_data_V_load_25', AES_HLS/aes_implementation.cpp:253) on array 'state_data_V' [102]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_data_V_addr_27', AES_HLS/aes_implementation.cpp:251) [16]  (0 ns)
	'load' operation ('state_data_V_load_27', AES_HLS/aes_implementation.cpp:251) on array 'state_data_V' [140]  (2.32 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('gf_mul2_table_V_addr', AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256) [25]  (0 ns)
	'load' operation ('gf_mul2_table_V_load', AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256) on array 'gf_mul2_table_V' [26]  (3.25 ns)

 <State 9>: 6.57ns
The critical path consists of the following:
	'load' operation ('gf_mul2_table_V_load', AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256) on array 'gf_mul2_table_V' [26]  (3.25 ns)
	'xor' operation ('tmp1', AES_HLS/aes_implementation.cpp:256) [31]  (0 ns)
	'xor' operation ('op2.V', AES_HLS/aes_implementation.cpp:256) [32]  (0.99 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:261) of variable 'op2.V', AES_HLS/aes_implementation.cpp:256 on array 'state_data_V' [56]  (2.32 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('gf_mul3_table_V_addr_7', AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259) [89]  (0 ns)
	'load' operation ('gf_mul3_table_V_load_7', AES_HLS/aes_implementation.cpp:244->AES_HLS/aes_implementation.cpp:259) on array 'gf_mul3_table_V' [90]  (3.25 ns)

 <State 11>: 6.57ns
The critical path consists of the following:
	'load' operation ('gf_mul2_table_V_load_4', AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256) on array 'gf_mul2_table_V' [66]  (3.25 ns)
	'xor' operation ('tmp9', AES_HLS/aes_implementation.cpp:256) [71]  (0 ns)
	'xor' operation ('op2.V', AES_HLS/aes_implementation.cpp:256) [72]  (0.99 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:261) of variable 'op2.V', AES_HLS/aes_implementation.cpp:256 on array 'state_data_V' [96]  (2.32 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('gf_mul2_table_V_addr_8', AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256) [105]  (0 ns)
	'load' operation ('gf_mul2_table_V_load_8', AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256) on array 'gf_mul2_table_V' [106]  (3.25 ns)

 <State 13>: 6.57ns
The critical path consists of the following:
	'load' operation ('gf_mul2_table_V_load_8', AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256) on array 'gf_mul2_table_V' [106]  (3.25 ns)
	'xor' operation ('tmp17', AES_HLS/aes_implementation.cpp:256) [111]  (0 ns)
	'xor' operation ('op2.V', AES_HLS/aes_implementation.cpp:256) [112]  (0.99 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:261) of variable 'op2.V', AES_HLS/aes_implementation.cpp:256 on array 'state_data_V' [136]  (2.32 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('gf_mul2_table_V_addr_12', AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256) [145]  (0 ns)
	'load' operation ('gf_mul2_table_V_load_12', AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256) on array 'gf_mul2_table_V' [146]  (3.25 ns)

 <State 15>: 6.57ns
The critical path consists of the following:
	'load' operation ('gf_mul2_table_V_load_12', AES_HLS/aes_implementation.cpp:240->AES_HLS/aes_implementation.cpp:256) on array 'gf_mul2_table_V' [146]  (3.25 ns)
	'xor' operation ('tmp25', AES_HLS/aes_implementation.cpp:256) [151]  (0 ns)
	'xor' operation ('op2.V', AES_HLS/aes_implementation.cpp:256) [152]  (0.99 ns)
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:261) of variable 'op2.V', AES_HLS/aes_implementation.cpp:256 on array 'state_data_V' [176]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'store' operation (AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:263) of variable 'op2.V', AES_HLS/aes_implementation.cpp:258 on array 'state_data_V' [178]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
