ncverilog(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Dec 12, 2019 at 07:33:56 CST
ncverilog
	-f sim.f
		test_top.v
		../hdl/Convnet_top.v
		../hdl/CNN2D.v
		../hdl/bytemask.v
		../hdl/addr.v
		../hdl/top_CNN.v
		../hdl/wen.v
		sram_model/sram_36x128b.v
		sram_model/sram_84x4b.v
		sram_model/sram_1104x36b.v
		+access+r
Loading snapshot worklib.test_top:v .................... Done
*Novas* Loading libsscore_ius111.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Novas FSDB Dumper for IUS, Release 2012.01, Linux x86_64/64bit, 01/12/2012
Copyright (C) 1996 - 2012 by SpringSoft, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior. Please contact SpringSoft support at  *
*  support@springsoft.com for assistance.                             *
***********************************************************************
*Novas* : Create FSDB file 'eCNN_micro.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : Enable +mda dumping.
*Novas* : End of traversing.
The following is input image !!
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0 84127127127 60 36  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0127127127127127127127127127127127127127127127 52  0  0  0  0  0  0
  0  0  0  0  0  0 67114 72114127127127127127127127127127127127127  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0 17 66 14 67 67 67 59 21127127106  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 83127127 18  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 22127127 83  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0127127127 44  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 59127127 62  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0127127127  5  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  9127127 58  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0126127127  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0 75127127 57  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0 19127127127  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  3127127127 35  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0 38127127 77  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0 31127127115  1  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0127127127 52  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0 61127127127 52  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0121127127127 40  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0121127127 18  0  0  0  0  0  0  0  0  0  0  0  0  0  0
  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0
sram #B0 address:           0 PASS!!
sram #B0 address:           1 PASS!!
sram #B0 address:           2 PASS!!
sram #B0 address:           3 PASS!!
sram #B0 address:           4 PASS!!
sram #B0 address:           5 PASS!!
sram #B0 address:           6 PASS!!
sram #B0 address:           7 PASS!!
sram #B0 address:           8 PASS!!
sram #B0 address:           9 PASS!!
sram #B0 address:          10 PASS!!
sram #B0 address:          11 PASS!!
sram #B0 address:          12 PASS!!
sram #B0 address:          13 PASS!!
sram #B0 address:          14 PASS!!
sram #B0 address:          15 PASS!!
sram #B0 address:          16 PASS!!
sram #B0 address:          17 PASS!!
sram #B0 address:          18 PASS!!
sram #B0 address:          19 PASS!!
sram #B0 address:          20 PASS!!
sram #B0 address:          21 PASS!!
sram #B0 address:          22 PASS!!
sram #B0 address:          23 PASS!!
sram #B0 address:          24 PASS!!
sram #B0 address:          25 PASS!!
sram #B0 address:          26 PASS!!
sram #B0 address:          27 PASS!!
sram #B0 address:          28 PASS!!
sram #B0 address:          29 PASS!!
sram #B0 address:          30 PASS!!
sram #B0 address:          31 PASS!!
sram #B0 address:          32 PASS!!
sram #B0 address:          33 PASS!!
sram #B0 address:          34 PASS!!
sram #B0 address:          35 PASS!!

Answers in sram #B0 correct.
===============================================================================
sram #B1 address:           0 PASS!!
sram #B1 address:           1 PASS!!
sram #B1 address:           2 PASS!!
sram #B1 address:           3 PASS!!
sram #B1 address:           4 PASS!!
sram #B1 address:           5 PASS!!
sram #B1 address:           6 PASS!!
sram #B1 address:           7 PASS!!
sram #B1 address:           8 PASS!!
sram #B1 address:           9 PASS!!
sram #B1 address:          10 PASS!!
sram #B1 address:          11 PASS!!
sram #B1 address:          12 PASS!!
sram #B1 address:          13 PASS!!
sram #B1 address:          14 PASS!!
sram #B1 address:          15 PASS!!
sram #B1 address:          16 PASS!!
sram #B1 address:          17 PASS!!
sram #B1 address:          18 PASS!!
sram #B1 address:          19 PASS!!
sram #B1 address:          20 PASS!!
sram #B1 address:          21 PASS!!
sram #B1 address:          22 PASS!!
sram #B1 address:          23 PASS!!
sram #B1 address:          24 PASS!!
sram #B1 address:          25 PASS!!
sram #B1 address:          26 PASS!!
sram #B1 address:          27 PASS!!

Answers in sram #B1 correct.

===================================================>
Congratulations! Simulation is successfully passed!
------Show the output of FC2------
  -1    1    0    1   -2    0   -4    4    0    1 
And the recognition result is :   7
Total cycle count =        6840
Simulation complete via $finish(1) at time 68420 NS + 0
./test_top.v:943     $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Dec 12, 2019 at 07:34:07 CST  (total: 00:00:11)
