HelpInfo,C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CL324||@N:  Built-in conditional analysis identifier 'vhdl_version' has value "2019"||aufgabe1.srr(43);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/43||null;null
Implementation;Synthesis||CL324||@N:  Built-in conditional analysis identifier 'tool_type' has value "SYNTHESIS"||aufgabe1.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/45||null;null
Implementation;Synthesis||CL324||@N:  Built-in conditional analysis identifier 'tool_vendor' has value "SYNOPSYS"||aufgabe1.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/47||null;null
Implementation;Synthesis||CL324||@N:  Built-in conditional analysis identifier 'tool_name' has value "FPGA_COMPILER"||aufgabe1.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/49||null;null
Implementation;Synthesis||CL324||@N:  Built-in conditional analysis identifier 'tool_edition' has value "SYNPLIFY"||aufgabe1.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/51||null;null
Implementation;Synthesis||CL324||@N:  Built-in conditional analysis identifier 'tool_version' has value "V-2023.09M-3"||aufgabe1.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2019 Standard for file 'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'.||aufgabe1.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2019 Standard for file 'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\aufgabe1.vhd'.||aufgabe1.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/60||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||aufgabe1.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/65||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.aufgabe1.struktur.||aufgabe1.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/66||aufgabe1.vhd(5);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\aufgabe1.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.hex4x7seg.struktur.||aufgabe1.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/67||hex4x7seg.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||aufgabe1.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/68||hex4x7seg.vhd(63);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/63
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||aufgabe1.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/69||hex4x7seg.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/75
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||aufgabe1.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/70||hex4x7seg.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/99
Implementation;Synthesis||CL159||@N: Input dpin is unused.||aufgabe1.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/78||hex4x7seg.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/11
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist aufgabe1 ||aufgabe1.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/205||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock aufgabe1|clk which controls 16 sequential elements including u1.counter[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||aufgabe1.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/231||hex4x7seg.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/28
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||aufgabe1.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/233||null;null
Implementation;Synthesis||BZ173||@N: ROM seg_out[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic.||aufgabe1.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/296||hex4x7seg.vhd(82);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/82
Implementation;Synthesis||BZ173||@N: ROM seg_out[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic.||aufgabe1.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/297||hex4x7seg.vhd(82);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/82
Implementation;Synthesis||MO106||@N: Found ROM seg_out[7:1] (in view: work.hex4x7seg(struktur)) with 16 words by 7 bits.||aufgabe1.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/298||hex4x7seg.vhd(82);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/82
Implementation;Synthesis||MO231||@N: Found counter in view:work.hex4x7seg(struktur) instance counter[13:0] ||aufgabe1.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/302||hex4x7seg.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\Fabian\HTWG\DigiSys\Aufgabe 1\hex4x7seg.vhd'/linenumber/28
Implementation;Synthesis||FP130||@N: Promoting Net clk_c on CLKINT  I_94 ||aufgabe1.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/335||null;null
Implementation;Synthesis||FP130||@N: Promoting Net rst_c on CLKINT  I_95 ||aufgabe1.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/336||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||aufgabe1.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/364||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock aufgabe1|clk with period 20.00ns. Please declare a user-defined clock on port clk.||aufgabe1.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe1.srr'/linenumber/378||null;null
Implementation;Place and Route;RootName:aufgabe1
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||aufgabe1_layout_log.log;liberoaction://open_report/file/aufgabe1_layout_log.log||(null);(null)
