#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec 24 22:21:57 2020
# Process ID: 6780
# Current directory: C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.runs/synth_1
# Command line: vivado.exe -log user_Interface.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source user_Interface.tcl
# Log file: C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.runs/synth_1/user_Interface.vds
# Journal file: C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source user_Interface.tcl -notrace
Command: synth_design -top user_Interface -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11456
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'user_Interface' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:163]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:46]
INFO: [Synth 8-226] default block is never used [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:46]
INFO: [Synth 8-6157] synthesizing module 'instructionMemory' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/instructionMemory.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'instructionMemory' (2#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/instructionMemory.sv:24]
INFO: [Synth 8-6157] synthesizing module 'mux16bit_2_1' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'mux16bit_2_1' (3#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:21]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/controller.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (4#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/controller.sv:21]
INFO: [Synth 8-6157] synthesizing module 'mux4bit_2_1' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'mux4bit_2_1' (5#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:25]
INFO: [Synth 8-6157] synthesizing module 'mux8bit_2_1' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'mux8bit_2_1' (6#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:29]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/registerFile.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (7#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/registerFile.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/ALU.sv:49]
INFO: [Synth 8-226] default block is never used [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/ALU.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/ALU.sv:49]
INFO: [Synth 8-6157] synthesizing module 'dataMemory' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/dataMemory.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'dataMemory' (9#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/dataMemory.sv:63]
INFO: [Synth 8-6157] synthesizing module 'mux2_1' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1' (10#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:33]
INFO: [Synth 8-6157] synthesizing module 'mux5bit_2_1' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'mux5bit_2_1' (11#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:37]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'adder' (12#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:41]
INFO: [Synth 8-6157] synthesizing module 'SevSeg_4digit' [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:79]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSeg_4digit' (13#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'user_Interface' (14#1) [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/sources_1/new/user_Interface.sv:163]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.855 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1026.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/constrs_1/new/user_Interface_CNST.xdc]
Finished Parsing XDC File [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/constrs_1/new/user_Interface_CNST.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.srcs/constrs_1/new/user_Interface_CNST.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/user_Interface_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/user_Interface_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1040.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1040.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1040.520 ; gain = 13.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1040.520 ; gain = 13.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1040.520 ; gain = 13.664
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debounce'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1040.520 ; gain = 13.664
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'r_adresMux1' (mux4bit_2_1) to 'dm_mux1'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 36    
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 55    
	   6 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1040.520 ; gain = 13.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------+--------------+---------------+----------------+
|Module Name    | RTL Object   | Depth x Width | Implemented As | 
+---------------+--------------+---------------+----------------+
|SevSeg_4digit  | sseg_LEDs    | 32x7          | LUT            | 
|user_Interface | sS/sseg_LEDs | 32x7          | LUT            | 
+---------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1040.520 ; gain = 13.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1113.934 ; gain = 87.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1123.969 ; gain = 97.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1123.969 ; gain = 97.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1123.969 ; gain = 97.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1123.969 ; gain = 97.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1123.969 ; gain = 97.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1123.969 ; gain = 97.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1123.969 ; gain = 97.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    42|
|3     |LUT1   |   130|
|4     |LUT2   |    18|
|5     |LUT3   |    25|
|6     |LUT4   |    49|
|7     |LUT5   |    36|
|8     |LUT6   |   225|
|9     |MUXF7  |    41|
|10    |MUXF8  |    18|
|11    |FDCE   |   128|
|12    |FDRE   |   245|
|13    |FDSE   |    60|
|14    |IBUF   |    22|
|15    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1123.969 ; gain = 97.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1123.969 ; gain = 83.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1123.969 ; gain = 97.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1126.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1126.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1126.734 ; gain = 99.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/ozlem/Desktop/vivado/LabProject/LabProject.runs/synth_1/user_Interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file user_Interface_utilization_synth.rpt -pb user_Interface_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 24 22:23:00 2020...
