
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.288611                       # Number of seconds simulated
sim_ticks                                1288611150500                       # Number of ticks simulated
final_tick                               1288611150500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2016883                       # Simulator instruction rate (inst/s)
host_op_rate                                  2016883                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2798849858                       # Simulator tick rate (ticks/s)
host_mem_usage                                 261432                       # Number of bytes of host memory used
host_seconds                                   460.41                       # Real time elapsed on the host
sim_insts                                   928587629                       # Number of instructions simulated
sim_ops                                     928587629                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst            137024                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          18512320                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18649344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       137024                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          137024                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4267712                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4267712                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               2141                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             289255                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                291396                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           66683                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                66683                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               106335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             14366103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                14472437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          106335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             106335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3311870                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3311870                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3311870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              106335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            14366103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               17784307                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                    237510597                       # DTB read hits
system.cpu.dtb.read_misses                     194650                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                237705247                       # DTB read accesses
system.cpu.dtb.write_hits                    98301200                       # DTB write hits
system.cpu.dtb.write_misses                      6871                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                98308071                       # DTB write accesses
system.cpu.dtb.data_hits                    335811797                       # DTB hits
system.cpu.dtb.data_misses                     201521                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                336013318                       # DTB accesses
system.cpu.itb.fetch_hits                   928789151                       # ITB hits
system.cpu.itb.fetch_misses                       105                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               928789256                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   37                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1288611150500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2577222301                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   928587629                       # Number of instructions committed
system.cpu.committedOps                     928587629                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             822136244                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               33439365                       # Number of float alu accesses
system.cpu.num_func_calls                    37048314                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     79645038                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    822136244                       # number of integer instructions
system.cpu.num_fp_insts                      33439365                       # number of float instructions
system.cpu.num_int_register_reads          1066359180                       # number of times the integer registers were read
system.cpu.num_int_register_writes          614731604                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             35725528                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            24235554                       # number of times the floating registers were written
system.cpu.num_mem_refs                     336013318                       # number of memory refs
system.cpu.num_load_insts                   237705247                       # Number of load instructions
system.cpu.num_store_insts                   98308071                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2577222301                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                         123111018                       # Number of branches fetched
system.cpu.op_class::No_OpClass              86206875      9.28%      9.28% # Class of executed instruction
system.cpu.op_class::IntAlu                 486529511     52.38%     61.66% # Class of executed instruction
system.cpu.op_class::IntMult                     7040      0.00%     61.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     61.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                13018262      1.40%     63.07% # Class of executed instruction
system.cpu.op_class::FloatCmp                 3826477      0.41%     63.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                 3187663      0.34%     63.82% # Class of executed instruction
system.cpu.op_class::FloatMult                      4      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.82% # Class of executed instruction
system.cpu.op_class::MemRead                228135214     24.56%     88.39% # Class of executed instruction
system.cpu.op_class::MemWrite                94471145     10.17%     98.56% # Class of executed instruction
system.cpu.op_class::FloatMemRead             9570033      1.03%     99.59% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            3836926      0.41%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  928789150                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            776432                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4094.168779                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           335031269                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            780528                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            429.236708                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1112572500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4094.168779                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          995                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         2427                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         672404122                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        672404122                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    236799083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       236799083                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     98232186                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       98232186                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     335031269                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        335031269                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    335031269                       # number of overall hits
system.cpu.dcache.overall_hits::total       335031269                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       711514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        711514                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        69014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69014                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       780528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         780528                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       780528                       # number of overall misses
system.cpu.dcache.overall_misses::total        780528                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  20380048000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20380048000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4229584000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4229584000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  24609632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24609632000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  24609632000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24609632000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    237510597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    237510597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     98301200                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     98301200                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    335811797                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    335811797                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    335811797                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    335811797                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002996                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002996                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000702                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000702                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002324                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002324                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002324                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002324                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28643.214329                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28643.214329                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61285.884024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61285.884024                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 31529.467232                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31529.467232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 31529.467232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31529.467232                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        88841                       # number of writebacks
system.cpu.dcache.writebacks::total             88841                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       711514                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       711514                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        69014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        69014                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       780528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       780528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       780528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       780528                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  19668534000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19668534000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4160570000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4160570000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  23829104000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23829104000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  23829104000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23829104000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002324                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002324                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002324                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002324                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27643.214329                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27643.214329                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60285.884024                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60285.884024                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30529.467232                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30529.467232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30529.467232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30529.467232                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              4618                       # number of replacements
system.cpu.icache.tags.tagsinuse          1474.409268                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           928782983                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6168                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          150580.898671                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1474.409268                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.719926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.719926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1550                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1428                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.756836                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1857584470                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1857584470                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    928782983                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       928782983                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     928782983                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        928782983                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    928782983                       # number of overall hits
system.cpu.icache.overall_hits::total       928782983                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6168                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6168                       # number of overall misses
system.cpu.icache.overall_misses::total          6168                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    187267500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    187267500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    187267500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    187267500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    187267500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    187267500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    928789151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    928789151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    928789151                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    928789151                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    928789151                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    928789151                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 30361.138132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30361.138132                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 30361.138132                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30361.138132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 30361.138132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30361.138132                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         4618                       # number of writebacks
system.cpu.icache.writebacks::total              4618                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6168                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6168                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6168                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    181099500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    181099500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    181099500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    181099500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    181099500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    181099500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 29361.138132                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29361.138132                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 29361.138132                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29361.138132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 29361.138132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29361.138132                       # average overall mshr miss latency
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.replacements           258865                       # number of replacements
system.cpu.l2cache.tags.tagsinuse        32717.214949                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            1276112                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           291633                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             4.375746                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle       4209362000                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks    27.944200                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst    47.856544                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 32641.414205                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks     0.000853                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst     0.001460                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data     0.996137                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.998450                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1143                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4        31170                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         12833601                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        12833601                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::writebacks        88841                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total        88841                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks         4618                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total         4618                       # number of WritebackClean hits
system.cpu.l2cache.ReadExReq_hits::cpu.data         2366                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total         2366                       # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         4027                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total         4027                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data       488907                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       488907                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst         4027                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data       491273                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total          495300                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst         4027                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data       491273                       # number of overall hits
system.cpu.l2cache.overall_hits::total         495300                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::cpu.data        66648                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total        66648                       # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2141                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         2141                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data       222607                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total       222607                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst         2141                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data       289255                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        291396                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst         2141                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data       289255                       # number of overall misses
system.cpu.l2cache.overall_misses::total       291396                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   4032205000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   4032205000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    129556500                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    129556500                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  13467735000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total  13467735000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst    129556500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data  17499940000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  17629496500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst    129556500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data  17499940000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  17629496500                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::writebacks        88841                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total        88841                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks         4618                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total         4618                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data        69014                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total        69014                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         6168                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total         6168                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       711514                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total       711514                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst         6168                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data       780528                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total       786696                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst         6168                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data       780528                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total       786696                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.965717                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.965717                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.347114                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.347114                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.312864                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.312864                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.347114                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.370589                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.370405                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.347114                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.370589                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.370405                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500.015004                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500.015004                       # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60512.143858                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60512.143858                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60500.051661                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60500.051661                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60512.143858                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500.043214                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 60500.132123                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60512.143858                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500.043214                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 60500.132123                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::writebacks        66683                       # number of writebacks
system.cpu.l2cache.writebacks::total            66683                       # number of writebacks
system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        66648                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        66648                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2141                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2141                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       222607                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       222607                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst         2141                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data       289255                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       291396                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst         2141                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data       289255                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       291396                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   3365725000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   3365725000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    108146500                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    108146500                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  11241665000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  11241665000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    108146500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  14607390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  14715536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    108146500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  14607390000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total  14715536500                       # number of overall MSHR miss cycles
system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.965717                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.965717                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.347114                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.347114                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.312864                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.312864                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.347114                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.370589                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.370405                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.347114                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.370589                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.370405                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500.015004                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500.015004                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50512.143858                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50512.143858                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50500.051661                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50500.051661                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50512.143858                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500.043214                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50500.132123                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50512.143858                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500.043214                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50500.132123                       # average overall mshr miss latency
system.cpu.toL2Bus.snoop_filter.tot_requests      1567746                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests       781050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops         1726                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1726                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.trans_dist::ReadResp        717682                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty       155524                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean         4618                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict       879773                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq        69014                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp        69014                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq         6168                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq       711514                       # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        16954                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2337488                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total           2354442                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       690304                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     55639616                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total           56329920                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops                      258865                       # Total snoops (count)
system.cpu.toL2Bus.snoopTraffic               4267712                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples      1045561                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.001651                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.040596                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0            1043835     99.83%     99.83% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1               1726      0.17%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total        1045561                       # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy      877332000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy       9252000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    1170792000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests        548536                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       257140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1288611150500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             224748                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        66683                       # Transaction distribution
system.membus.trans_dist::CleanEvict           190457                       # Transaction distribution
system.membus.trans_dist::ReadExReq             66648                       # Transaction distribution
system.membus.trans_dist::ReadExResp            66648                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        224748                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       839932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 839932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     22917056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22917056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            291396                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  291396    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              291396                       # Request fanout histogram
system.membus.reqLayer0.occupancy           815280500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1456980000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
