design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/openlane,state_machine,gf_run6,flow completed,0h0m50s0ms,0h0m40s0ms,12494.257949404888,0.06824953319999999,6871.841872172688,-1,93.24510000000001,460.89,316,0,0,0,0,0,0,0,0,0,0,0,20657,2890,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,25556006.0,0.0,53.02,56.99,15.29,-1,42.43,261,372,28,116,0,0,0,342,17,3,28,5,40,0,0,53,48,96,7,21,72,0,149,469,711,11439.1872,0.00103,0.000893,4.29e-07,0.00129,0.00109,8.11e-08,0.00165,0.00132,9.8e-08,26.18,50.0,20.0,50,1.0,55,26.460,27.020,0.3,0,10,0.62,0,gf180mcu_fd_sc_mcu7t5v0,AREA 0
