Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tiny_riscv/peripheral/uart_controller/vivado/uart_rx_tb/uart_rx_tb.srcs/sources_1/imports/rtl/uart_rx_controller.sv" Line 3. Module uart_rx_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/peripheral/uart_controller/vivado/uart_rx_tb/uart_rx_tb.srcs/sources_1/imports/rtl/baud_tick_generator.sv" Line 2. Module baud_tick_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/peripheral/uart_controller/vivado/uart_rx_tb/uart_rx_tb.srcs/sources_1/imports/rtl/uart_rx_controller.sv" Line 3. Module uart_rx_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/peripheral/uart_controller/vivado/uart_rx_tb/uart_rx_tb.srcs/sources_1/imports/rtl/baud_tick_generator.sv" Line 2. Module baud_tick_generator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_baud_tick_generator_sv_351...
Compiling module xil_defaultlib.baud_tick_generator
Compiling module xil_defaultlib.uart_rx_controller_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
