Warning (10268): Verilog HDL information at FSM_game.v(77): always construct contains both blocking and non-blocking assignments File: C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/scr/FSM_game.v Line: 77
Warning (10268): Verilog HDL information at FSM_game.v(165): always construct contains both blocking and non-blocking assignments File: C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/scr/FSM_game.v Line: 165
Info (10281): Verilog HDL Declaration information at FSM_game.v(36): object "right" differs only in case from object "RIGHT" in the same scope File: C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/scr/FSM_game.v Line: 36
Info (10281): Verilog HDL Declaration information at FSM_game.v(37): object "left" differs only in case from object "LEFT" in the same scope File: C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/scr/FSM_game.v Line: 37
Warning (10268): Verilog HDL information at buffer_ram_dp.v(48): always construct contains both blocking and non-blocking assignments File: C:/Users/difao/OneDrive/Documents/Digital I/Laboratorio/wp01-vga-grupo04/hdl/quartus/scr/buffer_ram_dp.v Line: 48
