Flow report for Lab6_1
Thu May 04 20:32:42 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Thu May 04 20:32:42 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab6_1                                      ;
; Top-level Entity Name              ; lab62                                       ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 15,341 / 49,760 ( 31 % )                    ;
;     Total combinational functions  ; 12,669 / 49,760 ( 25 % )                    ;
;     Dedicated logic registers      ; 6,292 / 49,760 ( 13 % )                     ;
; Total registers                    ; 6292                                        ;
; Total pins                         ; 142 / 360 ( 39 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,121,824 / 1,677,312 ( 67 % )              ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 2 / 4 ( 50 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/04/2023 20:30:03 ;
; Main task         ; Compilation         ;
; Revision Name     ; Lab6_1              ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------------+----------------------+
; Assignment Name                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                          ; Default Value ; Entity Name       ; Section Id           ;
+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------------+----------------------+
; COMPILER_SIGNATURE_ID                ; 154535786495760.168325020317356                                                                                                                                                                                                                                                                                                                                                                                ; --            ; --                ; --                   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                                                                                                                                                                                                                                                                                                             ; --            ; --                ; testbench_controller ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; testbench_controller                                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --                ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT               ; Systemverilog Hdl                                                                                                                                                                                                                                                                                                                                                                                              ; --            ; --                ; eda_simulation       ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (SystemVerilog)                                                                                                                                                                                                                                                                                                                                                                                ; <None>        ; --                ; --                   ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                                                                                                                                                                                                                                                                                                                ; --            ; --                ; eda_simulation       ;
; EDA_TEST_BENCH_FILE                  ; testbench_controller.v                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --                ; testbench_controller ;
; EDA_TEST_BENCH_MODULE_NAME           ; testbench_controller                                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --                ; testbench_controller ;
; EDA_TEST_BENCH_NAME                  ; testbench_controller                                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --                ; eda_simulation       ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 2 us                                                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --                ; testbench_controller ;
; EDA_TIME_SCALE                       ; 1 ps                                                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --                ; eda_simulation       ;
; ENABLE_SIGNALTAP                     ; On                                                                                                                                                                                                                                                                                                                                                                                                             ; --            ; --                ; --                   ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                                                                                                                                                                                                                                                                             ; --            ; --                ; --                   ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                                                                                                                                                                                                                                                                              ; --            ; --                ; --                   ;
; MISC_FILE                            ; v/sdram_pll0_bb.v                                                                                                                                                                                                                                                                                                                                                                                              ; --            ; --                ; --                   ;
; MISC_FILE                            ; v/sdram_pll0.ppf                                                                                                                                                                                                                                                                                                                                                                                               ; --            ; --                ; --                   ;
; MISC_FILE                            ; v/pll_test_bb.v                                                                                                                                                                                                                                                                                                                                                                                                ; --            ; --                ; --                   ;
; MISC_FILE                            ; v/pll_test.ppf                                                                                                                                                                                                                                                                                                                                                                                                 ; --            ; --                ; --                   ;
; MISC_FILE                            ; lab62_soc/synthesis/../lab62_soc.cmp                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --                ; --                   ;
; MISC_FILE                            ; lab62_soc/synthesis/../../lab62_soc.qsys                                                                                                                                                                                                                                                                                                                                                                       ; --            ; --                ; --                   ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                                                                                                                                                                                                                                                                                                                                                                                              ; --            ; --                ; --                   ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                                                                                                                                                                                                                                                                                                                                                                                              ; --            ; --                ; --                   ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                                                                                                                                                                                                                                                                                                                                                                                                     ; --            ; --                ; --                   ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                                                                                                                                                                                                                                                                                                                                                                                                     ; --            ; --                ; --                   ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                                                                                         ; --            ; DE10_LITE_Default ; Top                  ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                                                                                         ; --            ; lab62             ; Top                  ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                                                                                         ; --            ; DE10_LITE_Default ; Top                  ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                                                                                         ; --            ; lab62             ; Top                  ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                                                                                         ; --            ; DE10_LITE_Default ; Top                  ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                                                                                         ; --            ; lab62             ; Top                  ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                                                                                                                                                                                                                                                                                                                            ; --            ; --                ; --                   ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                                                                                                                                                                          ; --            ; --                ; --                   ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                                                                                                                                                                                                                                                                                                                                                   ; --            ; --                ; --                   ;
; SLD_FILE                             ; lab62_soc/synthesis/lab62_soc.regmap                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --                ; --                   ;
; SLD_FILE                             ; lab62_soc/synthesis/lab62_soc.debuginfo                                                                                                                                                                                                                                                                                                                                                                        ; --            ; --                ; --                   ;
; SLD_FILE                             ; db/stp2_auto_stripped.stp                                                                                                                                                                                                                                                                                                                                                                                      ; --            ; --                ; --                   ;
; SLD_INFO                             ; QSYS_NAME lab62_soc HAS_SOPCINFO 1 GENERATION_ID 1682978260                                                                                                                                                                                                                                                                                                                                                    ; --            ; lab62_soc         ; --                   ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                                                                                                                                                                                                                                                                                                                            ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                  ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                                                                                                                                                                        ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                                                                                                                                                        ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=128                                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                                                                                                                                                     ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                                                                                                                                                                 ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                                                                                                                                                              ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                                                                                                                                                                   ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                                                                                                                                                                      ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                                                                                                                                                            ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=128                                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                                                                                                                                                                       ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                                                                                                                                                                             ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                                                                                                                                                                   ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                                                                                                                                                                  ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=1                                                                                                                                                                                                                                                                                                                                                                                             ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_GAP_RECORD=1                                                                                                                                                                                                                                                                                                                                                                             ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_MODE=TRANSITIONAL                                                                                                                                                                                                                                                                                                                                                                        ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=354                                                                                                                                                                                                                                                                                                                                                                                              ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_BITS=354                                                                                                                                                                                                                                                                                                                                                                                 ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=379                                                                                                                                                                                                                                                                                                                                                                                  ; --            ; --                ; auto_signaltap_0     ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=355                                                                                                                                                                                                                                                                                                                                                                ; --            ; --                ; auto_signaltap_0     ;
; SOPCINFO_FILE                        ; lab62_soc/synthesis/../../lab62_soc.sopcinfo                                                                                                                                                                                                                                                                                                                                                                   ; --            ; --                ; --                   ;
; SYNTHESIS_ONLY_QIP                   ; On                                                                                                                                                                                                                                                                                                                                                                                                             ; --            ; --                ; --                   ;
; TOP_LEVEL_ENTITY                     ; lab62                                                                                                                                                                                                                                                                                                                                                                                                          ; Lab6_1        ; --                ; --                   ;
; USE_SIGNALTAP_FILE                   ; output_files/stp2.stp                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; --                ; --                   ;
+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:01:08     ; 1.0                     ; 5104 MB             ; 00:01:26                           ;
; Fitter               ; 00:01:03     ; 2.1                     ; 6884 MB             ; 00:03:09                           ;
; Assembler            ; 00:00:04     ; 1.0                     ; 4745 MB             ; 00:00:04                           ;
; Timing Analyzer      ; 00:00:08     ; 4.6                     ; 5130 MB             ; 00:00:30                           ;
; EDA Netlist Writer   ; 00:00:04     ; 1.0                     ; 4824 MB             ; 00:00:05                           ;
; Total                ; 00:02:27     ; --                      ; --                  ; 00:05:14                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; LAPTOP-F9F0DP5T  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; LAPTOP-F9F0DP5T  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; LAPTOP-F9F0DP5T  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; LAPTOP-F9F0DP5T  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-F9F0DP5T  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off 3D_Pong -c Lab6_1
quartus_fit --read_settings_files=off --write_settings_files=off 3D_Pong -c Lab6_1
quartus_asm --read_settings_files=off --write_settings_files=off 3D_Pong -c Lab6_1
quartus_sta 3D_Pong -c Lab6_1
quartus_eda --read_settings_files=off --write_settings_files=off 3D_Pong -c Lab6_1



