Analysis & Synthesis report for lab8
Tue Dec 10 23:39:25 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |signal_controller|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages
 14. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 10 23:39:25 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; lab8                                        ;
; Top-level Entity Name              ; signal_controller                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 14                                          ;
;     Total combinational functions  ; 14                                          ;
;     Dedicated logic registers      ; 6                                           ;
; Total registers                    ; 6                                           ;
; Total pins                         ; 19                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; signal_controller  ; lab8               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------+---------+
; signal_controller.sv             ; yes             ; User SystemVerilog HDL File  ; D:/FinalProject/signal_controller.sv ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 14          ;
;                                             ;             ;
; Total combinational functions               ; 14          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 9           ;
;     -- 3 input functions                    ; 5           ;
;     -- <=2 input functions                  ; 0           ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 14          ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 6           ;
;     -- Dedicated logic registers            ; 6           ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 19          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; Reset~input ;
; Maximum fan-out                             ; 6           ;
; Total fan-out                               ; 88          ;
; Average fan-out                             ; 1.52        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                            ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name       ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------------+--------------+
; |signal_controller         ; 14 (14)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 19   ; 0            ; |signal_controller  ; signal_controller ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |signal_controller|state                                                                      ;
+------------------+-----------+----------------+------------------+-----------------+------------+-------------+
; Name             ; state.WIN ; state.GAMEOVER ; state.BOSS_FIGHT ; state.BOSS_LOGO ; state.PLAY ; state.START ;
+------------------+-----------+----------------+------------------+-----------------+------------+-------------+
; state.START      ; 0         ; 0              ; 0                ; 0               ; 0          ; 0           ;
; state.PLAY       ; 0         ; 0              ; 0                ; 0               ; 1          ; 1           ;
; state.BOSS_LOGO  ; 0         ; 0              ; 0                ; 1               ; 0          ; 1           ;
; state.BOSS_FIGHT ; 0         ; 0              ; 1                ; 0               ; 0          ; 1           ;
; state.GAMEOVER   ; 0         ; 1              ; 0                ; 0               ; 0          ; 1           ;
; state.WIN        ; 1         ; 0              ; 0                ; 0               ; 0          ; 1           ;
+------------------+-----------+----------------+------------------+-----------------+------------+-------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state~2                               ; Lost fanout        ;
; state~3                               ; Lost fanout        ;
; state~4                               ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 19                          ;
; cycloneiii_ff         ; 6                           ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 15                          ;
;     normal            ; 15                          ;
;         1 data inputs ; 1                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 10 23:37:58 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "nios_system.qsys"
Info (12250): 2019.12.10.23:38:14 Progress: Loading FinalProject/nios_system.qsys
Info (12250): 2019.12.10.23:38:14 Progress: Reading input file
Info (12250): 2019.12.10.23:38:14 Progress: Adding clk_0 [clock_source 18.0]
Info (12250): 2019.12.10.23:38:15 Progress: Parameterizing module clk_0
Info (12250): 2019.12.10.23:38:15 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Info (12250): 2019.12.10.23:38:15 Progress: Parameterizing module jtag_uart_0
Info (12250): 2019.12.10.23:38:15 Progress: Adding keycode [altera_avalon_pio 18.0]
Info (12250): 2019.12.10.23:38:15 Progress: Parameterizing module keycode
Info (12250): 2019.12.10.23:38:15 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Info (12250): 2019.12.10.23:38:16 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2019.12.10.23:38:16 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Info (12250): 2019.12.10.23:38:16 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2019.12.10.23:38:16 Progress: Adding otg_hpi_address [altera_avalon_pio 18.0]
Info (12250): 2019.12.10.23:38:16 Progress: Parameterizing module otg_hpi_address
Info (12250): 2019.12.10.23:38:16 Progress: Adding otg_hpi_cs [altera_avalon_pio 18.0]
Info (12250): 2019.12.10.23:38:16 Progress: Parameterizing module otg_hpi_cs
Info (12250): 2019.12.10.23:38:16 Progress: Adding otg_hpi_data [altera_avalon_pio 18.0]
Info (12250): 2019.12.10.23:38:16 Progress: Parameterizing module otg_hpi_data
Info (12250): 2019.12.10.23:38:16 Progress: Adding otg_hpi_r [altera_avalon_pio 18.0]
Info (12250): 2019.12.10.23:38:16 Progress: Parameterizing module otg_hpi_r
Info (12250): 2019.12.10.23:38:16 Progress: Adding otg_hpi_reset [altera_avalon_pio 18.0]
Info (12250): 2019.12.10.23:38:16 Progress: Parameterizing module otg_hpi_reset
Info (12250): 2019.12.10.23:38:16 Progress: Adding otg_hpi_w [altera_avalon_pio 18.0]
Info (12250): 2019.12.10.23:38:16 Progress: Parameterizing module otg_hpi_w
Info (12250): 2019.12.10.23:38:16 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.0]
Info (12250): 2019.12.10.23:38:16 Progress: Parameterizing module sdram
Info (12250): 2019.12.10.23:38:16 Progress: Adding sdram_pll [altpll 18.0]
Info (12250): 2019.12.10.23:38:16 Progress: Parameterizing module sdram_pll
Info (12250): 2019.12.10.23:38:16 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Info (12250): 2019.12.10.23:38:16 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2019.12.10.23:38:16 Progress: Building connections
Info (12250): 2019.12.10.23:38:16 Progress: Parameterizing connections
Info (12250): 2019.12.10.23:38:16 Progress: Validating
Info (12250): 2019.12.10.23:38:17 Progress: Done reading input file
Info (12250): Nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info (12250): Nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4
Info (12250): Jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0002_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info (12250): Jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Keycode: Starting RTL generation for module 'nios_system_keycode'
Info (12250): Keycode:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_keycode --dir=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0003_keycode_gen//nios_system_keycode_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Keycode: Done RTL generation for module 'nios_system_keycode'
Info (12250): Keycode: "nios_system" instantiated altera_avalon_pio "keycode"
Info (12250): Nios2_gen2_0: "nios_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0004_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Otg_hpi_address: Starting RTL generation for module 'nios_system_otg_hpi_address'
Info (12250): Otg_hpi_address:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_address --dir=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0005_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0005_otg_hpi_address_gen//nios_system_otg_hpi_address_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Otg_hpi_address: Done RTL generation for module 'nios_system_otg_hpi_address'
Info (12250): Otg_hpi_address: "nios_system" instantiated altera_avalon_pio "otg_hpi_address"
Info (12250): Otg_hpi_cs: Starting RTL generation for module 'nios_system_otg_hpi_cs'
Info (12250): Otg_hpi_cs:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_cs --dir=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0006_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0006_otg_hpi_cs_gen//nios_system_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Otg_hpi_cs: Done RTL generation for module 'nios_system_otg_hpi_cs'
Info (12250): Otg_hpi_cs: "nios_system" instantiated altera_avalon_pio "otg_hpi_cs"
Info (12250): Otg_hpi_data: Starting RTL generation for module 'nios_system_otg_hpi_data'
Info (12250): Otg_hpi_data:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_otg_hpi_data --dir=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0007_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0007_otg_hpi_data_gen//nios_system_otg_hpi_data_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Otg_hpi_data: Done RTL generation for module 'nios_system_otg_hpi_data'
Info (12250): Otg_hpi_data: "nios_system" instantiated altera_avalon_pio "otg_hpi_data"
Info (12250): Sdram: Starting RTL generation for module 'nios_system_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0008_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'nios_system_sdram'
Info (12250): Sdram: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sdram_pll: "nios_system" instantiated altpll "sdram_pll"
Info (12250): Sysid_qsys_0: "nios_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Neo/AppData/Local/Temp/alt8241_6532028242414033077.dir/0014_cpu_gen//nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2019.12.10 23:38:47 (*) Starting Nios II generation
Info (12250): Cpu: # 2019.12.10 23:38:47 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2019.12.10 23:38:48 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info (12250): Cpu: # 2019.12.10 23:38:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2019.12.10 23:38:48 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2019.12.10 23:38:48 (*)   Plaintext license not found.
Info (12250): Cpu: # 2019.12.10 23:38:48 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2019.12.10 23:38:48 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2019.12.10 23:38:48 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2019.12.10 23:38:49 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2019.12.10 23:38:49 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2019.12.10 23:38:50 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file D:/FinalProject/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/FinalProject/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file D:/FinalProject/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Nios_system: Done "nios_system" with 35 modules, 52 files
Info (12249): Finished elaborating Platform Designer system entity "nios_system.qsys"
Info (12021): Found 3 design units, including 3 entities, in source file ram.sv
    Info (12023): Found entity 1: shipRAM File: D:/FinalProject/ram.sv Line: 2
    Info (12023): Found entity 2: enemyRAM File: D:/FinalProject/ram.sv Line: 32
    Info (12023): Found entity 3: laserRAM File: D:/FinalProject/ram.sv Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: D:/FinalProject/vga_clk.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: D:/FinalProject/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file user_ship.sv
    Info (12023): Found entity 1: user_ship File: D:/FinalProject/user_ship.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file lab8.sv
    Info (12023): Found entity 1: lab8 File: D:/FinalProject/lab8.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: D:/FinalProject/hpi_io_intf.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: D:/FinalProject/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: D:/FinalProject/Color_Mapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file ball.sv
    Info (12023): Found entity 1: ball File: D:/FinalProject/ball.sv Line: 17
Info (12021): Found 5 design units, including 5 entities, in source file sprite_rom.sv
    Info (12023): Found entity 1: galaga_rom File: D:/FinalProject/sprite_rom.sv Line: 6
    Info (12023): Found entity 2: gameover_rom File: D:/FinalProject/sprite_rom.sv Line: 40
    Info (12023): Found entity 3: press_start_rom File: D:/FinalProject/sprite_rom.sv Line: 73
    Info (12023): Found entity 4: you_win_rom File: D:/FinalProject/sprite_rom.sv Line: 98
    Info (12023): Found entity 5: boss_rom File: D:/FinalProject/sprite_rom.sv Line: 133
Info (12021): Found 1 design units, including 1 entities, in source file enemy-ship.sv
    Info (12023): Found entity 1: enemy_ship File: D:/FinalProject/enemy-ship.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file laser.sv
    Info (12023): Found entity 1: user_laser File: D:/FinalProject/laser.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file game_controller.sv
    Info (12023): Found entity 1: game_controller File: D:/FinalProject/game_controller.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file signal_controller.sv
    Info (12023): Found entity 1: signal_controller File: D:/FinalProject/signal_controller.sv Line: 6
Info (12021): Found 5 design units, including 5 entities, in source file galaga_logo.sv
    Info (12023): Found entity 1: galaga_logo File: D:/FinalProject/galaga_logo.sv Line: 6
    Info (12023): Found entity 2: gameover_logo File: D:/FinalProject/galaga_logo.sv Line: 33
    Info (12023): Found entity 3: press_start_logo File: D:/FinalProject/galaga_logo.sv Line: 58
    Info (12023): Found entity 4: you_win_logo File: D:/FinalProject/galaga_logo.sv Line: 85
    Info (12023): Found entity 5: boss_logo File: D:/FinalProject/galaga_logo.sv Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file hit_controller.sv
    Info (12023): Found entity 1: hit_controller File: D:/FinalProject/hit_controller.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file eship_row.sv
    Info (12023): Found entity 1: eship_row File: D:/FinalProject/eship_row.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file boss.sv
    Info (12023): Found entity 1: boss File: D:/FinalProject/boss.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hit_controller_boss.sv
    Info (12023): Found entity 1: hit_controller_boss File: D:/FinalProject/hit_controller_boss.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: D:/FinalProject/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/nios_system.v
    Info (12023): Found entity 1: nios_system File: D:/FinalProject/db/ip/nios_system/nios_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/FinalProject/db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/FinalProject/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/FinalProject/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/FinalProject/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/FinalProject/db/ip/nios_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/FinalProject/db/ip/nios_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/FinalProject/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/FinalProject/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/FinalProject/db/ip/nios_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/FinalProject/db/ip/nios_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/FinalProject/db/ip/nios_system/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_irq_mapper.sv
    Info (12023): Found entity 1: nios_system_irq_mapper File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/nios_system/submodules/nios_system_jtag_uart_0.v
    Info (12023): Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: nios_system_jtag_uart_0_scfifo_w File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: nios_system_jtag_uart_0_scfifo_r File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: nios_system_jtag_uart_0 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_keycode.v
    Info (12023): Found entity 1: nios_system_keycode File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_system_mm_interconnect_0 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_demux File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_mux File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_default_decode File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router_001 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router_002 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: nios_system_mm_interconnect_0_router_003 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_demux File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_demux_001 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_mux File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v
    Info (12023): Found entity 1: nios_system_nios2_gen2_0 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: nios_system_nios2_gen2_0_cpu_register_bank_a_module File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: nios_system_nios2_gen2_0_cpu_register_bank_b_module File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: nios_system_nios2_gen2_0_cpu_nios2_oci_debug File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: nios_system_nios2_gen2_0_cpu_nios2_oci_break File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: nios_system_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: nios_system_nios2_gen2_0_cpu_nios2_oci_pib File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: nios_system_nios2_gen2_0_cpu_nios2_oci_im File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: nios_system_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: nios_system_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: nios_system_nios2_gen2_0_cpu_nios2_ocimem File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: nios_system_nios2_gen2_0_cpu_nios2_oci File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: nios_system_nios2_gen2_0_cpu File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_tck File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: nios_system_nios2_gen2_0_cpu_test_bench File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v
    Info (12023): Found entity 1: nios_system_onchip_memory2_0 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_otg_hpi_address.v
    Info (12023): Found entity 1: nios_system_otg_hpi_address File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_otg_hpi_cs.v
    Info (12023): Found entity 1: nios_system_otg_hpi_cs File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_otg_hpi_data.v
    Info (12023): Found entity 1: nios_system_otg_hpi_data File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_otg_hpi_data.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_sdram.v
    Info (12023): Found entity 1: nios_system_sdram_input_efifo_module File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_sdram.v Line: 21
    Info (12023): Found entity 2: nios_system_sdram File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_sdram.v Line: 159
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/nios_system/submodules/nios_system_sdram_pll.v
    Info (12023): Found entity 1: nios_system_sdram_pll_dffpipe_l2c File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_sdram_pll.v Line: 37
    Info (12023): Found entity 2: nios_system_sdram_pll_stdsync_sv6 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_sdram_pll.v Line: 98
    Info (12023): Found entity 3: nios_system_sdram_pll_altpll_lqa2 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_sdram_pll.v Line: 130
    Info (12023): Found entity 4: nios_system_sdram_pll File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_sdram_pll.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_sysid_qsys_0.v
    Info (12023): Found entity 1: nios_system_sysid_qsys_0 File: D:/FinalProject/db/ip/nios_system/submodules/nios_system_sysid_qsys_0.v Line: 34
Critical Warning (10846): Verilog HDL Instantiation warning at game_controller.sv(26): instance has no name File: D:/FinalProject/game_controller.sv Line: 26
Info (12127): Elaborating entity "signal_controller" for the top level hierarchy
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_st_handshake_clock_crosser" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "nios_system_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "nios_system_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_system_keycode" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "nios_system_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "nios_system_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 149 assignments for entity "nios_system_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "nios_system_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_system_otg_hpi_address" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_system_otg_hpi_cs" -- entity does not exist in design
Warning (20013): Ignored 25 assignments for entity "nios_system_otg_hpi_data" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "nios_system_sdram" -- entity does not exist in design
Warning (20013): Ignored 78 assignments for entity "nios_system_sdram_pll" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "nios_system_sysid_qsys_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file D:/FinalProject/lab8.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 33 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 14 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 4815 megabytes
    Info: Processing ended: Tue Dec 10 23:39:25 2019
    Info: Elapsed time: 00:01:27
    Info: Total CPU time (on all processors): 00:02:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FinalProject/lab8.map.smsg.


