
*** Running vivado
    with args -log Ex53_aula5.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Ex53_aula5.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Ex53_aula5.tcl -notrace
Command: synth_design -top Ex53_aula5 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 262.090 ; gain = 91.207
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port near_leftr is neither a static name nor a globally static expression [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula05/exercicio53/exercicio53.srcs/sources_1/new/Ex53_aula5.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Ex53_aula5' [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula05/exercicio53/exercicio53.srcs/sources_1/new/Ex53_aula5.vhd:22]
INFO: [Synth 8-638] synthesizing module 'RanGen' [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula05/exercicio53/exercicio53.srcs/sources_1/imports/new/Random_number_generator.vhd:10]
	Parameter width bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RanGen' (1#1) [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula05/exercicio53/exercicio53.srcs/sources_1/imports/new/Random_number_generator.vhd:10]
INFO: [Synth 8-638] synthesizing module 'ConsecutiveOnes' [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula05/exercicio53/exercicio53.srcs/sources_1/imports/new/Ex51_aula5.vhd:44]
	Parameter size bound to: 1000 - type: integer 
INFO: [Synth 8-226] default block is never used [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula05/exercicio53/exercicio53.srcs/sources_1/imports/new/Ex51_aula5.vhd:90]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula05/exercicio53/exercicio53.srcs/sources_1/imports/new/Ex51_aula5.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'ConsecutiveOnes' (2#1) [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula05/exercicio53/exercicio53.srcs/sources_1/imports/new/Ex51_aula5.vhd:44]
INFO: [Synth 8-638] synthesizing module 'EightDisplayControl' [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula05/exercicio53/exercicio53.srcs/sources_1/imports/new/disp.vhd:11]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula05/exercicio53/exercicio53.srcs/sources_1/imports/new/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (3#1) [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula05/exercicio53/exercicio53.srcs/sources_1/imports/new/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'EightDisplayControl' (4#1) [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula05/exercicio53/exercicio53.srcs/sources_1/imports/new/disp.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Ex53_aula5' (5#1) [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula05/exercicio53/exercicio53.srcs/sources_1/new/Ex53_aula5.vhd:22]
WARNING: [Synth 8-3331] design Ex53_aula5 has unconnected port btnC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 298.422 ; gain = 127.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 298.422 ; gain = 127.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula04/ex3/ex3.srcs/constrs_1/imports/Rodrigo/Nexys4_Master.xdc]
Finished Parsing XDC File [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula04/ex3/ex3.srcs/constrs_1/imports/Rodrigo/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Desktop/StudyWorkTeam/4ano/2Semestre/CR/Aula04/ex3/ex3.srcs/constrs_1/imports/Rodrigo/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Ex53_aula5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Ex53_aula5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 599.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 599.344 ; gain = 428.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 599.344 ; gain = 428.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 599.344 ; gain = 428.461
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "N_S" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 599.344 ; gain = 428.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             1000 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RanGen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             1000 Bit    Registers := 1     
Module ConsecutiveOnes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module segment_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module EightDisplayControl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 599.344 ; gain = 428.461
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Ex53_aula5 has unconnected port btnC
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 599.344 ; gain = 428.461
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 599.344 ; gain = 428.461

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 599.344 ; gain = 428.461
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 599.344 ; gain = 428.461

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 599.344 ; gain = 428.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 599.344 ; gain = 428.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 601.129 ; gain = 430.246
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 601.129 ; gain = 430.246

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 601.129 ; gain = 430.246
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 601.129 ; gain = 430.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 601.129 ; gain = 430.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 601.129 ; gain = 430.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 601.129 ; gain = 430.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 601.129 ; gain = 430.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 601.129 ; gain = 430.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |    19|
|4     |LUT2   |     5|
|5     |LUT3   |    22|
|6     |LUT4   |    33|
|7     |LUT5   |     7|
|8     |LUT6   |   276|
|9     |MUXF7  |   133|
|10    |MUXF8  |    64|
|11    |FDRE   |  1058|
|12    |IBUF   |     1|
|13    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |  1643|
|2     |  disp   |EightDisplayControl |    51|
|3     |  ones   |ConsecutiveOnes     |   113|
|4     |  random |RanGen              |  1462|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 601.129 ; gain = 430.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 601.129 ; gain = 110.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 601.129 ; gain = 430.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Ex53_aula5' is not ideal for floorplanning, since the cellview 'RanGen' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 601.129 ; gain = 414.375
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 601.129 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 05 15:49:37 2016...
