<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _tb_top_dut_u_dma_axi64_dma_axi64_dual_core_dma_axi64_core0_top_dma_axi64_core0_dma_axi64_core0_channels_dma_axi64_core0_ch0_dma_axi64_ch_calc_wr_dma_axi64_ch_calc_size_delay_fifo_not_ready.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
    <script type="text/javascript" src="../scripts/jquery.js"></script>
    <script type="text/javascript" src="../scripts/sort_tables.js"></script>
  
</head>
<body id="ucdb2html_summary">
  <h1><span class="strip">Questa</span> Design Coverage</h1>
  <h3>Scope: /<a href="z000075.htm">tb_top</a>/<a href="z000076.htm">dut</a>/<a href="z000561.htm">u_dma_axi64</a>/<a href="z000834.htm">dma_axi64_dual_core</a>/<a href="z001731.htm">dma_axi64_core0_top</a>/<a href="z001975.htm">dma_axi64_core0</a>/<a href="z004612.htm">dma_axi64_core0_channels</a>/<a href="z005792.htm">dma_axi64_core0_ch0</a>/<a href="z008520.htm">dma_axi64_ch_calc_wr</a>/<a href="z008644.htm">dma_axi64_ch_calc_size</a>/<a href="z008820.htm">delay_fifo_not_ready</a></h3>
  <hr/><table id="loc_rec_tables" cellspacing="5"><tr><td valign="top"><h3>Local Instance Coverage Details:</h3>
  <table cellspacing="2" cellpadding="2"><tr><td class="odd" colspan="6">Total Coverage:</td><td class="odd_r">80.00%</td><td class="bgYellow">83.33%</td></tr>
  <tr><th colspan="2" class="even" align="left">Coverage Type</th><th class="even">Bins</th><th class="even">Hits</th><th class="even">Misses</th><th class="even">Weight</th><th class="even">% Hit</th><th class="even">Coverage</th></tr>
  <tr><td colspan="2" class="odd"><a href="s008820.htm#53">Statements</a></td><td class="odd_r">4</td><td class="odd_r">4</td><td class="odd_r">0</td><td class="odd_r">1</td><td class="odd_r">100.00%</td><td class="bgGreen">100.00%</td></tr>
<tr><td colspan="2" class="even"><a href="b008820.htm">Branches</a></td><td class="even_r">2</td><td class="even_r">2</td><td class="even_r">0</td><td class="even_r">1</td><td class="even_r">100.00%</td><td class="bgGreen">100.00%</td></tr>
<tr><td colspan="2" class="odd"><a href="t008820.htm">Toggles</a></td><td class="odd_r">4</td><td class="odd_r">2</td><td class="odd_r">2</td><td class="odd_r">1</td><td class="odd_r">50.00%</td><td class="bgYellow">50.00%</td></tr>
</table></td></tr></table>
  
  <hr/><h3>Scope Details:</h3>
  <dl>
  <dt><b>Instance Path:</b></dt><dd>/tb_top/dut/u_dma_axi64/dma_axi64_dual_core/dma_axi64_core0_top/dma_axi64_core0/dma_axi64_core0_channels/dma_axi64_core0_ch0/dma_axi64_ch_calc_wr/dma_axi64_ch_calc_size/delay_fifo_not_ready</dd>
  <dt><b>Design Unit Name:</b></dt><dd><a href="z000053.htm">work.prgen_delay</a></dd>
  <dt><b>Language:</b></dt><dd>Verilog</dd>
  <dt><b>Source File:</b></dt><dd><a href="__HDL_srcfile_37.htm#143">rtl/dma_axi64_core0_ch_calc_size.v</a></dd>
  </dl>
  
  
</body>
</html>
