// Seed: 2131919055
module module_0 (
    output uwire module_0,
    output wor id_1,
    input tri1 id_2,
    output tri id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    output supply1 id_8,
    output wand id_9
);
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output wand id_2,
    output tri0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri0 id_8,
    output wand id_9,
    output tri id_10,
    output wire id_11,
    output uwire id_12,
    input wor id_13,
    input uwire id_14,
    output tri0 id_15,
    output tri id_16,
    input wor id_17,
    output tri id_18,
    input wire id_19,
    input uwire id_20,
    input wand id_21,
    output tri0 id_22,
    output tri0 id_23,
    output tri0 id_24,
    input wor id_25,
    input wand id_26,
    input tri0 id_27,
    output wire id_28,
    output wor id_29,
    input wor id_30,
    input supply0 id_31,
    output wor id_32,
    input wor id_33,
    input supply0 id_34,
    input tri1 id_35,
    input supply1 id_36,
    output tri0 id_37,
    output supply0 id_38,
    input tri id_39,
    input tri1 id_40,
    input supply1 id_41,
    output uwire id_42,
    output tri1 id_43
);
  wire id_45 = 1;
  module_0(
      id_18, id_9, id_35, id_32, id_17, id_18, id_25, id_8, id_10, id_22
  );
endmodule
