<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="joh1440667326187" xml:lang="en-us">
  <title class="- topic/title ">Level 2 memory system</title>
  <shortdesc class="- topic/shortdesc ">This chapter describes the L2 memory system.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section "/>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="lpk1477660907882.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">About the L2 memory system</linktext><desc class="- topic/desc ">The L2 memory subsystem consists of:</desc></link><link class="- topic/link " format="dita" href="ste1440493388169.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">About the L2 cache</linktext><desc class="- topic/desc ">The integrated L2 cache is the Point of Unification for the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core. It handles both     instruction and data requests from the instruction side and data side of each core respectively. </desc></link><link class="- topic/link " format="dita" href="lau1452093057898.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Support for memory types</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core 		simplifies the coherency logic by downgrading some memory types.</desc></link></linkpool></linkpool></related-links></reference>