
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lzmainfo_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b20 <.init>:
  400b20:	stp	x29, x30, [sp, #-16]!
  400b24:	mov	x29, sp
  400b28:	bl	400d10 <ferror@plt+0x60>
  400b2c:	ldp	x29, x30, [sp], #16
  400b30:	ret

Disassembly of section .plt:

0000000000400b40 <exit@plt-0x20>:
  400b40:	stp	x16, x30, [sp, #-16]!
  400b44:	adrp	x16, 411000 <ferror@plt+0x10350>
  400b48:	ldr	x17, [x16, #4088]
  400b4c:	add	x16, x16, #0xff8
  400b50:	br	x17
  400b54:	nop
  400b58:	nop
  400b5c:	nop

0000000000400b60 <exit@plt>:
  400b60:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b64:	ldr	x17, [x16]
  400b68:	add	x16, x16, #0x0
  400b6c:	br	x17

0000000000400b70 <fclose@plt>:
  400b70:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b74:	ldr	x17, [x16, #8]
  400b78:	add	x16, x16, #0x8
  400b7c:	br	x17

0000000000400b80 <fopen@plt>:
  400b80:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b84:	ldr	x17, [x16, #16]
  400b88:	add	x16, x16, #0x10
  400b8c:	br	x17

0000000000400b90 <bindtextdomain@plt>:
  400b90:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b94:	ldr	x17, [x16, #24]
  400b98:	add	x16, x16, #0x18
  400b9c:	br	x17

0000000000400ba0 <__libc_start_main@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400ba4:	ldr	x17, [x16, #32]
  400ba8:	add	x16, x16, #0x20
  400bac:	br	x17

0000000000400bb0 <strerror@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bb4:	ldr	x17, [x16, #40]
  400bb8:	add	x16, x16, #0x28
  400bbc:	br	x17

0000000000400bc0 <__gmon_start__@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bc4:	ldr	x17, [x16, #48]
  400bc8:	add	x16, x16, #0x30
  400bcc:	br	x17

0000000000400bd0 <lzma_properties_decode@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bd4:	ldr	x17, [x16, #56]
  400bd8:	add	x16, x16, #0x38
  400bdc:	br	x17

0000000000400be0 <abort@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400be4:	ldr	x17, [x16, #64]
  400be8:	add	x16, x16, #0x40
  400bec:	br	x17

0000000000400bf0 <puts@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bf4:	ldr	x17, [x16, #72]
  400bf8:	add	x16, x16, #0x48
  400bfc:	br	x17

0000000000400c00 <textdomain@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c04:	ldr	x17, [x16, #80]
  400c08:	add	x16, x16, #0x50
  400c0c:	br	x17

0000000000400c10 <getopt_long@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c14:	ldr	x17, [x16, #88]
  400c18:	add	x16, x16, #0x58
  400c1c:	br	x17

0000000000400c20 <strcmp@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c24:	ldr	x17, [x16, #96]
  400c28:	add	x16, x16, #0x60
  400c2c:	br	x17

0000000000400c30 <fread@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c34:	ldr	x17, [x16, #104]
  400c38:	add	x16, x16, #0x68
  400c3c:	br	x17

0000000000400c40 <free@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c44:	ldr	x17, [x16, #112]
  400c48:	add	x16, x16, #0x70
  400c4c:	br	x17

0000000000400c50 <dcgettext@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c54:	ldr	x17, [x16, #120]
  400c58:	add	x16, x16, #0x78
  400c5c:	br	x17

0000000000400c60 <printf@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c64:	ldr	x17, [x16, #128]
  400c68:	add	x16, x16, #0x80
  400c6c:	br	x17

0000000000400c70 <__errno_location@plt>:
  400c70:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c74:	ldr	x17, [x16, #136]
  400c78:	add	x16, x16, #0x88
  400c7c:	br	x17

0000000000400c80 <putchar@plt>:
  400c80:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c84:	ldr	x17, [x16, #144]
  400c88:	add	x16, x16, #0x90
  400c8c:	br	x17

0000000000400c90 <fprintf@plt>:
  400c90:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c94:	ldr	x17, [x16, #152]
  400c98:	add	x16, x16, #0x98
  400c9c:	br	x17

0000000000400ca0 <setlocale@plt>:
  400ca0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400ca4:	ldr	x17, [x16, #160]
  400ca8:	add	x16, x16, #0xa0
  400cac:	br	x17

0000000000400cb0 <ferror@plt>:
  400cb0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400cb4:	ldr	x17, [x16, #168]
  400cb8:	add	x16, x16, #0xa8
  400cbc:	br	x17

Disassembly of section .text:

0000000000400cc0 <.text>:
  400cc0:	mov	x29, #0x0                   	// #0
  400cc4:	mov	x30, #0x0                   	// #0
  400cc8:	mov	x5, x0
  400ccc:	ldr	x1, [sp]
  400cd0:	add	x2, sp, #0x8
  400cd4:	mov	x6, sp
  400cd8:	movz	x0, #0x0, lsl #48
  400cdc:	movk	x0, #0x0, lsl #32
  400ce0:	movk	x0, #0x40, lsl #16
  400ce4:	movk	x0, #0xdcc
  400ce8:	movz	x3, #0x0, lsl #48
  400cec:	movk	x3, #0x0, lsl #32
  400cf0:	movk	x3, #0x40, lsl #16
  400cf4:	movk	x3, #0x13d8
  400cf8:	movz	x4, #0x0, lsl #48
  400cfc:	movk	x4, #0x0, lsl #32
  400d00:	movk	x4, #0x40, lsl #16
  400d04:	movk	x4, #0x1458
  400d08:	bl	400ba0 <__libc_start_main@plt>
  400d0c:	bl	400be0 <abort@plt>
  400d10:	adrp	x0, 411000 <ferror@plt+0x10350>
  400d14:	ldr	x0, [x0, #4064]
  400d18:	cbz	x0, 400d20 <ferror@plt+0x70>
  400d1c:	b	400bc0 <__gmon_start__@plt>
  400d20:	ret
  400d24:	nop
  400d28:	adrp	x0, 412000 <ferror@plt+0x11350>
  400d2c:	add	x0, x0, #0xc0
  400d30:	adrp	x1, 412000 <ferror@plt+0x11350>
  400d34:	add	x1, x1, #0xc0
  400d38:	cmp	x1, x0
  400d3c:	b.eq	400d54 <ferror@plt+0xa4>  // b.none
  400d40:	adrp	x1, 401000 <ferror@plt+0x350>
  400d44:	ldr	x1, [x1, #1144]
  400d48:	cbz	x1, 400d54 <ferror@plt+0xa4>
  400d4c:	mov	x16, x1
  400d50:	br	x16
  400d54:	ret
  400d58:	adrp	x0, 412000 <ferror@plt+0x11350>
  400d5c:	add	x0, x0, #0xc0
  400d60:	adrp	x1, 412000 <ferror@plt+0x11350>
  400d64:	add	x1, x1, #0xc0
  400d68:	sub	x1, x1, x0
  400d6c:	lsr	x2, x1, #63
  400d70:	add	x1, x2, x1, asr #3
  400d74:	cmp	xzr, x1, asr #1
  400d78:	asr	x1, x1, #1
  400d7c:	b.eq	400d94 <ferror@plt+0xe4>  // b.none
  400d80:	adrp	x2, 401000 <ferror@plt+0x350>
  400d84:	ldr	x2, [x2, #1152]
  400d88:	cbz	x2, 400d94 <ferror@plt+0xe4>
  400d8c:	mov	x16, x2
  400d90:	br	x16
  400d94:	ret
  400d98:	stp	x29, x30, [sp, #-32]!
  400d9c:	mov	x29, sp
  400da0:	str	x19, [sp, #16]
  400da4:	adrp	x19, 412000 <ferror@plt+0x11350>
  400da8:	ldrb	w0, [x19, #232]
  400dac:	cbnz	w0, 400dbc <ferror@plt+0x10c>
  400db0:	bl	400d28 <ferror@plt+0x78>
  400db4:	mov	w0, #0x1                   	// #1
  400db8:	strb	w0, [x19, #232]
  400dbc:	ldr	x19, [sp, #16]
  400dc0:	ldp	x29, x30, [sp], #32
  400dc4:	ret
  400dc8:	b	400d58 <ferror@plt+0xa8>
  400dcc:	stp	x29, x30, [sp, #-96]!
  400dd0:	stp	x20, x19, [sp, #80]
  400dd4:	mov	w20, w0
  400dd8:	mov	x0, x1
  400ddc:	stp	x28, x27, [sp, #16]
  400de0:	stp	x26, x25, [sp, #32]
  400de4:	stp	x24, x23, [sp, #48]
  400de8:	stp	x22, x21, [sp, #64]
  400dec:	mov	x29, sp
  400df0:	mov	x19, x1
  400df4:	bl	4012c8 <ferror@plt+0x618>
  400df8:	adrp	x1, 401000 <ferror@plt+0x350>
  400dfc:	add	x1, x1, #0x57f
  400e00:	mov	w0, #0x6                   	// #6
  400e04:	bl	400ca0 <setlocale@plt>
  400e08:	adrp	x21, 401000 <ferror@plt+0x350>
  400e0c:	add	x21, x21, #0x488
  400e10:	adrp	x1, 401000 <ferror@plt+0x350>
  400e14:	add	x1, x1, #0x48b
  400e18:	mov	x0, x21
  400e1c:	bl	400b90 <bindtextdomain@plt>
  400e20:	mov	x0, x21
  400e24:	bl	400c00 <textdomain@plt>
  400e28:	mov	w0, w20
  400e2c:	mov	x1, x19
  400e30:	bl	400f64 <ferror@plt+0x2b4>
  400e34:	adrp	x28, 412000 <ferror@plt+0x11350>
  400e38:	ldr	w8, [x28, #208]
  400e3c:	cmp	w8, w20
  400e40:	b.ne	400e60 <ferror@plt+0x1b0>  // b.any
  400e44:	adrp	x8, 412000 <ferror@plt+0x11350>
  400e48:	ldr	x1, [x8, #224]
  400e4c:	adrp	x0, 401000 <ferror@plt+0x350>
  400e50:	add	x0, x0, #0x49d
  400e54:	bl	400fb0 <ferror@plt+0x300>
  400e58:	and	w25, w0, #0x1
  400e5c:	b	400f54 <ferror@plt+0x2a4>
  400e60:	mov	w0, #0xa                   	// #10
  400e64:	bl	400c80 <putchar@plt>
  400e68:	adrp	x21, 401000 <ferror@plt+0x350>
  400e6c:	adrp	x23, 401000 <ferror@plt+0x350>
  400e70:	mov	w25, wzr
  400e74:	add	x21, x21, #0x4a5
  400e78:	add	x23, x23, #0x518
  400e7c:	adrp	x27, 412000 <ferror@plt+0x11350>
  400e80:	adrp	x22, 412000 <ferror@plt+0x11350>
  400e84:	ldrsw	x8, [x28, #208]
  400e88:	mov	x1, x21
  400e8c:	ldr	x26, [x19, x8, lsl #3]
  400e90:	mov	x0, x26
  400e94:	bl	400c20 <strcmp@plt>
  400e98:	cbnz	w0, 400ebc <ferror@plt+0x20c>
  400e9c:	adrp	x8, 412000 <ferror@plt+0x11350>
  400ea0:	ldr	x1, [x8, #224]
  400ea4:	adrp	x0, 401000 <ferror@plt+0x350>
  400ea8:	add	x0, x0, #0x49d
  400eac:	bl	400fb0 <ferror@plt+0x300>
  400eb0:	tst	w0, #0x1
  400eb4:	csinc	w25, w25, wzr, eq  // eq = none
  400eb8:	b	400f40 <ferror@plt+0x290>
  400ebc:	mov	x0, x26
  400ec0:	mov	x1, x23
  400ec4:	bl	400b80 <fopen@plt>
  400ec8:	cbnz	x0, 400f14 <ferror@plt+0x264>
  400ecc:	ldrsw	x8, [x28, #208]
  400ed0:	ldr	x25, [x27, #200]
  400ed4:	ldr	x26, [x22, #192]
  400ed8:	mov	x24, x27
  400edc:	ldr	x27, [x19, x8, lsl #3]
  400ee0:	bl	400c70 <__errno_location@plt>
  400ee4:	ldr	w0, [x0]
  400ee8:	bl	400bb0 <strerror@plt>
  400eec:	adrp	x1, 401000 <ferror@plt+0x350>
  400ef0:	mov	x4, x0
  400ef4:	mov	x0, x25
  400ef8:	add	x1, x1, #0x4a7
  400efc:	mov	x2, x26
  400f00:	mov	x3, x27
  400f04:	mov	x27, x24
  400f08:	bl	400c90 <fprintf@plt>
  400f0c:	mov	w25, #0x1                   	// #1
  400f10:	b	400f40 <ferror@plt+0x290>
  400f14:	ldrsw	x8, [x28, #208]
  400f18:	mov	x26, x0
  400f1c:	mov	x1, x26
  400f20:	ldr	x0, [x19, x8, lsl #3]
  400f24:	bl	400fb0 <ferror@plt+0x300>
  400f28:	tst	w0, #0x1
  400f2c:	mov	w0, #0xa                   	// #10
  400f30:	csinc	w25, w25, wzr, eq  // eq = none
  400f34:	bl	400c80 <putchar@plt>
  400f38:	mov	x0, x26
  400f3c:	bl	400b70 <fclose@plt>
  400f40:	ldr	w8, [x28, #208]
  400f44:	add	w8, w8, #0x1
  400f48:	cmp	w8, w20
  400f4c:	str	w8, [x28, #208]
  400f50:	b.lt	400e84 <ferror@plt+0x1d4>  // b.tstop
  400f54:	mov	w1, #0x1                   	// #1
  400f58:	mov	w2, #0x1                   	// #1
  400f5c:	mov	w0, w25
  400f60:	bl	4012d8 <ferror@plt+0x628>
  400f64:	stp	x29, x30, [sp, #-16]!
  400f68:	adrp	x2, 401000 <ferror@plt+0x350>
  400f6c:	adrp	x3, 401000 <ferror@plt+0x350>
  400f70:	add	x2, x2, #0x57f
  400f74:	add	x3, x3, #0x708
  400f78:	mov	x4, xzr
  400f7c:	mov	x29, sp
  400f80:	bl	400c10 <getopt_long@plt>
  400f84:	cmn	w0, #0x1
  400f88:	b.ne	400f94 <ferror@plt+0x2e4>  // b.any
  400f8c:	ldp	x29, x30, [sp], #16
  400f90:	ret
  400f94:	cmp	w0, #0x1
  400f98:	b.eq	400fa4 <ferror@plt+0x2f4>  // b.none
  400f9c:	cbnz	w0, 400fa8 <ferror@plt+0x2f8>
  400fa0:	bl	4011d8 <ferror@plt+0x528>
  400fa4:	bl	401278 <ferror@plt+0x5c8>
  400fa8:	mov	w0, #0x1                   	// #1
  400fac:	bl	400b60 <exit@plt>
  400fb0:	sub	sp, sp, #0x50
  400fb4:	stp	x20, x19, [sp, #64]
  400fb8:	mov	x20, x1
  400fbc:	mov	x19, x0
  400fc0:	add	x0, sp, #0x10
  400fc4:	mov	w1, #0x1                   	// #1
  400fc8:	mov	w2, #0xd                   	// #13
  400fcc:	mov	x3, x20
  400fd0:	stp	x29, x30, [sp, #32]
  400fd4:	stp	x22, x21, [sp, #48]
  400fd8:	add	x29, sp, #0x20
  400fdc:	bl	400c30 <fread@plt>
  400fe0:	cmp	x0, #0xd
  400fe4:	b.ne	40112c <ferror@plt+0x47c>  // b.any
  400fe8:	adrp	x8, 401000 <ferror@plt+0x350>
  400fec:	add	x8, x8, #0x768
  400ff0:	ldr	q0, [x8]
  400ff4:	mov	x0, sp
  400ff8:	add	x2, sp, #0x10
  400ffc:	mov	w3, #0x5                   	// #5
  401000:	mov	x1, xzr
  401004:	str	q0, [sp]
  401008:	add	x22, sp, #0x10
  40100c:	bl	400bd0 <lzma_properties_decode@plt>
  401010:	cbz	w0, 401064 <ferror@plt+0x3b4>
  401014:	adrp	x8, 412000 <ferror@plt+0x11350>
  401018:	adrp	x9, 412000 <ferror@plt+0x11350>
  40101c:	cmp	w0, #0x8
  401020:	b.ne	401180 <ferror@plt+0x4d0>  // b.any
  401024:	ldr	x20, [x8, #200]
  401028:	ldr	x21, [x9, #192]
  40102c:	adrp	x1, 401000 <ferror@plt+0x350>
  401030:	add	x1, x1, #0x60d
  401034:	mov	w2, #0x5                   	// #5
  401038:	mov	x0, xzr
  40103c:	bl	400c50 <dcgettext@plt>
  401040:	adrp	x1, 401000 <ferror@plt+0x350>
  401044:	mov	x4, x0
  401048:	add	x1, x1, #0x4a7
  40104c:	mov	x0, x20
  401050:	mov	x2, x21
  401054:	mov	x3, x19
  401058:	bl	400c90 <fprintf@plt>
  40105c:	mov	w0, #0x1                   	// #1
  401060:	b	401118 <ferror@plt+0x468>
  401064:	mov	x8, xzr
  401068:	mov	x21, xzr
  40106c:	add	x9, x22, #0x5
  401070:	ldrb	w10, [x9], #1
  401074:	lsl	x10, x10, x8
  401078:	add	x8, x8, #0x8
  40107c:	cmp	x8, #0x40
  401080:	orr	x21, x10, x21
  401084:	b.ne	401070 <ferror@plt+0x3c0>  // b.any
  401088:	adrp	x8, 412000 <ferror@plt+0x11350>
  40108c:	ldr	x8, [x8, #224]
  401090:	cmp	x8, x20
  401094:	b.eq	4010a0 <ferror@plt+0x3f0>  // b.none
  401098:	mov	x0, x19
  40109c:	bl	400bf0 <puts@plt>
  4010a0:	adrp	x0, 401000 <ferror@plt+0x350>
  4010a4:	add	x0, x0, #0x633
  4010a8:	bl	400c60 <printf@plt>
  4010ac:	cmn	x21, #0x1
  4010b0:	b.eq	4010d0 <ferror@plt+0x420>  // b.none
  4010b4:	add	x8, x21, #0x80, lsl #12
  4010b8:	adrp	x0, 401000 <ferror@plt+0x350>
  4010bc:	lsr	x1, x8, #20
  4010c0:	add	x0, x0, #0x65b
  4010c4:	mov	x2, x21
  4010c8:	bl	400c60 <printf@plt>
  4010cc:	b	4010dc <ferror@plt+0x42c>
  4010d0:	adrp	x0, 401000 <ferror@plt+0x350>
  4010d4:	add	x0, x0, #0x653
  4010d8:	bl	400c60 <printf@plt>
  4010dc:	ldr	x19, [sp, #8]
  4010e0:	ldr	w0, [x19]
  4010e4:	add	w8, w0, #0x80, lsl #12
  4010e8:	lsr	w20, w8, #20
  4010ec:	bl	40129c <ferror@plt+0x5ec>
  4010f0:	ldp	w3, w4, [x19, #20]
  4010f4:	ldr	w5, [x19, #28]
  4010f8:	mov	w2, w0
  4010fc:	adrp	x0, 401000 <ferror@plt+0x350>
  401100:	add	x0, x0, #0x66e
  401104:	mov	w1, w20
  401108:	bl	400c60 <printf@plt>
  40110c:	mov	x0, x19
  401110:	bl	400c40 <free@plt>
  401114:	mov	w0, wzr
  401118:	ldp	x20, x19, [sp, #64]
  40111c:	ldp	x22, x21, [sp, #48]
  401120:	ldp	x29, x30, [sp, #32]
  401124:	add	sp, sp, #0x50
  401128:	ret
  40112c:	adrp	x8, 412000 <ferror@plt+0x11350>
  401130:	adrp	x9, 412000 <ferror@plt+0x11350>
  401134:	ldr	x22, [x8, #200]
  401138:	ldr	x21, [x9, #192]
  40113c:	mov	x0, x20
  401140:	bl	400cb0 <ferror@plt>
  401144:	cbnz	w0, 401160 <ferror@plt+0x4b0>
  401148:	adrp	x1, 401000 <ferror@plt+0x350>
  40114c:	add	x1, x1, #0x5e8
  401150:	mov	w2, #0x5                   	// #5
  401154:	mov	x0, xzr
  401158:	bl	400c50 <dcgettext@plt>
  40115c:	b	40116c <ferror@plt+0x4bc>
  401160:	bl	400c70 <__errno_location@plt>
  401164:	ldr	w0, [x0]
  401168:	bl	400bb0 <strerror@plt>
  40116c:	adrp	x1, 401000 <ferror@plt+0x350>
  401170:	mov	x4, x0
  401174:	add	x1, x1, #0x4a7
  401178:	mov	x0, x22
  40117c:	b	401050 <ferror@plt+0x3a0>
  401180:	cmp	w0, #0x5
  401184:	b.ne	40119c <ferror@plt+0x4ec>  // b.any
  401188:	ldr	x19, [x8, #200]
  40118c:	ldr	x20, [x9, #192]
  401190:	mov	w0, #0xc                   	// #12
  401194:	bl	400bb0 <strerror@plt>
  401198:	b	4011b8 <ferror@plt+0x508>
  40119c:	ldr	x19, [x8, #200]
  4011a0:	ldr	x20, [x9, #192]
  4011a4:	adrp	x1, 401000 <ferror@plt+0x350>
  4011a8:	add	x1, x1, #0x61e
  4011ac:	mov	w2, #0x5                   	// #5
  4011b0:	mov	x0, xzr
  4011b4:	bl	400c50 <dcgettext@plt>
  4011b8:	adrp	x1, 401000 <ferror@plt+0x350>
  4011bc:	mov	x3, x0
  4011c0:	add	x1, x1, #0x4ab
  4011c4:	mov	x0, x19
  4011c8:	mov	x2, x20
  4011cc:	bl	400c90 <fprintf@plt>
  4011d0:	mov	w0, #0x1                   	// #1
  4011d4:	bl	400b60 <exit@plt>
  4011d8:	stp	x29, x30, [sp, #-16]!
  4011dc:	adrp	x1, 401000 <ferror@plt+0x350>
  4011e0:	add	x1, x1, #0x4c0
  4011e4:	mov	w2, #0x5                   	// #5
  4011e8:	mov	x0, xzr
  4011ec:	mov	x29, sp
  4011f0:	bl	400c50 <dcgettext@plt>
  4011f4:	adrp	x8, 412000 <ferror@plt+0x11350>
  4011f8:	ldr	x1, [x8, #192]
  4011fc:	bl	400c60 <printf@plt>
  401200:	adrp	x1, 401000 <ferror@plt+0x350>
  401204:	add	x1, x1, #0x51a
  401208:	mov	w2, #0x5                   	// #5
  40120c:	mov	x0, xzr
  401210:	bl	400c50 <dcgettext@plt>
  401214:	bl	400c60 <printf@plt>
  401218:	mov	w0, #0xa                   	// #10
  40121c:	bl	400c80 <putchar@plt>
  401220:	adrp	x1, 401000 <ferror@plt+0x350>
  401224:	add	x1, x1, #0x552
  401228:	mov	w2, #0x5                   	// #5
  40122c:	mov	x0, xzr
  401230:	bl	400c50 <dcgettext@plt>
  401234:	adrp	x1, 401000 <ferror@plt+0x350>
  401238:	add	x1, x1, #0x580
  40123c:	bl	400c60 <printf@plt>
  401240:	adrp	x1, 401000 <ferror@plt+0x350>
  401244:	add	x1, x1, #0x599
  401248:	mov	w2, #0x5                   	// #5
  40124c:	mov	x0, xzr
  401250:	bl	400c50 <dcgettext@plt>
  401254:	adrp	x1, 401000 <ferror@plt+0x350>
  401258:	adrp	x2, 401000 <ferror@plt+0x350>
  40125c:	add	x1, x1, #0x5ad
  401260:	add	x2, x2, #0x5b6
  401264:	bl	400c60 <printf@plt>
  401268:	mov	w1, #0x1                   	// #1
  40126c:	mov	w2, #0x1                   	// #1
  401270:	mov	w0, wzr
  401274:	bl	4012d8 <ferror@plt+0x628>
  401278:	stp	x29, x30, [sp, #-16]!
  40127c:	adrp	x0, 401000 <ferror@plt+0x350>
  401280:	add	x0, x0, #0x5ce
  401284:	mov	x29, sp
  401288:	bl	400bf0 <puts@plt>
  40128c:	mov	w1, #0x1                   	// #1
  401290:	mov	w2, #0x1                   	// #1
  401294:	mov	w0, wzr
  401298:	bl	4012d8 <ferror@plt+0x628>
  40129c:	cmp	w0, #0x2
  4012a0:	b.cc	4012c0 <ferror@plt+0x610>  // b.lo, b.ul, b.last
  4012a4:	mov	w8, wzr
  4012a8:	cmp	w0, #0x3
  4012ac:	lsr	w0, w0, #1
  4012b0:	add	w8, w8, #0x1
  4012b4:	b.hi	4012a8 <ferror@plt+0x5f8>  // b.pmore
  4012b8:	mov	w0, w8
  4012bc:	ret
  4012c0:	mov	w0, wzr
  4012c4:	ret
  4012c8:	ldr	x8, [x0]
  4012cc:	adrp	x9, 412000 <ferror@plt+0x11350>
  4012d0:	str	x8, [x9, #192]
  4012d4:	ret
  4012d8:	stp	x29, x30, [sp, #-64]!
  4012dc:	stp	x20, x19, [sp, #48]
  4012e0:	mov	w19, w1
  4012e4:	mov	w20, w0
  4012e8:	cmp	w0, w1
  4012ec:	stp	x24, x23, [sp, #16]
  4012f0:	stp	x22, x21, [sp, #32]
  4012f4:	mov	x29, sp
  4012f8:	b.eq	4013a0 <ferror@plt+0x6f0>  // b.none
  4012fc:	adrp	x8, 412000 <ferror@plt+0x11350>
  401300:	ldr	x22, [x8, #216]
  401304:	mov	w21, w2
  401308:	mov	x0, x22
  40130c:	bl	400cb0 <ferror@plt>
  401310:	mov	w24, w0
  401314:	mov	x0, x22
  401318:	bl	400b70 <fclose@plt>
  40131c:	orr	w8, w0, w24
  401320:	cbz	w8, 4013a0 <ferror@plt+0x6f0>
  401324:	mov	w20, w19
  401328:	cbz	w21, 4013a0 <ferror@plt+0x6f0>
  40132c:	adrp	x8, 412000 <ferror@plt+0x11350>
  401330:	adrp	x9, 412000 <ferror@plt+0x11350>
  401334:	ldr	x21, [x8, #200]
  401338:	ldr	x20, [x9, #192]
  40133c:	adrp	x1, 401000 <ferror@plt+0x350>
  401340:	mov	w23, w0
  401344:	add	x1, x1, #0x778
  401348:	mov	w2, #0x5                   	// #5
  40134c:	mov	x0, xzr
  401350:	bl	400c50 <dcgettext@plt>
  401354:	mov	x22, x0
  401358:	cbnz	w23, 401374 <ferror@plt+0x6c4>
  40135c:	adrp	x1, 401000 <ferror@plt+0x350>
  401360:	add	x1, x1, #0x79a
  401364:	mov	w2, #0x5                   	// #5
  401368:	mov	x0, xzr
  40136c:	bl	400c50 <dcgettext@plt>
  401370:	b	401380 <ferror@plt+0x6d0>
  401374:	bl	400c70 <__errno_location@plt>
  401378:	ldr	w0, [x0]
  40137c:	bl	400bb0 <strerror@plt>
  401380:	adrp	x1, 401000 <ferror@plt+0x350>
  401384:	mov	x4, x0
  401388:	add	x1, x1, #0x4a7
  40138c:	mov	x0, x21
  401390:	mov	x2, x20
  401394:	mov	x3, x22
  401398:	bl	400c90 <fprintf@plt>
  40139c:	mov	w20, w19
  4013a0:	cmp	w20, w19
  4013a4:	b.eq	4013d0 <ferror@plt+0x720>  // b.none
  4013a8:	adrp	x8, 412000 <ferror@plt+0x11350>
  4013ac:	ldr	x21, [x8, #200]
  4013b0:	mov	x0, x21
  4013b4:	bl	400cb0 <ferror@plt>
  4013b8:	mov	w22, w0
  4013bc:	mov	x0, x21
  4013c0:	bl	400b70 <fclose@plt>
  4013c4:	orr	w8, w0, w22
  4013c8:	cmp	w8, #0x0
  4013cc:	csel	w20, w20, w19, eq  // eq = none
  4013d0:	mov	w0, w20
  4013d4:	bl	400b60 <exit@plt>
  4013d8:	stp	x29, x30, [sp, #-64]!
  4013dc:	mov	x29, sp
  4013e0:	stp	x19, x20, [sp, #16]
  4013e4:	adrp	x20, 411000 <ferror@plt+0x10350>
  4013e8:	add	x20, x20, #0xdd0
  4013ec:	stp	x21, x22, [sp, #32]
  4013f0:	adrp	x21, 411000 <ferror@plt+0x10350>
  4013f4:	add	x21, x21, #0xdc8
  4013f8:	sub	x20, x20, x21
  4013fc:	mov	w22, w0
  401400:	stp	x23, x24, [sp, #48]
  401404:	mov	x23, x1
  401408:	mov	x24, x2
  40140c:	bl	400b20 <exit@plt-0x40>
  401410:	cmp	xzr, x20, asr #3
  401414:	b.eq	401440 <ferror@plt+0x790>  // b.none
  401418:	asr	x20, x20, #3
  40141c:	mov	x19, #0x0                   	// #0
  401420:	ldr	x3, [x21, x19, lsl #3]
  401424:	mov	x2, x24
  401428:	add	x19, x19, #0x1
  40142c:	mov	x1, x23
  401430:	mov	w0, w22
  401434:	blr	x3
  401438:	cmp	x20, x19
  40143c:	b.ne	401420 <ferror@plt+0x770>  // b.any
  401440:	ldp	x19, x20, [sp, #16]
  401444:	ldp	x21, x22, [sp, #32]
  401448:	ldp	x23, x24, [sp, #48]
  40144c:	ldp	x29, x30, [sp], #64
  401450:	ret
  401454:	nop
  401458:	ret

Disassembly of section .fini:

000000000040145c <.fini>:
  40145c:	stp	x29, x30, [sp, #-16]!
  401460:	mov	x29, sp
  401464:	ldp	x29, x30, [sp], #16
  401468:	ret
