{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729237088106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729237088106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 14:38:08 2024 " "Processing started: Fri Oct 18 14:38:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729237088106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237088106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237088106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729237088330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729237088330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator-behave " "Found design unit 1: Calculator-behave" {  } { { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093925 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237093925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplication.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplication-Behave " "Found design unit 1: multiplication-Behave" {  } { { "multiplication.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/multiplication.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093925 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplication " "Found entity 1: multiplication" {  } { { "multiplication.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/multiplication.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237093925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-Behave " "Found design unit 1: division-Behave" {  } { { "division.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/division.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093925 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/division.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237093925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add_sub-Behave " "Found design unit 1: full_add_sub-Behave" {  } { { "full_add_sub.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_add_sub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093925 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add_sub " "Found entity 1: full_add_sub" {  } { { "full_add_sub.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237093925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-data_flow " "Found design unit 1: full_adder-data_flow" {  } { { "full_adder.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093925 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237093925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdc_to_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bdc_to_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bdc_to_7_seg-data_process " "Found design unit 1: bdc_to_7_seg-data_process" {  } { { "bdc_to_7_seg.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/bdc_to_7_seg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093925 ""} { "Info" "ISGN_ENTITY_NAME" "1 bdc_to_7_seg " "Found entity 1: bdc_to_7_seg" {  } { { "bdc_to_7_seg.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/bdc_to_7_seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237093925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_2_digit_7_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_2_digit_7_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_2_digit_7_seg_display-Behavioral " "Found design unit 1: BCD_2_digit_7_seg_display-Behavioral" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093940 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_2_digit_7_seg_display " "Found entity 1: BCD_2_digit_7_seg_display" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237093940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_bit_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_bit_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_bit_checker-Behave " "Found design unit 1: signed_bit_checker-Behave" {  } { { "signed_bit_checker.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/signed_bit_checker.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093943 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_bit_checker " "Found entity 1: signed_bit_checker" {  } { { "signed_bit_checker.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/signed_bit_checker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237093943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statetype_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file statetype_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statetype_package " "Found design unit 1: statetype_package" {  } { { "statetype_package.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/statetype_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 statetype_package-body " "Found design unit 2: statetype_package-body" {  } { { "statetype_package.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/statetype_package.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237093943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237093943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729237093972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "signed_bit_checker signed_bit_checker:signed_bit_check A:behave " "Elaborating entity \"signed_bit_checker\" using architecture \"A:behave\" for hierarchy \"signed_bit_checker:signed_bit_check\"" {  } { { "Calculator.vhd" "signed_bit_check" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_add_sub full_add_sub:full_adder_subtractor_componen A:behave " "Elaborating entity \"full_add_sub\" using architecture \"A:behave\" for hierarchy \"full_add_sub:full_adder_subtractor_componen\"" {  } { { "Calculator.vhd" "full_adder_subtractor_componen" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094008 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "signed_bit full_add_sub.vhd(12) " "VHDL Signal Declaration warning at full_add_sub.vhd(12): used explicit default value for signal \"signed_bit\" because signal was never assigned a value" {  } { { "full_add_sub.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_add_sub.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1729237094008 "|Calculator|full_add_sub:full_adder_subtractor_componen"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control full_add_sub.vhd(28) " "VHDL Process Statement warning at full_add_sub.vhd(28): inferring latch(es) for signal or variable \"control\", which holds its previous value in one or more paths through the process" {  } { { "full_add_sub.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_add_sub.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1729237094008 "|Calculator|full_add_sub:full_adder_subtractor_componen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control full_add_sub.vhd(28) " "Inferred latch for \"control\" at full_add_sub.vhd(28)" {  } { { "full_add_sub.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_add_sub.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094008 "|Calculator|full_add_sub:full_adder_subtractor_componen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_adder full_add_sub:full_adder_subtractor_componen\|full_adder:\\fas:0:fadder A:data_flow " "Elaborating entity \"full_adder\" using architecture \"A:data_flow\" for hierarchy \"full_add_sub:full_adder_subtractor_componen\|full_adder:\\fas:0:fadder\"" {  } { { "full_add_sub.vhd" "\\fas:0:fadder" { Text "D:/Documents/Quartus_files/VHDL_calculator/full_add_sub.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multiplication multiplication:multiplication_component A:behave " "Elaborating entity \"multiplication\" using architecture \"A:behave\" for hierarchy \"multiplication:multiplication_component\"" {  } { { "Calculator.vhd" "multiplication_component" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "division division:division_component A:behave " "Elaborating entity \"division\" using architecture \"A:behave\" for hierarchy \"division:division_component\"" {  } { { "Calculator.vhd" "division_component" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 79 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD_2_digit_7_seg_display BCD_2_digit_7_seg_display:convert_binary_result A:behavioral " "Elaborating entity \"BCD_2_digit_7_seg_display\" using architecture \"A:behavioral\" for hierarchy \"BCD_2_digit_7_seg_display:convert_binary_result\"" {  } { { "Calculator.vhd" "convert_binary_result" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094008 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_digit_6_overflow BCD_2_digit_7_seg_display.vhd(168) " "VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(168): signal \"int_digit_6_overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1729237094021 "|Calculator|BCD_2_digit_7_seg_display:convert_binary_result"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bdc_to_7_seg bdc_to_7_seg:seven_seg_display_1 A:data_process " "Elaborating entity \"bdc_to_7_seg\" using architecture \"A:data_process\" for hierarchy \"bdc_to_7_seg:seven_seg_display_1\"" {  } { { "Calculator.vhd" "seven_seg_display_1" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094021 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "57 " "Inferred 57 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div28\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div28" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div20\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div20" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div25\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div25" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod8\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod8" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod0\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod0" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod4\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod4" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod12\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod12" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod21\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod21" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod26\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod26" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod16\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod16" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div8\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div8" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod9\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod9" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div0\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div0" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod1\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod1" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div4\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div4" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod5\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod5" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div12\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div12" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod13\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod13" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div21\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div21" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod22\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod22" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div26\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div26" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod27\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod27" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div16\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div16" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod17\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod17" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div9\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div9" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod10\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod10" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div13\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div13" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod14\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod14" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div22\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div22" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod23\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod23" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div17\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div17" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod18\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod18" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div1\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div1" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod2\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod2" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div5\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div5" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod6\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod6" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div10\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div10" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod11\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod11" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div14\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div14" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod15\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod15" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div23\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div23" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod24\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod24" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod28\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod28" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div18\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div18" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod19\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod19" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div2\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div2" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod3\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod3" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div6\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div6" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod7\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod7" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div11\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div11" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div15\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div15" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div24\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div24" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod25\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod25" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div27\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div27" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod29\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod29" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Div19\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Div19" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_2_digit_7_seg_display:convert_binary_result\|Mod20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_2_digit_7_seg_display:convert_binary_result\|Mod20\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "Mod20" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237094433 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1729237094433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div28 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div28\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div28 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094463 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729237094463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div20 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div20\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div20 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094557 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729237094557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_7vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod8 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod8\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod8 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094636 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729237094636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4nl " "Found entity 1: lpm_divide_4nl" {  } { { "db/lpm_divide_4nl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_4nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gke " "Found entity 1: alt_u_div_gke" {  } { { "db/alt_u_div_gke.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod0\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod0 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094697 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729237094697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2nl " "Found entity 1: lpm_divide_2nl" {  } { { "db/lpm_divide_2nl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_2nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cke " "Found entity 1: alt_u_div_cke" {  } { { "db/alt_u_div_cke.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div8 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div8\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div8 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094776 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729237094776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_jtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_khe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div0\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div0 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094838 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729237094838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div9 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div9\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237094947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div9 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237094947 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729237094947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_mtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237094990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237094990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237095010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237095010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div10 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div10\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237095076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div10 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095076 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729237095076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0vl " "Found entity 1: lpm_divide_0vl" {  } { { "db/lpm_divide_0vl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_0vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237095092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237095092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237095107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237095107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eke " "Found entity 1: alt_u_div_eke" {  } { { "db/alt_u_div_eke.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_eke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237095125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237095125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div2\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237095172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div2 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095172 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729237095172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vul " "Found entity 1: lpm_divide_vul" {  } { { "db/lpm_divide_vul.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_vul.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237095204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237095204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div11 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div11\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237095218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div11 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095218 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729237095218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4vl " "Found entity 1: lpm_divide_4vl" {  } { { "db/lpm_divide_4vl.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/lpm_divide_4vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237095234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237095234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237095254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237095254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_mke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729237095268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237095268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div24 " "Elaborated megafunction instantiation \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div24\"" {  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237095282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div24 " "Instantiated megafunction \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Div24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729237095282 ""}  } { { "BCD_2_digit_7_seg_display.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/BCD_2_digit_7_seg_display.vhd" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729237095282 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729237096822 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729237096822 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_6\[2\] VCC " "Pin \"seven_seg_digit_6\[2\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729237115895 "|Calculator|seven_seg_digit_6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_6\[3\] VCC " "Pin \"seven_seg_digit_6\[3\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729237115895 "|Calculator|seven_seg_digit_6[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729237115895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729237116102 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_9_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod1\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_9_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod5\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod9\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod9\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 112 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod13\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod10\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod14\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod23\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod18\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod2\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|op_8~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod2\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod6\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|op_8~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod6\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod15\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod24\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod19\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod11\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod25\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_9_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod29\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_cke.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""} { "Info" "ISCL_SCL_CELL_NAME" "BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"BCD_2_digit_7_seg_display:convert_binary_result\|lpm_divide:Mod20\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "D:/Documents/Quartus_files/VHDL_calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1729237119266 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1729237119266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729237119869 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729237119869 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15593 " "Implemented 15593 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729237120323 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729237120323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15537 " "Implemented 15537 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729237120323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729237120323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729237120351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 14:38:40 2024 " "Processing ended: Fri Oct 18 14:38:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729237120351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729237120351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729237120351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729237120351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1729237121355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729237121355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 14:38:41 2024 " "Processing started: Fri Oct 18 14:38:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729237121355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729237121355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729237121355 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1729237121401 ""}
{ "Info" "0" "" "Project  = Calculator" {  } {  } 0 0 "Project  = Calculator" 0 0 "Fitter" 0 0 1729237121401 ""}
{ "Info" "0" "" "Revision = Calculator" {  } {  } 0 0 "Revision = Calculator" 0 0 "Fitter" 0 0 1729237121401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729237121559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729237121559 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calculator 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729237121610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729237121639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729237121639 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729237121872 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729237121872 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729237122044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729237122044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729237122044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729237122044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729237122044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729237122044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729237122044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729237122044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729237122044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729237122044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729237122044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729237122044 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729237122044 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1729237122044 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 33146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729237122062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 33148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729237122062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 33150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729237122062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 33152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729237122062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 33154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729237122062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 33156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729237122062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 33158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729237122062 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 33160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729237122062 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1729237122062 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1729237122062 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1729237122062 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1729237122062 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1729237122062 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729237122072 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1729237124197 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1729237124197 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1729237124197 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1729237124291 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1729237124291 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1729237124291 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk_i~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729237124812 ""}  } { { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 33128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729237124812 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729237125690 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729237125690 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729237125690 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729237125690 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729237125707 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1729237125711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1729237125711 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729237125713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729237125976 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1729237125991 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729237125991 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729237126750 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1729237126768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729237128089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729237129379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729237129457 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729237144372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729237144372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729237145788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1729237148812 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729237148812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1729237154892 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729237154892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729237154892 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.57 " "Total time spent on timing analysis during the Fitter is 3.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1729237155189 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729237155238 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729237156961 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729237156977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729237159231 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729237160740 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_i 3.3-V LVTTL P11 " "Pin clk_i uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk_i } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_i" } } } } { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729237161745 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "start 3.3 V Schmitt Trigger A7 " "Pin start uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { start } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start" } } } } { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729237161745 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_i 3.3 V Schmitt Trigger B8 " "Pin rst_i uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst_i } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_i" } } } } { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729237161745 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "input_switch\[0\] 3.3-V LVTTL C10 " "Pin input_switch\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { input_switch[0] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_switch\[0\]" } } } } { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729237161745 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "input_switch\[1\] 3.3-V LVTTL C11 " "Pin input_switch\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { input_switch[1] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_switch\[1\]" } } } } { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729237161745 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "input_switch\[9\] 3.3-V LVTTL F15 " "Pin input_switch\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { input_switch[9] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_switch\[9\]" } } } } { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729237161745 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "input_switch\[8\] 3.3-V LVTTL B14 " "Pin input_switch\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { input_switch[8] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_switch\[8\]" } } } } { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729237161745 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "input_switch\[7\] 3.3-V LVTTL A14 " "Pin input_switch\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { input_switch[7] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_switch\[7\]" } } } } { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729237161745 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "input_switch\[6\] 3.3-V LVTTL A13 " "Pin input_switch\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { input_switch[6] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_switch\[6\]" } } } } { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729237161745 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "input_switch\[5\] 3.3-V LVTTL B12 " "Pin input_switch\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { input_switch[5] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_switch\[5\]" } } } } { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729237161745 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "input_switch\[4\] 3.3-V LVTTL A12 " "Pin input_switch\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { input_switch[4] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_switch\[4\]" } } } } { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729237161745 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "input_switch\[3\] 3.3-V LVTTL C12 " "Pin input_switch\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { input_switch[3] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_switch\[3\]" } } } } { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729237161745 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "input_switch\[2\] 3.3-V LVTTL D12 " "Pin input_switch\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { input_switch[2] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_switch\[2\]" } } } } { "Calculator.vhd" "" { Text "D:/Documents/Quartus_files/VHDL_calculator/Calculator.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/Quartus_files/VHDL_calculator/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729237161745 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1729237161745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Quartus_files/VHDL_calculator/output_files/Calculator.fit.smsg " "Generated suppressed messages file D:/Documents/Quartus_files/VHDL_calculator/output_files/Calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729237162214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6759 " "Peak virtual memory: 6759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729237163566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 14:39:23 2024 " "Processing ended: Fri Oct 18 14:39:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729237163566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729237163566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729237163566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729237163566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1729237164478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729237164478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 14:39:24 2024 " "Processing started: Fri Oct 18 14:39:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729237164478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1729237164478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1729237164478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1729237164784 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1729237166332 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1729237166426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729237167138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 14:39:27 2024 " "Processing ended: Fri Oct 18 14:39:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729237167138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729237167138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729237167138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1729237167138 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1729237167785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1729237168149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729237168149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 14:39:27 2024 " "Processing started: Fri Oct 18 14:39:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729237168149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729237168149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculator -c Calculator " "Command: quartus_sta Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729237168149 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729237168212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729237168454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729237168454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729237168483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729237168483 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1729237168830 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1729237168986 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729237168986 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729237169033 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729237169033 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1729237169065 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729237169065 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729237169065 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729237169065 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1729237169112 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729237169128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -61.002 " "Worst-case setup slack is -61.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237169132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237169132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -61.002           -2924.155 clk_i  " "  -61.002           -2924.155 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237169132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729237169132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237169149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237169149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk_i  " "    0.340               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237169149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729237169149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729237169149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729237169149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237169149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237169149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -583.842 clk_i  " "   -3.000            -583.842 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237169149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729237169149 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729237169175 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729237169191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729237171612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729237171976 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729237172022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -55.396 " "Worst-case setup slack is -55.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -55.396           -2645.141 clk_i  " "  -55.396           -2645.141 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729237172036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk_i  " "    0.305               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729237172056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729237172056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729237172056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -583.842 clk_i  " "   -3.000            -583.842 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729237172056 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729237172086 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729237172336 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729237172351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.708 " "Worst-case setup slack is -24.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.708           -1039.144 clk_i  " "  -24.708           -1039.144 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729237172362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_i  " "    0.148               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729237172367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729237172367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729237172383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -488.075 clk_i  " "   -3.000            -488.075 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729237172383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729237172383 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729237173064 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729237173064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5059 " "Peak virtual memory: 5059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729237173135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 14:39:33 2024 " "Processing ended: Fri Oct 18 14:39:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729237173135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729237173135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729237173135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729237173135 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus Prime Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729237173817 ""}
