# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_4.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_4.gen/sources_1/bd/design_1/ipshared/a317/hdl" --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../project_4.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../project_4.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
