git clone --depth 1 --no-tags https://github.com/soheil647/FPGA_Design_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231237695
git clone --depth 1 --no-tags https://github.com/wifiber/PCEHD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231679026
git clone --depth 1 --no-tags https://github.com/nguyenthienviet/16-QAM-verilog-based-transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228518906
git clone --depth 1 --no-tags https://github.com/muhammedkamal/DMA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228258220
git clone --depth 1 --no-tags https://github.com/Akgop/ALU-DMAC-Digital-Circuit-2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227060592
git clone --depth 1 --no-tags https://github.com/TheProgrammerIncarnate/AY-3-8500-MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231691181
git clone --depth 1 --no-tags https://github.com/ahhuhtal/gbvga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225940415
git clone --depth 1 --no-tags https://github.com/mgwang37/PRBS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230050337
git clone --depth 1 --no-tags https://github.com/cpu-dev/jacaranda-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231734642
git clone --depth 1 --no-tags https://github.com/Ahish9009/VGA-Card.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230578423
git clone --depth 1 --no-tags https://github.com/jrs322/Floating-Point-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225744977
git clone --depth 1 --no-tags https://github.com/chriscamacho/YAZSOF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225219054
git clone --depth 1 --no-tags https://github.com/goran-mahovlic/GPDI_mirror.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231791148
git clone --depth 1 --no-tags https://github.com/ivanlim123/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230467202
git clone --depth 1 --no-tags https://github.com/3rd-year-CSE-20/DMA_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227219065
git clone --depth 1 --no-tags https://github.com/Uestc-yangbo/LCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229505376
git clone --depth 1 --no-tags https://github.com/neurorulez/UnamigaCyclone5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228039526
git clone --depth 1 --no-tags https://github.com/marcov/fpga-io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225210356
git clone --depth 1 --no-tags https://github.com/iAtlantis/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229765751
git clone --depth 1 --no-tags https://github.com/rschlaikjer/fpga-tutorial-0-basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227936432
git clone --depth 1 --no-tags https://github.com/MrX-8B/MiSTer-Arcade-Flicky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227969240
git clone --depth 1 --no-tags https://github.com/aquaxis/aq_axis_djpeg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225975860
git clone --depth 1 --no-tags https://github.com/Husaimawx/DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231618236
git clone --depth 1 --no-tags https://github.com/shyamkalariya56/Router-1-3-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230851992
git clone --depth 1 --no-tags https://github.com/CatherineMeng/PPO_2CU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231461220
git clone --depth 1 --no-tags https://github.com/bigdot123456/SDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228306285
git clone --depth 1 --no-tags https://github.com/LemonAndRabbit/FPGA_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229268773
git clone --depth 1 --no-tags https://github.com/BiliouriV/VGA-Driver-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226708128
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-ATetris_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227202614
git clone --depth 1 --no-tags https://github.com/3rd-year-CSE-20/DMA_with_PCI_arbitration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229490692
git clone --depth 1 --no-tags https://github.com/learn-by-consciousness/single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225364487
git clone --depth 1 --no-tags https://github.com/akommini/Network-on-Chip-Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226428288
git clone --depth 1 --no-tags https://github.com/Uestc-yangbo/DCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227150097
git clone --depth 1 --no-tags https://github.com/hveit01/amd_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225366395
git clone --depth 1 --no-tags https://github.com/XavierAudier/tlast_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227175585
git clone --depth 1 --no-tags https://github.com/zhaoshenglong/Digital_Unit_Design_Fall_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226536620
git clone --depth 1 --no-tags https://github.com/krishnakanthkm/Design-of-Spread-Spectrum-Correlator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228139906
git clone --depth 1 --no-tags https://github.com/lathanasiadis/VGA-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226405728
git clone --depth 1 --no-tags https://github.com/Dinngger/hdl_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229447820
git clone --depth 1 --no-tags https://github.com/mortezashojaei/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229558354
git clone --depth 1 --no-tags https://github.com/boyoffreedom/verilog_tools_script.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228347540
git clone --depth 1 --no-tags https://github.com/BiliouriV/UART-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226699357
git clone --depth 1 --no-tags https://github.com/mengstr/PDP8-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228362889
git clone --depth 1 --no-tags https://github.com/AbelTefera/FPGA_Arcade.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227890340
git clone --depth 1 --no-tags https://github.com/ArrowElectronics/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229079825
git clone --depth 1 --no-tags https://github.com/ang830715/XJTU-MIPS_multi-cycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227569866
git clone --depth 1 --no-tags https://github.com/cobanior/INSIGHT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225290063
git clone --depth 1 --no-tags https://github.com/WalterSumbon/LC-3-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228129563
git clone --depth 1 --no-tags https://github.com/night-gale/dd_project_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226878229
git clone --depth 1 --no-tags https://github.com/makifozkanoglu/MNIST_CNN_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230319481
git clone --depth 1 --no-tags https://github.com/Kingtous/OpenMIPS-SRLV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229170226
git clone --depth 1 --no-tags https://github.com/daytonflores/Portable-AES-In-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227526744
git clone --depth 1 --no-tags https://github.com/andrsmllr/libhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230904287
git clone --depth 1 --no-tags https://github.com/sidarthshahri/Computer-Architecture-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227041177
git clone --depth 1 --no-tags https://github.com/rrika/exdc-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231469602
git clone --depth 1 --no-tags https://github.com/Headnerd9798/6863_Final_Report.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228891569
git clone --depth 1 --no-tags https://github.com/hi631/FPGA_HITAC10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229763753
git clone --depth 1 --no-tags https://github.com/ByronHsu/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227541403
git clone --depth 1 --no-tags https://github.com/keatenstokke/FloatingPointLibrary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225449219
git clone --depth 1 --no-tags https://github.com/cloudree/RetroCon_Mod512KRam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229570419
git clone --depth 1 --no-tags https://github.com/lkmidas/Simple-door-lock-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230118830
git clone --depth 1 --no-tags https://github.com/Reach666/MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225365155
git clone --depth 1 --no-tags https://github.com/ZhangYizhao/BUAA_MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230954818
git clone --depth 1 --no-tags https://github.com/1sand0s/SSP-Master-and-Slave-Verilog-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226282796
git clone --depth 1 --no-tags https://github.com/agarwal-220196/Single-Cycle-MIPS-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227994379
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-RushnAttack_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227918125
git clone --depth 1 --no-tags https://github.com/aniket0511/Random-Number-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228384755
git clone --depth 1 --no-tags https://github.com/jamespotato/FPGA_project-Basys3-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229675680
git clone --depth 1 --no-tags https://github.com/timlindquist/iCEstick-logic-analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231647520
git clone --depth 1 --no-tags https://github.com/YajanaRao/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229381024
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-FoodFight_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227208335
git clone --depth 1 --no-tags https://github.com/xeniter/bml_usb3_ft600.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228167366
git clone --depth 1 --no-tags https://github.com/chris98122/verilog_vga_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231191307
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-SolomonsKey_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227204359
git clone --depth 1 --no-tags https://github.com/Mrcuve0/TFT-RI5CY-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231080893
git clone --depth 1 --no-tags https://github.com/Kobikan/Chess_Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231335547
git clone --depth 1 --no-tags https://github.com/emmaee2/FPGA-Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229342266
git clone --depth 1 --no-tags https://github.com/naviatolin/Jumping-Dino-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225210008
git clone --depth 1 --no-tags https://github.com/dkorobkov/sync_from_gps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225471154
git clone --depth 1 --no-tags https://github.com/LEE-JAE-HYUN179/single_cycle_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229524608
git clone --depth 1 --no-tags https://github.com/vedantprajapati/ECE241---Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229651759
git clone --depth 1 --no-tags https://github.com/brianworts/LEGv8_SingleCycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228924265
git clone --depth 1 --no-tags https://github.com/LJP-TW/FPGAGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228421849
git clone --depth 1 --no-tags https://github.com/zhangcheng223/Communication-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231166590
git clone --depth 1 --no-tags https://github.com/BiliouriV/-7-Segments-Indication-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226694995
git clone --depth 1 --no-tags https://github.com/54mb/VHDL-Donkey-Kong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225992728
git clone --depth 1 --no-tags https://github.com/bjonnh/fomu-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230368119
git clone --depth 1 --no-tags https://github.com/garodimb/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229278294
git clone --depth 1 --no-tags https://github.com/aquaxis/aq_axis_t32f64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225552566
git clone --depth 1 --no-tags https://github.com/andrsmllr/icebreaker_devbrd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226650570
git clone --depth 1 --no-tags https://github.com/Robin-Lai-YY/CPEN-211-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229353383
git clone --depth 1 --no-tags https://github.com/TENCAT/FPGA-Synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225308859
git clone --depth 1 --no-tags https://github.com/davidhoo1988/rollo-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225372492
git clone --depth 1 --no-tags https://github.com/kser000/CA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225133023
git clone --depth 1 --no-tags https://github.com/kamiry/FPGA-project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225517403
git clone --depth 1 --no-tags https://github.com/aquaxis/aq_axi_sigcap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225620736
git clone --depth 1 --no-tags https://github.com/KaoutherElhamdi/Spaceinvaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226954711
