

================================================================
== Vivado HLS Report for 'convolver_vector_top_accel'
================================================================
* Date:           Sat Dec 18 21:24:46 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_project_convolver_vector_3_8
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    11.231|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_do_all_fu_448  |do_all  |    1|    1|    1|    1|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     482|   5379|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|       3|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     485|   5394|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+------+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------+--------+---------+-------+-----+------+
    |grp_do_all_fu_448  |do_all  |        0|      0|  482|  5379|
    +-------------------+--------+---------+-------+-----+------+
    |Total              |        |        0|      0|  482|  5379|
    +-------------------+--------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                       |  2|   0|    2|          0|
    |grp_do_all_fu_448_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           |  3|   0|    3|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | convolver_vector_top_accel | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | convolver_vector_top_accel | return value |
|ap_start             |  in |    1| ap_ctrl_hs | convolver_vector_top_accel | return value |
|ap_done              | out |    1| ap_ctrl_hs | convolver_vector_top_accel | return value |
|ap_idle              | out |    1| ap_ctrl_hs | convolver_vector_top_accel | return value |
|ap_ready             | out |    1| ap_ctrl_hs | convolver_vector_top_accel | return value |
|input_0_0_V          |  in |    8|   ap_none  |         input_0_0_V        |    pointer   |
|input_0_1_V          |  in |    8|   ap_none  |         input_0_1_V        |    pointer   |
|input_0_2_V          |  in |    8|   ap_none  |         input_0_2_V        |    pointer   |
|input_0_3_V          |  in |    8|   ap_none  |         input_0_3_V        |    pointer   |
|input_1_0_V          |  in |    8|   ap_none  |         input_1_0_V        |    pointer   |
|input_1_1_V          |  in |    8|   ap_none  |         input_1_1_V        |    pointer   |
|input_1_2_V          |  in |    8|   ap_none  |         input_1_2_V        |    pointer   |
|input_1_3_V          |  in |    8|   ap_none  |         input_1_3_V        |    pointer   |
|input_2_0_V          |  in |    8|   ap_none  |         input_2_0_V        |    pointer   |
|input_2_1_V          |  in |    8|   ap_none  |         input_2_1_V        |    pointer   |
|input_2_2_V          |  in |    8|   ap_none  |         input_2_2_V        |    pointer   |
|input_2_3_V          |  in |    8|   ap_none  |         input_2_3_V        |    pointer   |
|input_3_0_V          |  in |    8|   ap_none  |         input_3_0_V        |    pointer   |
|input_3_1_V          |  in |    8|   ap_none  |         input_3_1_V        |    pointer   |
|input_3_2_V          |  in |    8|   ap_none  |         input_3_2_V        |    pointer   |
|input_3_3_V          |  in |    8|   ap_none  |         input_3_3_V        |    pointer   |
|input_4_0_V          |  in |    8|   ap_none  |         input_4_0_V        |    pointer   |
|input_4_1_V          |  in |    8|   ap_none  |         input_4_1_V        |    pointer   |
|input_4_2_V          |  in |    8|   ap_none  |         input_4_2_V        |    pointer   |
|input_4_3_V          |  in |    8|   ap_none  |         input_4_3_V        |    pointer   |
|input_5_0_V          |  in |    8|   ap_none  |         input_5_0_V        |    pointer   |
|input_5_1_V          |  in |    8|   ap_none  |         input_5_1_V        |    pointer   |
|input_5_2_V          |  in |    8|   ap_none  |         input_5_2_V        |    pointer   |
|input_5_3_V          |  in |    8|   ap_none  |         input_5_3_V        |    pointer   |
|input_6_0_V          |  in |    8|   ap_none  |         input_6_0_V        |    pointer   |
|input_6_1_V          |  in |    8|   ap_none  |         input_6_1_V        |    pointer   |
|input_6_2_V          |  in |    8|   ap_none  |         input_6_2_V        |    pointer   |
|input_6_3_V          |  in |    8|   ap_none  |         input_6_3_V        |    pointer   |
|input_7_0_V          |  in |    8|   ap_none  |         input_7_0_V        |    pointer   |
|input_7_1_V          |  in |    8|   ap_none  |         input_7_1_V        |    pointer   |
|input_7_2_V          |  in |    8|   ap_none  |         input_7_2_V        |    pointer   |
|input_7_3_V          |  in |    8|   ap_none  |         input_7_3_V        |    pointer   |
|kernel_0_0_V         |  in |    8|   ap_none  |        kernel_0_0_V        |    pointer   |
|kernel_0_1_V         |  in |    8|   ap_none  |        kernel_0_1_V        |    pointer   |
|kernel_0_2_V         |  in |    8|   ap_none  |        kernel_0_2_V        |    pointer   |
|kernel_1_0_V         |  in |    8|   ap_none  |        kernel_1_0_V        |    pointer   |
|kernel_1_1_V         |  in |    8|   ap_none  |        kernel_1_1_V        |    pointer   |
|kernel_1_2_V         |  in |    8|   ap_none  |        kernel_1_2_V        |    pointer   |
|kernel_2_0_V         |  in |    8|   ap_none  |        kernel_2_0_V        |    pointer   |
|kernel_2_1_V         |  in |    8|   ap_none  |        kernel_2_1_V        |    pointer   |
|kernel_2_2_V         |  in |    8|   ap_none  |        kernel_2_2_V        |    pointer   |
|output_0_0_V         | out |    8|   ap_vld   |        output_0_0_V        |    pointer   |
|output_0_0_V_ap_vld  | out |    1|   ap_vld   |        output_0_0_V        |    pointer   |
|output_0_1_V         | out |    8|   ap_vld   |        output_0_1_V        |    pointer   |
|output_0_1_V_ap_vld  | out |    1|   ap_vld   |        output_0_1_V        |    pointer   |
|output_1_0_V         | out |    8|   ap_vld   |        output_1_0_V        |    pointer   |
|output_1_0_V_ap_vld  | out |    1|   ap_vld   |        output_1_0_V        |    pointer   |
|output_1_1_V         | out |    8|   ap_vld   |        output_1_1_V        |    pointer   |
|output_1_1_V_ap_vld  | out |    1|   ap_vld   |        output_1_1_V        |    pointer   |
|output_2_0_V         | out |    8|   ap_vld   |        output_2_0_V        |    pointer   |
|output_2_0_V_ap_vld  | out |    1|   ap_vld   |        output_2_0_V        |    pointer   |
|output_2_1_V         | out |    8|   ap_vld   |        output_2_1_V        |    pointer   |
|output_2_1_V_ap_vld  | out |    1|   ap_vld   |        output_2_1_V        |    pointer   |
|output_3_0_V         | out |    8|   ap_vld   |        output_3_0_V        |    pointer   |
|output_3_0_V_ap_vld  | out |    1|   ap_vld   |        output_3_0_V        |    pointer   |
|output_3_1_V         | out |    8|   ap_vld   |        output_3_1_V        |    pointer   |
|output_3_1_V_ap_vld  | out |    1|   ap_vld   |        output_3_1_V        |    pointer   |
|output_4_0_V         | out |    8|   ap_vld   |        output_4_0_V        |    pointer   |
|output_4_0_V_ap_vld  | out |    1|   ap_vld   |        output_4_0_V        |    pointer   |
|output_4_1_V         | out |    8|   ap_vld   |        output_4_1_V        |    pointer   |
|output_4_1_V_ap_vld  | out |    1|   ap_vld   |        output_4_1_V        |    pointer   |
|output_5_0_V         | out |    8|   ap_vld   |        output_5_0_V        |    pointer   |
|output_5_0_V_ap_vld  | out |    1|   ap_vld   |        output_5_0_V        |    pointer   |
|output_5_1_V         | out |    8|   ap_vld   |        output_5_1_V        |    pointer   |
|output_5_1_V_ap_vld  | out |    1|   ap_vld   |        output_5_1_V        |    pointer   |
+---------------------+-----+-----+------------+----------------------------+--------------+

