// Seed: 2790791937
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    inout id_5,
    input logic id_6,
    output logic id_7
);
  assign id_5 = id_6;
  logic id_8;
  type_19(
      1'b0, id_5 == id_0, id_4, 1, 1
  );
  assign id_7 = id_6;
  reg id_9;
  assign id_7 = 1;
  logic id_10;
  assign id_5 = id_3;
  always @* id_10 = id_5;
  reg id_11;
  always @(posedge id_2)
    if (id_10)
      if (1) begin
        SystemTFIdentifier(id_5 + 1, 1);
        @(posedge 1);
        if (id_3) begin
          id_9 <= 1;
        end
      end
  assign id_9 = id_11;
  assign id_5 = 1'b0;
endmodule
