// Seed: 266991096
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire  id_2,
    input wand  id_3
);
  assign module_1.id_0 = 0;
  module_2 modCall_1 (id_2);
  assign id_5 = 1'b0;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input supply1 id_2
);
  wire id_4, id_5;
  initial id_4 = id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign id_4 = {1'b0, (id_4) - 1, 1};
endmodule
module module_2 (
    input uwire id_0
);
  wire id_2;
  wire id_3, id_4;
  wire id_5;
endmodule
