//
// Generated by LLVM NVPTX Back-End
//

.version 8.3
.target sm_86
.address_size 64

	// .globl	triton_

.visible .entry triton_(
	.param .u64 triton__param_0,
	.param .u64 triton__param_1,
	.param .u64 triton__param_2,
	.param .u64 triton__param_3,
	.param .u64 triton__param_4,
	.param .u32 triton__param_5
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<23>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<32>;
	.loc	1 18 0
$L__func_begin0:
	.loc	1 18 0

	ld.param.u64 	%rd11, [triton__param_0];
	ld.param.u64 	%rd12, [triton__param_1];
$L__tmp0:
	.loc	1 19 28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 19 33
	shl.b32 	%r20, %r1, 9;
	ld.param.u64 	%rd13, [triton__param_2];
	ld.param.u64 	%rd14, [triton__param_3];
	.loc	1 20 36
	mov.u32 	%r21, %tid.x;
	shl.b32 	%r22, %r21, 1;
	ld.param.u64 	%rd15, [triton__param_4];
	and.b32  	%r23, %r22, 510;
	ld.param.u32 	%r24, [triton__param_5];
	.loc	1 20 23
	or.b32  	%r25, %r20, %r23;
	or.b32  	%r26, %r25, 1;
	.loc	1 21 21
	setp.lt.s32 	%p17, %r25, %r24;
	setp.lt.s32 	%p18, %r26, %r24;
	.loc	1 23 20
	mul.hi.s32 	%r28, %r25, -423447479;
	mad.lo.s32 	%r29, %r25, 1, %r28;
	shr.u32 	%r30, %r29, 31;
	shr.s32 	%r31, %r29, 9;
	add.s32 	%r32, %r31, %r30;
	mul.lo.s32 	%r33, %r32, 568;
	sub.s32 	%r34, %r25, %r33;
	.loc	1 22 18
	mul.hi.s32 	%r35, %r26, -423447479;
	mad.lo.s32 	%r36, %r26, 1, %r35;
	shr.u32 	%r37, %r36, 31;
	shr.s32 	%r38, %r36, 9;
	add.s32 	%r39, %r38, %r37;
	mul.lo.s32 	%r40, %r39, 568;
	sub.s32 	%r41, %r26, %r40;
	.loc	1 29 18
	setp.lt.s32 	%p19, %r34, 204;
	.loc	1 30 35
	mul.lo.s32 	%r42, %r32, 204;
	.loc	1 30 41
	add.s32 	%r43, %r42, %r34;
	add.s32 	%r44, %r42, %r41;
	.loc	1 30 30
	mul.wide.s32 	%rd16, %r43, 4;
	add.s64 	%rd1, %rd11, %rd16;
	mul.wide.s32 	%rd17, %r44, 4;
	add.s64 	%rd2, %rd11, %rd17;
	.loc	1 30 53
	and.pred  	%p1, %p17, %p19;
	and.pred  	%p3, %p18, %p19;
	mov.b32 	%r3, 0;
	.loc	1 30 46
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r3;
	// end inline asm
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	@!%p3 mov.u32 %r4, %r3;
	// end inline asm
	.loc	1 34 18
	add.s32 	%r45, %r34, -204;
	setp.lt.u32 	%p20, %r45, 16;
	.loc	1 35 35
	shl.b32 	%r46, %r32, 4;
	.loc	1 35 31
	cvt.s64.s32 	%rd18, %r46;
	cvt.s64.s32 	%rd19, %r34;
	add.s64 	%rd20, %rd18, %rd19;
	shl.b64 	%rd21, %rd20, 2;
	add.s64 	%rd22, %rd12, %rd21;
	add.s64 	%rd3, %rd22, -816;
	cvt.s64.s32 	%rd23, %r41;
	add.s64 	%rd24, %rd23, %rd18;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd26, %rd12, %rd25;
	add.s64 	%rd4, %rd26, -816;
	.loc	1 35 64
	and.pred  	%p5, %p17, %p20;
	and.pred  	%p7, %p18, %p20;
	.loc	1 35 57
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r6 }, [ %rd3 + 0 ];
	@!%p5 mov.u32 %r6, %r3;
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r8 }, [ %rd4 + 0 ];
	@!%p7 mov.u32 %r8, %r3;
	// end inline asm
	.loc	1 39 20
	add.s32 	%r47, %r34, -220;
	setp.lt.u32 	%p21, %r47, 176;
	.loc	1 40 37
	mul.lo.s32 	%r48, %r32, 1872;
	.loc	1 40 44
	add.s32 	%r49, %r48, %r47;
	.loc	1 40 53
	mad.lo.s32 	%r50, %r32, 1668, %r44;
	.loc	1 40 44
	add.s32 	%r51, %r50, -220;
	.loc	1 40 31
	mul.wide.s32 	%rd27, %r49, 4;
	add.s64 	%rd5, %rd13, %rd27;
	mul.wide.s32 	%rd28, %r51, 4;
	add.s64 	%rd6, %rd13, %rd28;
	.loc	1 40 67
	and.pred  	%p9, %p17, %p21;
	and.pred  	%p11, %p18, %p21;
	.loc	1 40 59
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r10 }, [ %rd5 + 0 ];
	@!%p9 mov.u32 %r10, %r3;
	// end inline asm
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r12 }, [ %rd6 + 0 ];
	@!%p11 mov.u32 %r12, %r3;
	// end inline asm
	.loc	1 41 20
	setp.gt.s32 	%p22, %r34, 395;
	.loc	1 44 53
	add.s32 	%r52, %r48, -396;
	.loc	1 44 44
	add.s32 	%r53, %r52, %r34;
	add.s32 	%r54, %r52, %r41;
	.loc	1 44 31
	mul.wide.s32 	%rd29, %r53, 4;
	add.s64 	%rd7, %rd14, %rd29;
	mul.wide.s32 	%rd30, %r54, 4;
	add.s64 	%rd8, %rd14, %rd30;
	.loc	1 44 67
	and.pred  	%p13, %p17, %p22;
	and.pred  	%p15, %p18, %p22;
	.loc	1 44 59
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p13 ld.global.L1::evict_last.b32 { %r14 }, [ %rd7 + 0 ];
	@!%p13 mov.u32 %r14, %r3;
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p15 ld.global.L1::evict_last.b32 { %r16 }, [ %rd8 + 0 ];
	@!%p15 mov.u32 %r16, %r3;
	// end inline asm
	.loc	1 45 35
	selp.b32 	%r55, %r10, %r14, %p21;
	selp.b32 	%r56, %r12, %r16, %p21;
	.loc	1 46 34
	selp.b32 	%r57, %r6, %r55, %p20;
	selp.b32 	%r58, %r8, %r56, %p20;
	.loc	1 47 33
	selp.b32 	%r18, %r2, %r57, %p19;
	selp.b32 	%r19, %r4, %r58, %p19;
	.loc	1 48 25
	mul.wide.s32 	%rd31, %r25, 4;
	add.s64 	%rd9, %rd15, %rd31;
	add.s64 	%rd10, %rd9, 4;
	.loc	1 48 37
	// begin inline asm
	@%p17 st.global.b32 [ %rd9 + 0 ], { %r18 };
	// end inline asm
	// begin inline asm
	@%p18 st.global.b32 [ %rd10 + 0 ], { %r19 };
	// end inline asm
	.loc	1 48 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/home/admin/zy429782/fx_experiments/torch_aot_tool/dynamicLib_7622_gpu_torch260/ql/cqlgpp5cpaskarye2xch272l53vinlaolekwkjuj3okjcfyxzy6b.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 0
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 176
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 113
.b8 108
.b8 103
.b8 112
.b8 112
.b8 53
.b8 99
.b8 112
.b8 97
.b8 115
.b8 107
.b8 97
.b8 114
.b8 121
.b8 101
.b8 50
.b8 120
.b8 99
.b8 104
.b8 50
.b8 55
.b8 50
.b8 108
.b8 53
.b8 51
.b8 118
.b8 105
.b8 110
.b8 108
.b8 97
.b8 111
.b8 108
.b8 101
.b8 107
.b8 119
.b8 107
.b8 106
.b8 117
.b8 106
.b8 51
.b8 111
.b8 107
.b8 106
.b8 99
.b8 102
.b8 121
.b8 120
.b8 122
.b8 121
.b8 54
.b8 98
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 104
.b8 111
.b8 109
.b8 101
.b8 47
.b8 97
.b8 100
.b8 109
.b8 105
.b8 110
.b8 47
.b8 122
.b8 121
.b8 52
.b8 50
.b8 57
.b8 55
.b8 56
.b8 50
.b8 47
.b8 102
.b8 120
.b8 95
.b8 101
.b8 120
.b8 112
.b8 101
.b8 114
.b8 105
.b8 109
.b8 101
.b8 110
.b8 116
.b8 115
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 95
.b8 97
.b8 111
.b8 116
.b8 95
.b8 116
.b8 111
.b8 111
.b8 108
.b8 47
.b8 100
.b8 121
.b8 110
.b8 97
.b8 109
.b8 105
.b8 99
.b8 76
.b8 105
.b8 98
.b8 95
.b8 55
.b8 54
.b8 50
.b8 50
.b8 95
.b8 103
.b8 112
.b8 117
.b8 95
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 50
.b8 54
.b8 48
.b8 47
.b8 113
.b8 108
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
	}
	.section	.debug_loc	{	}
