library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
 
entity accumulator is
port(clk, reset : in std_logic;
Din : in std_logic_vector(15 downto 0);
Q : out std_logic_vector(15 downto 0));
end accumulator;
architecture bhv of accumulator is
signal tmp: std_logic_vector(15 downto 0);
begin
process (clk, reset)
begin
if (reset='1') then
tmp <= "0000000000000000";
elsif rising_edge(clk) then
tmp <= tmp + Din;
end if;
end process;
Q <= tmp;
end bhv;