Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 13 18:30:44 2025
| Host         : Rycomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_usb_hdmi_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree      1           
TIMING-6   Critical Warning  No common primary clock between related clocks          2           
TIMING-7   Critical Warning  No common node between related clocks                   2           
TIMING-17  Critical Warning  Non-clocked sequential cell                             32          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin               1           
DPIR-1     Warning           Asynchronous driver check                               20          
LUTAR-1    Warning           LUT drives async reset alert                            4           
TIMING-9   Warning           Unknown CDC Logic                                       1           
TIMING-18  Warning           Missing input or output delay                           3           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: mb_block_hdmi/hdmi_text_controller_0/inst/vga/vs_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.296        0.000                      0                 6809        0.045        0.000                      0                 6809        3.000        0.000                       0                  2268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                           ------------         ----------      --------------
clk_100                                                         {0.000 5.000}        10.000          100.000         
  clk_out1_mb_block_clk_wiz_1_0_1                               {0.000 5.000}        10.000          100.000         
  clkfbout_mb_block_clk_wiz_1_0_1                               {0.000 5.000}        10.000          100.000         
mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1_1                                          {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_1_1                                          {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_1_1                                          {0.000 5.000}        10.000          100.000         
mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK     {0.000 16.666}       33.333          30.000          
mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE   {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_mb_block_clk_wiz_1_0_1                                     1.689        0.000                      0                 6279        0.045        0.000                      0                 6279        3.750        0.000                       0                  1827  
  clkfbout_mb_block_clk_wiz_1_0_1                                                                                                                                                                                 7.845        0.000                       0                     3  
mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1                                               31.861        0.000                      0                  178        0.179        0.000                      0                  178       19.020        0.000                       0                   148  
  clk_out2_clk_wiz_1_1                                                                                                                                                                                            5.845        0.000                       0                    10  
  clkfbout_clk_wiz_1_1                                                                                                                                                                                            7.845        0.000                       0                     3  
mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          14.006        0.000                      0                  222        0.139        0.000                      0                  222       15.686        0.000                       0                   234  
mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        10.491        0.000                      0                   47        0.262        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1_1             clk_out1_mb_block_clk_wiz_1_0_1        0.296        0.000                      0                   21        1.780        0.000                      0                   21  
clk_out1_mb_block_clk_wiz_1_0_1  clk_out1_clk_wiz_1_1                   2.073        0.000                      0                   20        0.283        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_mb_block_clk_wiz_1_0_1  clk_out1_clk_wiz_1_1                   4.641        0.000                      0                   64        0.490        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                     From Clock                                                     To Clock                                                     
----------                                                     ----------                                                     --------                                                     
(none)                                                                                                                        clk_out1_mb_block_clk_wiz_1_0_1                                
(none)                                                         clk_out1_mb_block_clk_wiz_1_0_1                                clk_out1_mb_block_clk_wiz_1_0_1                                
(none)                                                         mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_mb_block_clk_wiz_1_0_1                                
(none)                                                         mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_mb_block_clk_wiz_1_0_1                                
(none)                                                                                                                        mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                         clk_out1_mb_block_clk_wiz_1_0_1                                mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                         mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                        mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                         clk_out1_mb_block_clk_wiz_1_0_1                                mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                         mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_out1_mb_block_clk_wiz_1_0_1                                   
(none)                           clk_out2_clk_wiz_1_1                                              
(none)                           clkfbout_clk_wiz_1_1                                              
(none)                           clkfbout_mb_block_clk_wiz_1_0_1                                   
(none)                                                            clk_out1_clk_wiz_1_1             
(none)                                                            clk_out1_mb_block_clk_wiz_1_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 1.740ns (22.869%)  route 5.869ns (77.131%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.549    -0.980    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X44Y26         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=60, routed)          1.726     1.203    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     1.327 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.327    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.725 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.725    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.839    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.953    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.188 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=35, routed)          1.300     3.488    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y28         LUT3 (Prop_lut3_I1_O)        0.299     3.787 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.842     6.629    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y10         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.486     8.475    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.957    
                         clock uncertainty           -0.074     8.884    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.318    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 2.173ns (26.666%)  route 5.976ns (73.334%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.552    -0.977    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X15Y22         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=14, routed)          1.446     0.926    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Op1_Logic
    SLICE_X45Y23         LUT4 (Prop_lut4_I2_O)        0.124     1.050 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__92/O
                         net (fo=1, routed)           0.000     1.050    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.The_Compare[2].sel_reg_1
    SLICE_X45Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.586 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           1.007     2.593    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X50Y22         LUT6 (Prop_lut6_I2_O)        0.313     2.906 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.306     3.212    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[2][5]
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.124     3.336 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[5]_INST_0/O
                         net (fo=1, routed)           0.306     3.642    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[31].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X49Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.766 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[31].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__77/O
                         net (fo=1, routed)           0.667     4.433    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.No_PCMP_Long.shift_logic_result_i_lut_2/Using_FPGA.Native_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.557 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.No_PCMP_Long.shift_logic_result_i_lut_2/Using_FPGA.Native/O
                         net (fo=1, routed)           1.055     5.612    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X15Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.736 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.890     6.626    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124     6.750 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_3__7/O
                         net (fo=1, routed)           0.298     7.049    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Using_FPGA.Native_0
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.124     7.173 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Using_FPGA.Native_i_1__57/O
                         net (fo=1, routed)           0.000     7.173    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/D_0
    SLICE_X35Y22         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.430     8.419    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X35Y22         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.562     8.981    
                         clock uncertainty           -0.074     8.908    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.031     8.939    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.473ns  (logic 1.626ns (21.759%)  route 5.847ns (78.241%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.549    -0.980    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X44Y26         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=60, routed)          1.726     1.203    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     1.327 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.327    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.725 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.725    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.839    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     2.074 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=35, routed)          1.261     3.335    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y26         LUT3 (Prop_lut3_I1_O)        0.299     3.634 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.859     6.493    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y11         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.485     8.474    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.956    
                         clock uncertainty           -0.074     8.883    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.317    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 1.536ns (20.682%)  route 5.891ns (79.318%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.549    -0.980    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X44Y26         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=60, routed)          1.726     1.203    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     1.327 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.327    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.725 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.725    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.981 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=35, routed)          1.288     3.268    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.302     3.570 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.877     6.447    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y11         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.485     8.474    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.956    
                         clock uncertainty           -0.074     8.883    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.317    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 3.069ns (40.506%)  route 4.508ns (59.494%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 8.420 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.612    -0.917    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.537 r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           1.930     3.467    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[14]
    SLICE_X32Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.591 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__9/O
                         net (fo=1, routed)           0.159     3.750    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__9_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.874 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__44/O
                         net (fo=1, routed)           0.633     4.507    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X40Y25         LUT5 (Prop_lut5_I2_O)        0.124     4.631 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.544     5.175    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X39Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.299 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__37/O
                         net (fo=1, routed)           0.737     6.036    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_0
    SLICE_X47Y25         LUT3 (Prop_lut3_I2_O)        0.119     6.155 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_i_1__51/O
                         net (fo=1, routed)           0.505     6.660    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/D_6
    SLICE_X47Y24         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.431     8.420    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X47Y24         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.490     8.910    
                         clock uncertainty           -0.074     8.837    
    SLICE_X47Y24         FDRE (Setup_fdre_C_D)       -0.289     8.548    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.548    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 1.895ns (26.598%)  route 5.230ns (73.402%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.545    -0.984    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X36Y25         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.565 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           1.231     0.666    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[27]
    SLICE_X44Y22         LUT6 (Prop_lut6_I2_O)        0.296     0.962 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.962    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.512 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.512    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.626 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.626    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.783 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=48, routed)          1.417     3.200    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/jump
    SLICE_X33Y27         LUT3 (Prop_lut3_I2_O)        0.359     3.559 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.582     6.141    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y10         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.486     8.475    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.957    
                         clock uncertainty           -0.074     8.884    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.798     8.086    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 1.867ns (26.166%)  route 5.268ns (73.834%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.549    -0.980    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X44Y26         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=60, routed)          1.726     1.203    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     1.327 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.327    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.725 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.725    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.839    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.953 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.953    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.282 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          1.145     3.427    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.332     3.759 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.397     6.156    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y11         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.485     8.474    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.956    
                         clock uncertainty           -0.074     8.883    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774     8.109    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 3.074ns (39.346%)  route 4.739ns (60.654%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 8.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.600    -0.928    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.526 r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.520     4.046    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Data_Read[17]
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.170 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_1__111/O
                         net (fo=2, routed)           0.631     4.801    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_1[1]
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.925 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__110/O
                         net (fo=1, routed)           0.660     5.584    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.124     5.708 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.466     6.174    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X43Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.298 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__42/O
                         net (fo=1, routed)           0.462     6.760    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Using_FPGA.Native_0
    SLICE_X44Y26         LUT3 (Prop_lut3_I2_O)        0.124     6.884 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Using_FPGA.Native_i_1__56/O
                         net (fo=1, routed)           0.000     6.884    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/D_1
    SLICE_X44Y26         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.433     8.422    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X44Y26         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.482     8.904    
                         clock uncertainty           -0.074     8.831    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.031     8.862    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.950ns (37.803%)  route 4.854ns (62.197%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.600    -0.928    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.526 r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.520     4.046    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Data_Read[17]
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.170 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_1__111/O
                         net (fo=2, routed)           0.631     4.801    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_1[1]
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.925 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__110/O
                         net (fo=1, routed)           0.660     5.584    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.124     5.708 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.043     6.751    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.875 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     6.875    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X43Y25         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.430     8.419    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X43Y25         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.482     8.901    
                         clock uncertainty           -0.074     8.828    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.029     8.857    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 1.727ns (23.626%)  route 5.583ns (76.374%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.549    -0.980    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X44Y26         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.524 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=60, routed)          1.726     1.203    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     1.327 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.327    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.725 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.725    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.839 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.839    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.168 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          1.384     3.552    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y27         LUT3 (Prop_lut3_I1_O)        0.306     3.858 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.472     6.330    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y11         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.485     8.474    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.956    
                         clock uncertainty           -0.074     8.883    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.317    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  1.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_addra_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.189ns (43.053%)  route 0.250ns (56.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.561    -0.638    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X41Y11         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=3, routed)           0.250    -0.247    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awaddr_1[4]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.048    -0.199 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_addra[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_addra[4]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_addra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.829    -0.878    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X34Y11         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_addra_reg[4]/C
                         clock pessimism              0.503    -0.375    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.131    -0.244    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_addra_reg[4]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.555    -0.644    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X35Y18         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.503 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[7]/Q
                         net (fo=12, routed)          0.068    -0.435    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/D
    SLICE_X34Y18         RAMD32                                       r  mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.822    -0.885    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/WCLK
    SLICE_X34Y18         RAMD32                                       r  mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/SP/CLK
                         clock pessimism              0.254    -0.631    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.487    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.750%)  route 0.230ns (55.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.553    -0.646    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF/Clk
    SLICE_X39Y28         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.230    -0.276    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg_reg[25]
    SLICE_X32Y29         LUT5 (Prop_lut5_I0_O)        0.045    -0.231 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_28
    SLICE_X32Y29         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.821    -0.886    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y29         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
                         clock pessimism              0.503    -0.383    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.092    -0.291    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awaddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_addra_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.562    -0.637    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X36Y9          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awaddr_reg[0]/Q
                         net (fo=2, routed)           0.236    -0.261    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awaddr_1[0]
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_addra[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_addra[0]_i_1_n_0
    SLICE_X35Y12         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_addra_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.827    -0.880    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X35Y12         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_addra_reg[0]/C
                         clock pessimism              0.503    -0.377    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.091    -0.286    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_addra_reg[0]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.555    -0.644    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X35Y18         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.503 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[7]/Q
                         net (fo=12, routed)          0.068    -0.435    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/D
    SLICE_X34Y18         RAMD32                                       r  mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.822    -0.885    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/WCLK
    SLICE_X34Y18         RAMD32                                       r  mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/DP/CLK
                         clock pessimism              0.254    -0.631    
    SLICE_X34Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.117    -0.514    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.306%)  route 0.235ns (64.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.553    -0.646    mb_block_hdmi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y22         FDRE                                         r  mb_block_hdmi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.518 r  mb_block_hdmi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.235    -0.284    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[1]
    SLICE_X36Y23         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817    -0.890    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X36Y23         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]/C
                         clock pessimism              0.503    -0.387    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.012    -0.375    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.486%)  route 0.307ns (68.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.558    -0.641    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X45Y17         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/Q
                         net (fo=11, routed)          0.307    -0.193    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[8]
    SLICE_X32Y14         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.827    -0.880    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X32Y14         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[1][8]/C
                         clock pessimism              0.503    -0.377    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.071    -0.306    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.597%)  route 0.190ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.550    -0.649    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y24         FDRE                                         r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.190    -0.318    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y22         SRL16E                                       r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.819    -0.888    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y22         SRL16E                                       r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.274    -0.614    
    SLICE_X30Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.431    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.559    -0.640    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X39Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1_reg/Q
                         net (fo=2, routed)           0.066    -0.433    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/read_register_PC_1
    SLICE_X38Y34         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_i_1/O
                         net (fo=1, routed)           0.000    -0.388    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.826    -0.881    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X38Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                         clock pessimism              0.254    -0.627    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.121    -0.506    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.558    -0.641    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X47Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/Q
                         net (fo=3, routed)           0.067    -0.433    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]
    SLICE_X46Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.388 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_i_1/O
                         net (fo=1, routed)           0.000    -0.388    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.826    -0.881    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                         clock pessimism              0.253    -0.628    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.120    -0.508    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_block_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y23     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_block_clk_wiz_1_0_1
  To Clock:  clkfbout_mb_block_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_block_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    mb_block_hdmi/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  To Clock:  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       31.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.861ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 1.290ns (16.217%)  route 6.665ns (83.783%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.566     1.566    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q
                         net (fo=11, routed)          1.352     3.374    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[9]_0[4]
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.146     3.520 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34/O
                         net (fo=1, routed)           0.800     4.320    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.357     4.677 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.639     6.316    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.331     6.647 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           2.874     9.521    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.437    41.437    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.093    41.530    
                         clock uncertainty           -0.101    41.429    
    SLICE_X10Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.382    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         41.382    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                 31.861    

Slack (MET) :             32.176ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 1.290ns (16.809%)  route 6.385ns (83.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.566     1.566    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     2.022 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q
                         net (fo=11, routed)          1.352     3.374    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[9]_0[4]
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.146     3.520 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34/O
                         net (fo=1, routed)           0.800     4.320    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.357     4.677 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.470     6.146    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.331     6.477 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           2.764     9.241    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.443    41.443    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.093    41.536    
                         clock uncertainty           -0.101    41.435    
    SLICE_X10Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.417    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         41.417    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                 32.176    

Slack (MET) :             32.211ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 1.290ns (16.949%)  route 6.321ns (83.051%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.566     1.566    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q
                         net (fo=11, routed)          1.352     3.374    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[9]_0[4]
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.146     3.520 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34/O
                         net (fo=1, routed)           0.800     4.320    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.357     4.677 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.467     6.144    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.331     6.475 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           2.702     9.177    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.443    41.443    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.093    41.536    
                         clock uncertainty           -0.101    41.435    
    SLICE_X10Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.388    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         41.388    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                 32.211    

Slack (MET) :             32.693ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 1.290ns (17.884%)  route 5.923ns (82.116%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.566     1.566    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     2.022 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q
                         net (fo=11, routed)          1.352     3.374    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[9]_0[4]
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.146     3.520 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34/O
                         net (fo=1, routed)           0.800     4.320    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.357     4.677 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.324     6.001    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.331     6.332 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           2.447     8.779    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.511    41.511    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.080    41.591    
                         clock uncertainty           -0.101    41.490    
    SLICE_X6Y15          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.472    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         41.472    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                 32.693    

Slack (MET) :             32.774ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.037ns  (logic 1.290ns (18.332%)  route 5.747ns (81.668%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.566     1.566    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q
                         net (fo=11, routed)          1.352     3.374    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[9]_0[4]
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.146     3.520 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34/O
                         net (fo=1, routed)           0.800     4.320    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.357     4.677 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.553     6.229    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.331     6.560 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           2.043     8.603    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.437    41.437    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.093    41.530    
                         clock uncertainty           -0.101    41.429    
    SLICE_X10Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.377    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         41.377    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                 32.774    

Slack (MET) :             32.873ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 1.290ns (18.418%)  route 5.714ns (81.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.566     1.566    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q
                         net (fo=11, routed)          1.352     3.374    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[9]_0[4]
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.146     3.520 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34/O
                         net (fo=1, routed)           0.800     4.320    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.357     4.677 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.805     5.482    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.331     5.813 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           2.758     8.570    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.511    41.511    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.080    41.591    
                         clock uncertainty           -0.101    41.490    
    SLICE_X6Y15          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.443    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         41.443    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                 32.873    

Slack (MET) :             32.889ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.290ns (18.622%)  route 5.637ns (81.378%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.566     1.566    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q
                         net (fo=11, routed)          1.352     3.374    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[9]_0[4]
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.146     3.520 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34/O
                         net (fo=1, routed)           0.800     4.320    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.357     4.677 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.236     5.912    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I3_O)        0.331     6.243 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           2.251     8.494    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.443    41.443    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.093    41.536    
                         clock uncertainty           -0.101    41.435    
    SLICE_X10Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.383    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         41.383    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                 32.889    

Slack (MET) :             33.070ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 1.290ns (18.931%)  route 5.524ns (81.069%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.566     1.566    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     2.022 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q
                         net (fo=11, routed)          1.352     3.374    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[9]_0[4]
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.146     3.520 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34/O
                         net (fo=1, routed)           0.800     4.320    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.357     4.677 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.334     6.011    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.331     6.342 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           2.039     8.381    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.511    41.511    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.080    41.591    
                         clock uncertainty           -0.101    41.490    
    SLICE_X6Y15          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.451    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         41.451    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                 33.070    

Slack (MET) :             33.106ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.290ns (19.145%)  route 5.448ns (80.855%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.566     1.566    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     2.022 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q
                         net (fo=11, routed)          1.352     3.374    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[9]_0[4]
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.146     3.520 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34/O
                         net (fo=1, routed)           0.800     4.320    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.357     4.677 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.637     6.314    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.331     6.645 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           1.660     8.305    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.437    41.437    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.093    41.530    
                         clock uncertainty           -0.101    41.429    
    SLICE_X10Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.411    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         41.411    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 33.106    

Slack (MET) :             33.128ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 1.290ns (19.248%)  route 5.412ns (80.752%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.566     1.566    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.456     2.022 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q
                         net (fo=11, routed)          1.352     3.374    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[9]_0[4]
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.146     3.520 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34/O
                         net (fo=1, routed)           0.800     4.320    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_34_n_0
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.357     4.677 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.472     6.149    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.331     6.480 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           1.788     8.268    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.443    41.443    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.093    41.536    
                         clock uncertainty           -0.101    41.435    
    SLICE_X10Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.396    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         41.396    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 33.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.464%)  route 0.122ns (39.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.583     0.583    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y21          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.122     0.845    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.045     0.890 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.890    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X0Y21          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.854     0.854    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y21          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]/C
                         clock pessimism             -0.234     0.620    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.092     0.712    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.587     0.587    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y19          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     0.751 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.101     0.852    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c1_q
    SLICE_X1Y19          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.856     0.856    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y19          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c1_reg_reg/C
                         clock pessimism             -0.255     0.601    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.066     0.667    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.585     0.585    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y21          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.139     0.865    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X2Y21          LUT4 (Prop_lut4_I2_O)        0.045     0.910 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.910    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X2Y21          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.854     0.854    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y21          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[4]/C
                         clock pessimism             -0.256     0.598    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.121     0.719    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.587     0.587    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y19          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.728 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c0_reg_reg/Q
                         net (fo=12, routed)          0.120     0.848    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c0_reg_0
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.045     0.893 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.893    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout[8]_i_1__1_n_0
    SLICE_X0Y19          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.856     0.856    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y19          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[8]/C
                         clock pessimism             -0.256     0.600    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.091     0.691    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.201%)  route 0.128ns (40.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.564     0.564    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[6]/Q
                         net (fo=9, routed)           0.128     0.833    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[9]_0[6]
    SLICE_X11Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.878 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc[7]_i_1/O
                         net (fo=1, routed)           0.000     0.878    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc[7]_i_1_n_0
    SLICE_X11Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.834     0.834    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X11Y10         FDCE (Hold_fdce_C_D)         0.092     0.672    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.182%)  route 0.171ns (54.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.589     0.589    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y15          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/n1d_reg[2]/Q
                         net (fo=14, routed)          0.171     0.901    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg[7]_i_2_n_0
    SLICE_X2Y16          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.859     0.859    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y16          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[3]/C
                         clock pessimism             -0.234     0.625    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.060     0.685    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.589     0.589    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y15          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.192     0.922    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/p_0_in1_in
    SLICE_X2Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.967 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.967    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_6
    SLICE_X2Y16          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.859     0.859    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y16          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism             -0.234     0.625    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.120     0.745    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.106%)  route 0.164ns (46.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.580     0.580    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y24          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.164     0.885    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/p_0_in1_in
    SLICE_X3Y24          LUT3 (Prop_lut3_I2_O)        0.045     0.930 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.930    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg[5]_i_1__1_n_0
    SLICE_X3Y24          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.850     0.850    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y24          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism             -0.234     0.616    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.092     0.708    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.661%)  route 0.196ns (51.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.589     0.589    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y15          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.196     0.926    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/p_0_in1_in
    SLICE_X2Y16          LUT3 (Prop_lut3_I2_O)        0.045     0.971 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.971    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg[5]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.859     0.859    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y16          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
                         clock pessimism             -0.234     0.625    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.121     0.746    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.865%)  route 0.155ns (45.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.580     0.580    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y24          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/n1d_reg[2]/Q
                         net (fo=14, routed)          0.155     0.876    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg[7]_i_2__1_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.048     0.924 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.924    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg[7]_i_1__1_n_0
    SLICE_X4Y24          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.848     0.848    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y24          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[7]/C
                         clock pessimism             -0.255     0.593    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.105     0.698    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y19      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y19      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y19      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y19      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.006ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.613ns  (logic 0.707ns (27.058%)  route 1.906ns (72.942%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560    19.916    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X13Y32         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.658    21.033    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.157 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.248    22.405    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X35Y35         LUT3 (Prop_lut3_I1_O)        0.124    22.529 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.529    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X35Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439    36.228    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.314    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)        0.029    36.535    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.535    
                         arrival time                         -22.529    
  -------------------------------------------------------------------
                         slack                                 14.006    

Slack (MET) :             14.020ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.649ns  (logic 0.707ns (26.690%)  route 1.942ns (73.310%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560    19.916    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X13Y32         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.658    21.033    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.157 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.284    22.441    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.565 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.565    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X34Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439    36.228    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.314    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.079    36.585    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.585    
                         arrival time                         -22.565    
  -------------------------------------------------------------------
                         slack                                 14.020    

Slack (MET) :             14.026ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.639ns  (logic 0.733ns (27.777%)  route 1.906ns (72.223%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560    19.916    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X13Y32         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.658    21.033    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.157 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.248    22.405    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.150    22.555 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.555    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X35Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439    36.228    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.314    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)        0.075    36.581    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.581    
                         arrival time                         -22.555    
  -------------------------------------------------------------------
                         slack                                 14.026    

Slack (MET) :             14.028ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.766ns (32.239%)  route 1.610ns (67.761%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 19.564 - 16.667 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.769 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.846     4.614    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124     4.738 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.172    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.296 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.331     5.627    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X13Y32         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.122 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442    19.564    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X13Y32         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.328    19.892    
                         clock uncertainty           -0.035    19.857    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.202    19.655    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.655    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 14.028    

Slack (MET) :             14.163ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.457ns  (logic 0.707ns (28.780%)  route 1.750ns (71.220%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560    19.916    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X13Y32         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.658    21.033    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.157 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.092    22.249    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.124    22.373 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.373    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X32Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439    36.228    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.314    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.029    36.535    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.535    
                         arrival time                         -22.373    
  -------------------------------------------------------------------
                         slack                                 14.163    

Slack (MET) :             14.182ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.439ns  (logic 0.707ns (28.992%)  route 1.732ns (71.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 36.227 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560    19.916    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X13Y32         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.658    21.033    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.157 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.074    22.231    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X33Y33         LUT4 (Prop_lut4_I2_O)        0.124    22.355 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.355    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X33Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438    36.227    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.314    36.541    
                         clock uncertainty           -0.035    36.505    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.031    36.536    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.536    
                         arrival time                         -22.355    
  -------------------------------------------------------------------
                         slack                                 14.182    

Slack (MET) :             14.198ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.467ns  (logic 0.735ns (29.798%)  route 1.732ns (70.202%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 36.227 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560    19.916    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X13Y32         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.658    21.033    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.157 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.074    22.231    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X33Y33         LUT5 (Prop_lut5_I3_O)        0.152    22.383 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.383    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X33Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438    36.227    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.314    36.541    
                         clock uncertainty           -0.035    36.505    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.075    36.580    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.580    
                         arrival time                         -22.383    
  -------------------------------------------------------------------
                         slack                                 14.198    

Slack (MET) :             14.329ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.342ns  (logic 0.707ns (30.189%)  route 1.635ns (69.811%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560    19.916    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X13Y32         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.658    21.033    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.157 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.977    22.134    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.258 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.258    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X34Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439    36.228    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.314    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.081    36.587    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.587    
                         arrival time                         -22.258    
  -------------------------------------------------------------------
                         slack                                 14.329    

Slack (MET) :             14.413ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.254ns  (logic 0.707ns (31.367%)  route 1.547ns (68.633%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560    19.916    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X13Y32         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.658    21.033    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.157 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.889    22.046    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.124    22.170 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.170    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X34Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439    36.228    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.314    36.542    
                         clock uncertainty           -0.035    36.506    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.077    36.583    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.583    
                         arrival time                         -22.170    
  -------------------------------------------------------------------
                         slack                                 14.413    

Slack (MET) :             14.900ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.740ns  (logic 0.707ns (40.632%)  route 1.033ns (59.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560    19.916    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X13Y32         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.459    20.375 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.453    20.828    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X13Y33         LUT6 (Prop_lut6_I4_O)        0.124    20.952 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.580    21.532    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.656 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.656    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X13Y34         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.444    36.233    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y34         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.328    36.561    
                         clock uncertainty           -0.035    36.525    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)        0.031    36.556    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.556    
                         arrival time                         -21.656    
  -------------------------------------------------------------------
                         slack                                 14.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.851%)  route 0.307ns (65.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X38Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.164     1.342 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/Q
                         net (fo=1, routed)           0.307     1.648    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Single_Synchronize.use_async_reset.sync_reg
    SLICE_X35Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.548    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.108     1.440    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.070     1.510    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.319 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/Q
                         net (fo=2, routed)           0.098     1.417    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/instr_read_reg[0]
    SLICE_X38Y33         LUT5 (Prop_lut5_I1_O)        0.045     1.462 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000     1.462    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X38Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.548    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X38Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                         clock pessimism             -0.357     1.191    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120     1.311    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.325%)  route 0.177ns (55.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y36          FDPE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDPE (Prop_fdpe_C_Q)         0.141     1.323 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.177     1.500    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X10Y36         SRL16E                                       r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.554    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y36         SRL16E                                       r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.337     1.217    
    SLICE_X10Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.332    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X35Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     1.429    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X35Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.548    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.356     1.192    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.066     1.258    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.122     1.441    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X51Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.551    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
                         clock pessimism             -0.358     1.193    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.070     1.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y35         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/Q
                         net (fo=3, routed)           0.073     1.419    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.464 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.464    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[5]
    SLICE_X13Y35         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.554    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y35         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C
                         clock pessimism             -0.359     1.195    
    SLICE_X13Y35         FDRE (Hold_fdre_C_D)         0.091     1.286    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y36         FDPE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDPE (Prop_fdpe_C_Q)         0.128     1.310 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.120     1.429    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X10Y36         SRL16E                                       r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.554    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y36         SRL16E                                       r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.359     1.195    
    SLICE_X10Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.251    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.176    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y28         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.317 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.116     1.433    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X52Y28         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.548    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X52Y28         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.359     1.189    
    SLICE_X52Y28         FDRE (Hold_fdre_C_D)         0.059     1.248    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y36         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.128     1.310 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.052     1.362    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X11Y36         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.554    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y36         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.372     1.182    
    SLICE_X11Y36         FDCE (Hold_fdce_C_D)        -0.006     1.176    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.120     1.439    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X50Y29         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.549    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y29         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.358     1.191    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.059     1.250    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y34   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X11Y34   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X11Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X11Y34   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X9Y36    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X14Y32   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y32   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X14Y32   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y32   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y36   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y32   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y32   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y32   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y32   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.491ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.864ns  (logic 1.061ns (18.095%)  route 4.803ns (81.905%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 36.267 - 33.333 ) 
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394    24.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    24.387 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.433    25.821    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X54Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.441    36.267    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.249    36.516    
                         clock uncertainty           -0.035    36.480    
    SLICE_X54Y30         FDRE (Setup_fdre_C_CE)      -0.169    36.311    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.311    
                         arrival time                         -25.821    
  -------------------------------------------------------------------
                         slack                                 10.491    

Slack (MET) :             10.577ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.742ns  (logic 1.061ns (18.477%)  route 4.681ns (81.523%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 36.268 - 33.333 ) 
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394    24.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    24.387 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.312    25.699    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X53Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442    36.268    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X53Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.249    36.517    
                         clock uncertainty           -0.035    36.481    
    SLICE_X53Y31         FDCE (Setup_fdce_C_CE)      -0.205    36.276    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.276    
                         arrival time                         -25.699    
  -------------------------------------------------------------------
                         slack                                 10.577    

Slack (MET) :             10.612ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.706ns  (logic 1.061ns (18.594%)  route 4.645ns (81.406%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 36.267 - 33.333 ) 
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394    24.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    24.387 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.276    25.663    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.441    36.267    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.249    36.516    
                         clock uncertainty           -0.035    36.480    
    SLICE_X48Y31         FDRE (Setup_fdre_C_CE)      -0.205    36.275    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.275    
                         arrival time                         -25.663    
  -------------------------------------------------------------------
                         slack                                 10.612    

Slack (MET) :             10.612ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.706ns  (logic 1.061ns (18.594%)  route 4.645ns (81.406%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 36.267 - 33.333 ) 
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394    24.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    24.387 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.276    25.663    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.441    36.267    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.249    36.516    
                         clock uncertainty           -0.035    36.480    
    SLICE_X48Y31         FDRE (Setup_fdre_C_CE)      -0.205    36.275    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.275    
                         arrival time                         -25.663    
  -------------------------------------------------------------------
                         slack                                 10.612    

Slack (MET) :             10.612ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.706ns  (logic 1.061ns (18.594%)  route 4.645ns (81.406%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 36.267 - 33.333 ) 
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394    24.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    24.387 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.276    25.663    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.441    36.267    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.249    36.516    
                         clock uncertainty           -0.035    36.480    
    SLICE_X48Y31         FDRE (Setup_fdre_C_CE)      -0.205    36.275    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.275    
                         arrival time                         -25.663    
  -------------------------------------------------------------------
                         slack                                 10.612    

Slack (MET) :             10.612ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.706ns  (logic 1.061ns (18.594%)  route 4.645ns (81.406%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 36.267 - 33.333 ) 
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394    24.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    24.387 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.276    25.663    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.441    36.267    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.249    36.516    
                         clock uncertainty           -0.035    36.480    
    SLICE_X48Y31         FDRE (Setup_fdre_C_CE)      -0.205    36.275    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.275    
                         arrival time                         -25.663    
  -------------------------------------------------------------------
                         slack                                 10.612    

Slack (MET) :             10.726ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.595ns  (logic 1.061ns (18.963%)  route 4.534ns (81.037%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 36.270 - 33.333 ) 
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394    24.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    24.387 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.165    25.552    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X51Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.444    36.270    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.249    36.519    
                         clock uncertainty           -0.035    36.483    
    SLICE_X51Y32         FDCE (Setup_fdce_C_CE)      -0.205    36.278    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.278    
                         arrival time                         -25.552    
  -------------------------------------------------------------------
                         slack                                 10.726    

Slack (MET) :             10.802ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.553ns  (logic 1.061ns (19.107%)  route 4.492ns (80.893%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 36.268 - 33.333 ) 
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394    24.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    24.387 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.123    25.510    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X52Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442    36.268    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.249    36.517    
                         clock uncertainty           -0.035    36.481    
    SLICE_X52Y31         FDCE (Setup_fdce_C_CE)      -0.169    36.312    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.312    
                         arrival time                         -25.510    
  -------------------------------------------------------------------
                         slack                                 10.802    

Slack (MET) :             10.951ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.406ns  (logic 1.061ns (19.627%)  route 4.345ns (80.373%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 36.270 - 33.333 ) 
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394    24.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    24.387 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.976    25.363    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.444    36.270    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.249    36.519    
                         clock uncertainty           -0.035    36.483    
    SLICE_X50Y32         FDCE (Setup_fdce_C_CE)      -0.169    36.314    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.314    
                         arrival time                         -25.363    
  -------------------------------------------------------------------
                         slack                                 10.951    

Slack (MET) :             11.139ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.972ns  (logic 1.091ns (21.943%)  route 3.881ns (78.057%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns = ( 36.263 - 33.333 ) 
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.392    24.261    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.154    24.415 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.514    24.929    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X37Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.437    36.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.249    36.512    
                         clock uncertainty           -0.035    36.476    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.408    36.068    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.068    
                         arrival time                         -24.929    
  -------------------------------------------------------------------
                         slack                                 11.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.199    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.340 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.167     1.507    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X13Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.552 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.552    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X13Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.574    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.375     1.199    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.091     1.290    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.196    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164     1.360 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.535    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.580 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.580    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X12Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.571    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.375     1.196    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.120     1.316    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.447%)  route 0.364ns (63.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.196    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164     1.360 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.364     1.724    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.769 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.769    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X12Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826     1.571    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.375     1.196    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.121     1.317    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.505ns  (logic 0.191ns (37.829%)  route 0.314ns (62.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 18.237 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.099    18.105    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.150 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.215    18.365    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826    18.237    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.876    
    SLICE_X13Y30         FDRE (Hold_fdre_C_CE)       -0.032    17.844    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.844    
                         arrival time                          18.365    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.505ns  (logic 0.191ns (37.829%)  route 0.314ns (62.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 18.237 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.099    18.105    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.150 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.215    18.365    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826    18.237    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.876    
    SLICE_X13Y30         FDRE (Hold_fdre_C_CE)       -0.032    17.844    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.844    
                         arrival time                          18.365    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.505ns  (logic 0.191ns (37.829%)  route 0.314ns (62.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 18.237 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.099    18.105    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.150 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.215    18.365    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.826    18.237    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.876    
    SLICE_X13Y30         FDRE (Hold_fdre_C_CE)       -0.032    17.844    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.844    
                         arrival time                          18.365    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.685ns  (logic 0.191ns (27.890%)  route 0.494ns (72.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 18.238 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.099    18.105    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.150 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.395    18.545    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.827    18.238    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.877    
    SLICE_X14Y31         FDRE (Hold_fdre_C_CE)       -0.012    17.865    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.865    
                         arrival time                          18.545    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.685ns  (logic 0.191ns (27.890%)  route 0.494ns (72.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 18.238 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.099    18.105    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.150 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.395    18.545    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.827    18.238    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.877    
    SLICE_X14Y31         FDRE (Hold_fdre_C_CE)       -0.012    17.865    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.865    
                         arrival time                          18.545    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.685ns  (logic 0.191ns (27.890%)  route 0.494ns (72.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 18.238 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.099    18.105    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.150 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.395    18.545    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.827    18.238    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.877    
    SLICE_X14Y31         FDRE (Hold_fdre_C_CE)       -0.012    17.865    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.865    
                         arrival time                          18.545    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.685ns  (logic 0.191ns (27.890%)  route 0.494ns (72.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 18.238 - 16.667 ) 
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.099    18.105    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.045    18.150 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.395    18.545    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.827    18.238    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.877    
    SLICE_X14Y31         FDRE (Hold_fdre_C_CE)       -0.012    17.865    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.865    
                         arrival time                          18.545    
  -------------------------------------------------------------------
                         slack                                  0.680    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X13Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X13Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X13Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X13Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X12Y30   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X13Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X13Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X12Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X13Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X13Y27   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 4.297ns (73.895%)  route 1.518ns (26.105%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.567     1.567    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=13, routed)          0.568     2.592    mb_block_hdmi/hdmi_text_controller_0/inst/drawY[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841     6.433 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[2]
                         net (fo=1, routed)           0.950     7.382    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.490     8.479    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.479    
                         clock uncertainty           -0.234     8.245    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     7.679    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 4.297ns (73.959%)  route 1.513ns (26.041%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.567     1.567    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=13, routed)          0.568     2.592    mb_block_hdmi/hdmi_text_controller_0/inst/drawY[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     6.433 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[3]
                         net (fo=1, routed)           0.945     7.377    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.490     8.479    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.479    
                         clock uncertainty           -0.234     8.245    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     7.679    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 4.297ns (74.098%)  route 1.502ns (25.902%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.567     1.567    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=13, routed)          0.568     2.592    mb_block_hdmi/hdmi_text_controller_0/inst/drawY[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[0]_P[4])
                                                      3.841     6.433 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[4]
                         net (fo=1, routed)           0.934     7.367    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.490     8.479    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.479    
                         clock uncertainty           -0.234     8.245    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.679    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 4.297ns (74.107%)  route 1.501ns (25.893%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.567     1.567    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=13, routed)          0.568     2.592    mb_block_hdmi/hdmi_text_controller_0/inst/drawY[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[0]_P[7])
                                                      3.841     6.433 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[7]
                         net (fo=1, routed)           0.933     7.366    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.490     8.479    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.479    
                         clock uncertainty           -0.234     8.245    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     7.679    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 4.297ns (74.125%)  route 1.500ns (25.875%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.567     1.567    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=13, routed)          0.568     2.592    mb_block_hdmi/hdmi_text_controller_0/inst/drawY[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841     6.433 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[9]
                         net (fo=1, routed)           0.932     7.364    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.490     8.479    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.479    
                         clock uncertainty           -0.234     8.245    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566     7.679    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 4.297ns (74.125%)  route 1.500ns (25.875%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.567     1.567    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=13, routed)          0.568     2.592    mb_block_hdmi/hdmi_text_controller_0/inst/drawY[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[0]_P[1])
                                                      3.841     6.433 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[1]
                         net (fo=1, routed)           0.932     7.364    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.490     8.479    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.479    
                         clock uncertainty           -0.234     8.245    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     7.679    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 4.297ns (74.128%)  route 1.500ns (25.872%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.567     1.567    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=13, routed)          0.568     2.592    mb_block_hdmi/hdmi_text_controller_0/inst/drawY[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841     6.433 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[0]
                         net (fo=1, routed)           0.931     7.364    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.490     8.479    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.479    
                         clock uncertainty           -0.234     8.245    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     7.679    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 4.297ns (74.128%)  route 1.500ns (25.872%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.567     1.567    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=13, routed)          0.568     2.592    mb_block_hdmi/hdmi_text_controller_0/inst/drawY[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841     6.433 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[6]
                         net (fo=1, routed)           0.931     7.364    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.490     8.479    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.479    
                         clock uncertainty           -0.234     8.245    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     7.679    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 4.297ns (74.295%)  route 1.487ns (25.705%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.567     1.567    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=13, routed)          0.568     2.592    mb_block_hdmi/hdmi_text_controller_0/inst/drawY[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841     6.433 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[10]
                         net (fo=1, routed)           0.918     7.351    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.490     8.479    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.479    
                         clock uncertainty           -0.234     8.245    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     7.679    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 4.297ns (75.813%)  route 1.371ns (24.187%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.567     1.567    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.456     2.023 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=13, routed)          0.568     2.592    mb_block_hdmi/hdmi_text_controller_0/inst/drawY[0]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841     6.433 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[8]
                         net (fo=1, routed)           0.802     7.235    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.490     8.479    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.479    
                         clock uncertainty           -0.234     8.245    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     7.679    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.323ns (46.508%)  route 0.372ns (53.492%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.564     0.564    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X12Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[0]/Q
                         net (fo=12, routed)          0.194     0.921    mb_block_hdmi/hdmi_text_controller_0/inst/vga/Q[0]
    SLICE_X12Y11         LUT5 (Prop_lut5_I2_O)        0.048     0.969 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.178     1.147    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I3_O)        0.111     1.258 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.258    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[0]
    SLICE_X12Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.830    -0.877    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    -0.877    
                         clock uncertainty            0.234    -0.643    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.121    -0.522    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.788ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.271ns (38.501%)  route 0.433ns (61.499%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.563     0.563    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X13Y12         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.128     0.691 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[4]/Q
                         net (fo=11, routed)          0.265     0.955    mb_block_hdmi/hdmi_text_controller_0/inst/vga/Q[4]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.098     1.053 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.168     1.221    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.266 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.266    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[4]
    SLICE_X14Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.830    -0.877    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    -0.877    
                         clock uncertainty            0.234    -0.643    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.121    -0.522    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.924ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.231ns (27.637%)  route 0.605ns (72.363%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.564     0.564    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y10         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/Q
                         net (fo=9, routed)           0.337     1.042    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[9]_0[7]
    SLICE_X13Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.087 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.268     1.354    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]_0
    SLICE_X14Y18         LUT5 (Prop_lut5_I3_O)        0.045     1.399 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.399    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[7]
    SLICE_X14Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.827    -0.880    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    -0.880    
                         clock uncertainty            0.234    -0.646    
    SLICE_X14Y18         FDRE (Hold_fdre_C_D)         0.121    -0.525    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.926ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.231ns (27.585%)  route 0.606ns (72.415%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.563     0.563    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X13Y12         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[5]/Q
                         net (fo=10, routed)          0.174     0.878    mb_block_hdmi/hdmi_text_controller_0/inst/vga/Q[5]
    SLICE_X12Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.923 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[5]_i_3/O
                         net (fo=1, routed)           0.432     1.355    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I3_O)        0.045     1.400 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.400    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[5]
    SLICE_X12Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.827    -0.880    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    -0.880    
                         clock uncertainty            0.234    -0.646    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120    -0.526    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.946ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.449ns (46.319%)  route 0.520ns (53.681%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.564     0.564    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X13Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=12, routed)          0.237     0.942    mb_block_hdmi/hdmi_text_controller_0/inst/drawX[7]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[7]_P[8])
                                                      0.308     1.250 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[8]
                         net (fo=1, routed)           0.283     1.533    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.876    -0.830    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.234    -0.596    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.413    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.948ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.449ns (46.236%)  route 0.522ns (53.764%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.564     0.564    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X13Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=12, routed)          0.237     0.942    mb_block_hdmi/hdmi_text_controller_0/inst/drawX[7]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[7]_P[5])
                                                      0.308     1.250 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[5]
                         net (fo=1, routed)           0.285     1.535    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.876    -0.830    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.234    -0.596    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.413    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.960ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.231ns (27.365%)  route 0.613ns (72.635%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.563     0.563    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X13Y12         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[6]/Q
                         net (fo=12, routed)          0.180     0.883    mb_block_hdmi/hdmi_text_controller_0/inst/vga/Q[6]
    SLICE_X14Y12         LUT5 (Prop_lut5_I2_O)        0.045     0.928 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           0.433     1.362    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]_0
    SLICE_X28Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.407 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.407    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[6]
    SLICE_X28Y14         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.828    -0.879    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X28Y14         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    -0.879    
                         clock uncertainty            0.234    -0.645    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.092    -0.553    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.963ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.231ns (26.399%)  route 0.644ns (73.601%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.563     0.563    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X13Y12         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/Q
                         net (fo=10, routed)          0.284     0.988    mb_block_hdmi/hdmi_text_controller_0/inst/vga/Q[3]
    SLICE_X14Y11         LUT5 (Prop_lut5_I2_O)        0.045     1.033 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.360     1.393    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]_0
    SLICE_X14Y18         LUT5 (Prop_lut5_I3_O)        0.045     1.438 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.438    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[3]
    SLICE_X14Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.827    -0.880    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    -0.880    
                         clock uncertainty            0.234    -0.646    
    SLICE_X14Y18         FDRE (Hold_fdre_C_D)         0.121    -0.525    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             1.988ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.449ns (44.404%)  route 0.562ns (55.596%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.564     0.564    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X13Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=12, routed)          0.237     0.942    mb_block_hdmi/hdmi_text_controller_0/inst/drawX[7]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[7]_P[10])
                                                      0.308     1.250 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[10]
                         net (fo=1, routed)           0.325     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.876    -0.830    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.234    -0.596    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.413    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.989ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.449ns (44.348%)  route 0.563ns (55.652%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.564     0.564    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X13Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=12, routed)          0.237     0.942    mb_block_hdmi/hdmi_text_controller_0/inst/drawX[7]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_C[7]_P[9])
                                                      0.308     1.250 r  mb_block_hdmi/hdmi_text_controller_0/inst/addrb0/P[9]
                         net (fo=1, routed)           0.327     1.576    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.876    -0.830    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.234    -0.596    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.413    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  1.989    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        10.105ns  (logic 3.094ns (30.620%)  route 7.011ns (69.380%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.609    29.080    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    31.534 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=24, routed)          2.956    34.490    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/doutb[1]
    SLICE_X31Y11         LUT6 (Prop_lut6_I4_O)        0.124    34.614 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.000    34.614    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_56_n_0
    SLICE_X31Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    34.831 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_29/O
                         net (fo=1, routed)           1.607    36.438    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[38].srl16_i
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.299    36.737 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           2.447    39.184    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.511    41.511    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.000    41.511    
                         clock uncertainty           -0.236    41.275    
    SLICE_X6Y15          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.257    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         41.257    
                         arrival time                         -39.184    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.751ns  (logic 3.089ns (31.678%)  route 6.662ns (68.322%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.609    29.080    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    31.534 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=24, routed)          2.817    34.350    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/doutb[1]
    SLICE_X29Y13         LUT6 (Prop_lut6_I4_O)        0.124    34.474 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_59/O
                         net (fo=1, routed)           0.000    34.474    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_59_n_0
    SLICE_X29Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    34.686 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_31/O
                         net (fo=1, routed)           1.088    35.775    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[36].srl16_i
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.299    36.074 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           2.758    38.831    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.511    41.511    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.000    41.511    
                         clock uncertainty           -0.236    41.275    
    SLICE_X6Y15          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.228    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         41.228    
                         arrival time                         -38.831    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.517ns  (logic 3.094ns (32.511%)  route 6.423ns (67.489%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.609    29.080    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    31.534 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=24, routed)          2.729    34.262    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/doutb[1]
    SLICE_X29Y11         LUT6 (Prop_lut6_I4_O)        0.124    34.386 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_58/O
                         net (fo=1, routed)           0.000    34.386    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_58_n_0
    SLICE_X29Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    34.603 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_30/O
                         net (fo=1, routed)           1.421    36.025    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[37].srl16_i
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.299    36.324 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           2.273    38.597    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.511    41.511    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.000    41.511    
                         clock uncertainty           -0.236    41.275    
    SLICE_X6Y15          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.223    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         41.223    
                         arrival time                         -38.597    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.489ns  (logic 3.089ns (32.552%)  route 6.400ns (67.448%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.609    29.080    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    31.534 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=24, routed)          3.264    34.798    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/doutb[1]
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124    34.922 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.000    34.922    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_53_n_0
    SLICE_X29Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    35.134 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_28/O
                         net (fo=1, routed)           1.098    36.232    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[39].srl16_i
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.299    36.531 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           2.039    38.569    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.511    41.511    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.000    41.511    
                         clock uncertainty           -0.236    41.275    
    SLICE_X6Y15          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.236    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         41.236    
                         arrival time                         -38.569    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.123ns  (logic 3.089ns (33.859%)  route 6.034ns (66.141%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.609    29.080    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    31.534 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=24, routed)          2.120    33.654    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/doutb[2]
    SLICE_X14Y16         LUT6 (Prop_lut6_I2_O)        0.124    33.778 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_48/O
                         net (fo=1, routed)           0.000    33.778    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_48_n_0
    SLICE_X14Y16         MUXF7 (Prop_muxf7_I1_O)      0.214    33.992 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_25/O
                         net (fo=1, routed)           1.150    35.142    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[30].srl16_i
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.297    35.439 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           2.764    38.203    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.443    41.443    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.000    41.443    
                         clock uncertainty           -0.236    41.207    
    SLICE_X10Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.189    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         41.189    
                         arrival time                         -38.203    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.075ns  (logic 3.089ns (34.038%)  route 5.986ns (65.962%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.609    29.080    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    31.534 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=24, routed)          2.864    34.398    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/doutb[1]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.124    34.522 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_49/O
                         net (fo=1, routed)           0.000    34.522    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_49_n_0
    SLICE_X31Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    34.734 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_26/O
                         net (fo=1, routed)           0.872    35.605    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[29].srl16_i
    SLICE_X11Y15         LUT6 (Prop_lut6_I5_O)        0.299    35.904 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           2.251    38.155    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.443    41.443    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.000    41.443    
                         clock uncertainty           -0.236    41.207    
    SLICE_X10Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.155    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         41.155    
                         arrival time                         -38.155    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.038ns  (logic 3.084ns (34.121%)  route 5.954ns (65.879%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.609    29.080    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    31.534 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=24, routed)          2.161    33.695    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/doutb[2]
    SLICE_X12Y16         LUT6 (Prop_lut6_I2_O)        0.124    33.819 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_43/O
                         net (fo=1, routed)           0.000    33.819    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_43_n_0
    SLICE_X12Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    34.028 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_23/O
                         net (fo=1, routed)           0.919    34.947    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[20].srl16_i
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.297    35.244 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           2.874    38.118    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.437    41.437    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.236    41.201    
    SLICE_X10Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.154    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         41.154    
                         arrival time                         -38.118    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.040ns  (logic 3.089ns (34.171%)  route 5.951ns (65.829%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.609    29.080    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    31.534 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=24, routed)          2.695    34.229    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/doutb[1]
    SLICE_X31Y14         LUT6 (Prop_lut6_I4_O)        0.124    34.353 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_37/O
                         net (fo=1, routed)           0.000    34.353    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_37_n_0
    SLICE_X31Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    34.565 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_20/O
                         net (fo=1, routed)           1.256    35.820    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[23].srl16_i
    SLICE_X11Y15         LUT6 (Prop_lut6_I5_O)        0.299    36.119 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           2.001    38.120    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.437    41.437    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.000    41.437    
                         clock uncertainty           -0.236    41.201    
    SLICE_X10Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.162    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         41.162    
                         arrival time                         -38.120    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        9.001ns  (logic 3.094ns (34.375%)  route 5.907ns (65.625%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.609    29.080    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    31.534 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=24, routed)          2.446    33.980    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/doutb[2]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124    34.104 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_52/O
                         net (fo=1, routed)           0.000    34.104    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_52_n_0
    SLICE_X13Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    34.321 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_27/O
                         net (fo=1, routed)           0.759    35.079    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[28].srl16_i
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.299    35.378 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           2.702    38.081    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.443    41.443    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.000    41.443    
                         clock uncertainty           -0.236    41.207    
    SLICE_X10Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.160    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         41.160    
                         arrival time                         -38.081    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        8.979ns  (logic 3.094ns (34.459%)  route 5.885ns (65.541%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 29.080 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.609    29.080    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    31.534 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=24, routed)          2.829    34.363    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/doutb[1]
    SLICE_X31Y15         LUT6 (Prop_lut6_I4_O)        0.124    34.487 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_46/O
                         net (fo=1, routed)           0.000    34.487    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_46_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    34.704 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_24/O
                         net (fo=1, routed)           1.268    35.971    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[31].srl16_i
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.299    36.270 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           1.788    38.059    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.443    41.443    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.000    41.443    
                         clock uncertainty           -0.236    41.207    
    SLICE_X10Y17         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.168    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                         -38.059    
  -------------------------------------------------------------------
                         slack                                  3.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.356ns (16.767%)  route 1.767ns (83.233%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.561    -0.638    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X28Y10         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[0][4]/Q
                         net (fo=2, routed)           0.271    -0.226    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[0][4]
    SLICE_X29Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.181 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.000    -0.181    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_53_n_0
    SLICE_X29Y10         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.119 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_28/O
                         net (fo=1, routed)           0.476     0.357    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[39].srl16_i
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.108     0.465 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           1.020     1.485    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.858     0.858    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.236     1.094    
    SLICE_X6Y15          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.202    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.359ns (17.116%)  route 1.739ns (82.884%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.556    -0.643    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X13Y22         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][22]/Q
                         net (fo=2, routed)           0.371    -0.131    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][22]
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.086 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.000    -0.086    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_42_n_0
    SLICE_X13Y21         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.021 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_22/O
                         net (fo=1, routed)           0.391     0.370    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[21].srl16_i
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.108     0.478 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.976     1.454    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.823     0.823    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X10Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.168    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.359ns (17.072%)  route 1.744ns (82.927%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.559    -0.640    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X29Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][23]/Q
                         net (fo=2, routed)           0.376    -0.123    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][23]
    SLICE_X29Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.078 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_40/O
                         net (fo=1, routed)           0.000    -0.078    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_40_n_0
    SLICE_X29Y15         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.013 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_21/O
                         net (fo=1, routed)           0.546     0.533    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[22].srl16_i
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.108     0.641 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.822     1.463    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.823     0.823    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X10Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.153    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.416ns (19.266%)  route 1.743ns (80.734%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.559    -0.640    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X30Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.148    -0.492 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[4][8]/Q
                         net (fo=2, routed)           0.349    -0.143    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[4][8]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.098    -0.045 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_45/O
                         net (fo=1, routed)           0.000    -0.045    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_45_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     0.017 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_24/O
                         net (fo=1, routed)           0.514     0.530    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[31].srl16_i
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.108     0.638 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.880     1.519    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.828     0.828    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.236     1.064    
    SLICE_X10Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.172    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.359ns (16.543%)  route 1.811ns (83.456%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.561    -0.638    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X13Y16         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][17]/Q
                         net (fo=2, routed)           0.336    -0.161    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][17]
    SLICE_X13Y17         LUT6 (Prop_lut6_I1_O)        0.045    -0.116 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_52/O
                         net (fo=1, routed)           0.000    -0.116    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_52_n_0
    SLICE_X13Y17         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.051 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_27/O
                         net (fo=1, routed)           0.254     0.202    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[28].srl16_i
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.108     0.310 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           1.221     1.532    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.828     0.828    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.236     1.064    
    SLICE_X10Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.166    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.356ns (16.097%)  route 1.856ns (83.903%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.559    -0.640    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X32Y13         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[6][6]/Q
                         net (fo=2, routed)           0.392    -0.107    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[6][6]
    SLICE_X31Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.062 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_49/O
                         net (fo=1, routed)           0.000    -0.062    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_49_n_0
    SLICE_X31Y13         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_26/O
                         net (fo=1, routed)           0.403     0.403    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[29].srl16_i
    SLICE_X11Y15         LUT6 (Prop_lut6_I5_O)        0.108     0.511 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           1.061     1.571    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.828     0.828    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.236     1.064    
    SLICE_X10Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.173    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.356ns (15.722%)  route 1.908ns (84.278%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.559    -0.640    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X29Y14         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[2][1]/Q
                         net (fo=2, routed)           0.349    -0.151    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[2][1]
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.045    -0.106 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_59/O
                         net (fo=1, routed)           0.000    -0.106    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_59_n_0
    SLICE_X29Y13         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.044 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_31/O
                         net (fo=1, routed)           0.456     0.413    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[36].srl16_i
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.108     0.521 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           1.104     1.624    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.858     0.858    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y15          SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.236     1.094    
    SLICE_X6Y15          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.196    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.358ns (15.867%)  route 1.898ns (84.133%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.561    -0.638    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X13Y16         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][21]/Q
                         net (fo=2, routed)           0.259    -0.239    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][21]
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_44/O
                         net (fo=1, routed)           0.000    -0.194    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_44_n_0
    SLICE_X12Y16         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.130 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_23/O
                         net (fo=1, routed)           0.340     0.211    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[20].srl16_i
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.108     0.319 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           1.299     1.618    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.823     0.823    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X10Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.161    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.400ns (17.523%)  route 1.883ns (82.477%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.559    -0.640    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X32Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][24]/Q
                         net (fo=2, routed)           0.432    -0.081    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][24]
    SLICE_X31Y14         LUT6 (Prop_lut6_I1_O)        0.099     0.018 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_38/O
                         net (fo=1, routed)           0.000     0.018    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_38_n_0
    SLICE_X31Y14         MUXF7 (Prop_muxf7_I1_O)      0.065     0.083 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_20/O
                         net (fo=1, routed)           0.534     0.617    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[23].srl16_i
    SLICE_X11Y15         LUT6 (Prop_lut6_I5_O)        0.108     0.725 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.918     1.642    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.823     0.823    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y22         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X10Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.167    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.381ns (16.721%)  route 1.898ns (83.279%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.561    -0.638    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y16         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][19]/Q
                         net (fo=2, routed)           0.295    -0.179    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][19]
    SLICE_X14Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.134 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_48/O
                         net (fo=1, routed)           0.000    -0.134    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_48_n_0
    SLICE_X14Y16         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.070 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_25/O
                         net (fo=1, routed)           0.431     0.362    mb_block_hdmi/hdmi_text_controller_0/inst/vga/srl[30].srl16_i
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.108     0.470 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           1.171     1.640    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.828     0.828    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y17         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.236     1.064    
    SLICE_X10Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.158    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.994ns  (logic 0.602ns (8.607%)  route 6.392ns (91.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    29.022    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    29.478 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755    31.233    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.146    31.379 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.637    36.016    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y26          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    41.502    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y26          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X4Y26          FDCE (Recov_fdce_C_CLR)     -0.609    40.657    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.657    
                         arrival time                         -36.016    
  -------------------------------------------------------------------
                         slack                                  4.641    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.990ns  (logic 0.602ns (8.613%)  route 6.388ns (91.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    29.022    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    29.478 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755    31.233    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.146    31.379 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.633    36.012    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X5Y26          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    41.502    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y26          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X5Y26          FDCE (Recov_fdce_C_CLR)     -0.609    40.657    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.657    
                         arrival time                         -36.012    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        7.026ns  (logic 0.602ns (8.569%)  route 6.424ns (91.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    29.022    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    29.478 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755    31.233    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.146    31.379 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.669    36.048    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y26          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.504    41.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y26          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.236    41.268    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.523    40.745    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.745    
                         arrival time                         -36.048    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        7.026ns  (logic 0.602ns (8.569%)  route 6.424ns (91.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    29.022    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    29.478 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755    31.233    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.146    31.379 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.669    36.048    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y26          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.504    41.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y26          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.236    41.268    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.523    40.745    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.745    
                         arrival time                         -36.048    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.848ns  (logic 0.602ns (8.791%)  route 6.246ns (91.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    29.022    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    29.478 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755    31.233    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.146    31.379 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.491    35.870    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X2Y24          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    41.502    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y24          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X2Y24          FDCE (Recov_fdce_C_CLR)     -0.523    40.743    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                         -35.870    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.848ns  (logic 0.602ns (8.791%)  route 6.246ns (91.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    29.022    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    29.478 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755    31.233    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.146    31.379 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.491    35.870    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X2Y24          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    41.502    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y24          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X2Y24          FDCE (Recov_fdce_C_CLR)     -0.523    40.743    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                         -35.870    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.704ns  (logic 0.602ns (8.980%)  route 6.102ns (91.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    29.022    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    29.478 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755    31.233    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.146    31.379 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.348    35.727    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y25          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    41.502    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y25          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.609    40.657    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         40.657    
                         arrival time                         -35.727    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.704ns  (logic 0.602ns (8.980%)  route 6.102ns (91.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    29.022    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    29.478 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755    31.233    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.146    31.379 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.348    35.727    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y25          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    41.502    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y25          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.609    40.657    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         40.657    
                         arrival time                         -35.727    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.704ns  (logic 0.602ns (8.980%)  route 6.102ns (91.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    29.022    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    29.478 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755    31.233    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.146    31.379 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.348    35.727    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y25          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    41.502    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y25          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.609    40.657    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         40.657    
                         arrival time                         -35.727    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.704ns  (logic 0.602ns (8.980%)  route 6.102ns (91.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.978ns = ( 29.022 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    29.022    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    29.478 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755    31.233    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.146    31.379 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.348    35.727    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y25          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    41.502    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y25          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.609    40.657    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         40.657    
                         arrival time                         -35.727    
  -------------------------------------------------------------------
                         slack                                  4.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.185ns (8.925%)  route 1.888ns (91.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.044     0.220 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.207     1.428    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y15          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.860     0.860    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y15          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.236     1.096    
    SLICE_X1Y15          FDCE (Remov_fdce_C_CLR)     -0.158     0.938    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.185ns (8.661%)  route 1.951ns (91.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.044     0.220 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.270     1.491    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y16          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.859     0.859    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y16          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.236     1.095    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.158     0.937    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.185ns (8.403%)  route 2.017ns (91.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.044     0.220 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.336     1.556    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y14          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861     0.861    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y14          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.236     1.097    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.158     0.939    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.185ns (8.395%)  route 2.019ns (91.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.044     0.220 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.338     1.558    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y13          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861     0.861    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y13          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.236     1.097    
    SLICE_X0Y13          FDCE (Remov_fdce_C_CLR)     -0.158     0.939    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.185ns (8.386%)  route 2.021ns (91.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X14Y11         LUT2 (Prop_lut2_I0_O)        0.044     0.220 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.340     1.561    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y14          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861     0.861    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y14          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.236     1.097    
    SLICE_X0Y14          FDCE (Remov_fdce_C_CLR)     -0.158     0.939    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.186ns (8.231%)  route 2.074ns (91.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.393     1.615    mb_block_hdmi/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X11Y11         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.834     0.834    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.236     1.070    
    SLICE_X11Y11         FDCE (Remov_fdce_C_CLR)     -0.092     0.978    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.186ns (8.231%)  route 2.074ns (91.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.393     1.615    mb_block_hdmi/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X11Y11         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.834     0.834    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.236     1.070    
    SLICE_X11Y11         FDCE (Remov_fdce_C_CLR)     -0.092     0.978    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.186ns (8.231%)  route 2.074ns (91.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.393     1.615    mb_block_hdmi/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X11Y11         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.834     0.834    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X11Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[6]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.236     1.070    
    SLICE_X11Y11         FDCE (Remov_fdce_C_CLR)     -0.092     0.978    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.186ns (8.203%)  route 2.081ns (91.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.401     1.622    mb_block_hdmi/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X13Y11         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.834     0.834    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X13Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.236     1.070    
    SLICE_X13Y11         FDCE (Remov_fdce_C_CLR)     -0.092     0.978    mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/vs_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.186ns (8.203%)  route 2.081ns (91.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.401     1.622    mb_block_hdmi/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X13Y11         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.834     0.834    mb_block_hdmi/hdmi_text_controller_0/inst/vga/CLK
    SLICE_X13Y11         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vs_reg/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.236     1.070    
    SLICE_X13Y11         FDCE (Remov_fdce_C_CLR)     -0.092     0.978    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vs_reg
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.644    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.700ns  (logic 1.494ns (31.782%)  route 3.206ns (68.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.206     4.700    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X14Y35         FDRE                                         r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.445    -1.566    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y35         FDRE                                         r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.490ns  (logic 1.440ns (32.082%)  route 3.050ns (67.918%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           3.050     4.366    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.124     4.490 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.490    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y30         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y30         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.261ns (15.721%)  route 1.401ns (84.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.401     1.662    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X14Y35         FDRE                                         r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.831    -0.876    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y35         FDRE                                         r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.439ns (23.489%)  route 1.429ns (76.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           1.429     1.822    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.867 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.867    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y30         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.826    -0.881    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y30         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.262ns  (logic 0.580ns (45.945%)  route 0.682ns (54.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.555    -0.974    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y28         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.682     0.165    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.124     0.289 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.289    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X13Y28         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.438    -1.573    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X13Y28         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.028ns  (logic 0.467ns (45.411%)  route 0.561ns (54.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.438    -1.573    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X13Y28         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.367    -1.206 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.561    -0.645    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.100    -0.545 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.545    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X13Y28         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.555    -0.974    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X13Y28         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 3.257ns (66.127%)  route 1.668ns (33.873%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X38Y28         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.858 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.547     5.404    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.264 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.264    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.378 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.378    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.671 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.553     7.225    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.373     7.598 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.568     8.166    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X45Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X45Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.795ns  (logic 3.381ns (70.505%)  route 1.414ns (29.495%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X38Y28         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.858 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.547     5.404    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.264 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.264    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.378 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.378    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.671 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.553     7.225    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.373     7.598 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.314     7.912    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X44Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.036 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.036    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X44Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X44Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 3.257ns (69.199%)  route 1.450ns (30.801%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X38Y28         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.858 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.547     5.404    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.264 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.264    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.378 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.378    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.671 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.553     7.225    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.373     7.598 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.350     7.947    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X44Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.438    -1.573    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X44Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.431ns  (logic 2.884ns (84.068%)  route 0.547ns (15.932%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.241    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X38Y28         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.858 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.547     5.404    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.264 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.264    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.378 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.378    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.671 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.671    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X43Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.436    -1.575    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 0.796ns (29.539%)  route 1.899ns (70.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.249    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.478     3.727 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/Q
                         net (fo=2, routed)           1.273     5.000    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X46Y33         LUT5 (Prop_lut5_I1_O)        0.318     5.318 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.625     5.943    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Y[0]
    SLICE_X46Y29         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.437    -1.574    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Clk
    SLICE_X46Y29         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.447ns  (logic 0.608ns (24.850%)  route 1.839ns (75.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554     3.244    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y27         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.456     3.700 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           1.128     4.828    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X53Y27         LUT5 (Prop_lut5_I1_O)        0.152     4.980 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.711     5.690    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Y[0]
    SLICE_X46Y27         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.434    -1.577    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Clk
    SLICE_X46Y27         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.437ns  (logic 0.608ns (24.947%)  route 1.829ns (75.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456     3.707 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           1.081     4.788    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X49Y32         LUT5 (Prop_lut5_I1_O)        0.152     4.940 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.748     5.688    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Y[0]
    SLICE_X46Y31         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.438    -1.573    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Clk
    SLICE_X46Y31         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.354ns  (logic 0.642ns (27.276%)  route 1.712ns (72.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.558     3.248    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y29         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.518     3.766 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.956     4.721    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X45Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.845 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.756     5.601    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Y[0]
    SLICE_X46Y27         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.434    -1.577    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Clk
    SLICE_X46Y27         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.334ns  (logic 0.664ns (28.449%)  route 1.670ns (71.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.249    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     3.767 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           1.082     4.849    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X50Y30         LUT5 (Prop_lut5_I1_O)        0.146     4.995 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.588     5.583    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Y[0]
    SLICE_X46Y31         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.438    -1.573    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Clk
    SLICE_X46Y31         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.304ns  (logic 0.672ns (29.168%)  route 1.632ns (70.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.249    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     3.767 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           1.086     4.853    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X45Y30         LUT5 (Prop_lut5_I1_O)        0.154     5.007 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.546     5.552    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Y[0]
    SLICE_X42Y30         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.436    -1.575    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Clk
    SLICE_X42Y30         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        -2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X41Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.100     1.419    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X42Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.826    -0.881    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X42Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.041%)  route 0.167ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        -2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X38Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.148     1.326 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.167     1.492    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X40Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.826    -0.881    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X40Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.612%)  route 0.182ns (56.388%))
  Logic Levels:           0  
  Clock Path Skew:        -2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.177    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.318 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.182     1.500    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X41Y32         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.825    -0.882    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X41Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.226ns (47.378%)  route 0.251ns (52.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.176    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y27         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.128     1.304 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.138     1.442    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X53Y27         LUT6 (Prop_lut6_I3_O)        0.098     1.540 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.113     1.653    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Y[0]
    SLICE_X52Y26         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.822    -0.885    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Clk
    SLICE_X52Y26         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.748%)  route 0.317ns (60.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.176    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X52Y28         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.164     1.340 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.200     1.540    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X52Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.585 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.116     1.702    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Y[0]
    SLICE_X52Y27         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.824    -0.883    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Clk
    SLICE_X52Y27         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.209ns (33.712%)  route 0.411ns (66.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164     1.342 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           0.309     1.651    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X50Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.696 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.102     1.798    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Y[0]
    SLICE_X52Y26         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.822    -0.885    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Clk
    SLICE_X52Y26         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.226ns (36.268%)  route 0.397ns (63.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.176    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X53Y27         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.128     1.304 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.253     1.557    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X53Y27         LUT6 (Prop_lut6_I3_O)        0.098     1.655 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.144     1.799    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Y[0]
    SLICE_X52Y26         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.822    -0.885    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Clk
    SLICE_X52Y26         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.024%)  route 0.433ns (69.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.180    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.146     1.467    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X48Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.512 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.287     1.799    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Y[0]
    SLICE_X46Y29         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.823    -0.884    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Clk
    SLICE_X46Y29         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.185ns (29.548%)  route 0.441ns (70.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.177    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y29         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           0.336     1.654    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X51Y29         LUT5 (Prop_lut5_I1_O)        0.044     1.698 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.105     1.803    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Y[0]
    SLICE_X52Y29         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.826    -0.881    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Clk
    SLICE_X52Y29         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.248%)  route 0.450ns (70.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.177    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y29         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/Q
                         net (fo=2, routed)           0.249     1.567    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X51Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.612 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.200     1.813    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Y[0]
    SLICE_X52Y29         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.826    -0.881    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Clk
    SLICE_X52Y29         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.287ns  (logic 0.642ns (49.885%)  route 0.645ns (50.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557     3.291    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     3.809 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.645     4.454    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.578 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.578    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y30         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y30         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.709ns  (logic 1.816ns (48.956%)  route 1.893ns (51.044%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.559     3.293    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.772     4.520    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.100 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.100    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.214    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.507 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.553     6.061    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.373     6.434 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.568     7.002    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X45Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X45Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.579ns  (logic 1.940ns (54.198%)  route 1.639ns (45.802%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.559     3.293    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.772     4.520    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.100 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.100    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.214    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.507 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.553     6.061    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.373     6.434 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.314     6.748    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X44Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.872 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     6.872    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X44Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X44Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.491ns  (logic 1.816ns (52.023%)  route 1.675ns (47.977%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.559     3.293    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.772     4.520    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.100 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.100    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.214    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.507 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.553     6.061    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.373     6.434 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.350     6.783    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X44Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.438    -1.573    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X44Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.410ns  (logic 0.828ns (24.283%)  route 2.582ns (75.717%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.559     3.293    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.780     4.529    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.653 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.801     5.454    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X47Y27         LUT5 (Prop_lut5_I1_O)        0.124     5.578 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           1.001     6.578    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X40Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.702 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     6.702    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X40Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X40Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.462ns  (logic 0.606ns (24.610%)  route 1.856ns (75.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.559     3.293    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     3.749 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.090     4.839    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X45Y32         LUT4 (Prop_lut4_I2_O)        0.150     4.989 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85/O
                         net (fo=1, routed)           0.766     5.755    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0
    SLICE_X44Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X44Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.776%)  route 1.670ns (74.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.559     3.293    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     3.749 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.090     4.839    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.963 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.580     5.543    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X44Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.438    -1.573    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X44Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.215ns  (logic 1.443ns (65.159%)  route 0.772ns (34.841%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.559     3.293    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.772     4.520    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.100 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.100    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.214    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.507 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.507    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X43Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.436    -1.575    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.806ns  (logic 0.580ns (32.121%)  route 1.226ns (67.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.559     3.293    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     3.749 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.839     4.587    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.711 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.387     5.098    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X45Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X45Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.618ns  (logic 0.580ns (35.845%)  route 1.038ns (64.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.559     3.293    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           1.038     4.787    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X47Y32         LUT5 (Prop_lut5_I0_O)        0.124     4.911 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.911    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X47Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X47Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.345%)  route 0.242ns (53.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.196    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164     1.360 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.242     1.602    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.647 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.647    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y30         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.826    -0.881    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y30         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.198    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDCE (Prop_fdce_C_Q)         0.164     1.362 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.108     1.470    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X50Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.828    -0.879    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X50Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.336%)  route 0.127ns (43.664%))
  Logic Levels:           0  
  Clock Path Skew:        -2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.196    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.360 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.127     1.487    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X53Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.827    -0.880    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X53Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        -2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.557     1.195    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141     1.336 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.155     1.491    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X38Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.826    -0.881    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X38Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.864%)  route 0.166ns (54.136%))
  Logic Levels:           0  
  Clock Path Skew:        -2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.198    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.141     1.339 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.166     1.505    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X49Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.829    -0.878    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X49Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.243%)  route 0.171ns (54.757%))
  Logic Levels:           0  
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.197    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X53Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.141     1.338 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.171     1.508    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X53Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.827    -0.880    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X53Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.512%)  route 0.181ns (52.488%))
  Logic Levels:           0  
  Clock Path Skew:        -2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.197    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDCE (Prop_fdce_C_Q)         0.164     1.361 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.181     1.542    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X50Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.828    -0.879    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X50Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.205%)  route 0.219ns (60.795%))
  Logic Levels:           0  
  Clock Path Skew:        -2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.557     1.195    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141     1.336 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.219     1.554    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X40Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.826    -0.881    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X40Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.299%)  route 0.207ns (49.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.196    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164     1.360 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.207     1.566    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.611 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.611    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X13Y28         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.824    -0.883    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X13Y28         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.682%)  route 0.401ns (68.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.559     1.197    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     1.338 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.401     1.739    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X47Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.784 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X47Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.826    -0.881    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X47Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 0.624ns (14.663%)  route 3.632ns (85.337%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.154     2.154    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.124     2.278 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.653     2.931    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I0_O)        0.152     3.083 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.825     3.908    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X12Y34         LUT6 (Prop_lut6_I4_O)        0.348     4.256 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.256    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X12Y34         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.444     2.900    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y34         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/PRE
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.608ns  (logic 0.152ns (4.213%)  route 3.456ns (95.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.011     2.011    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X12Y34         LUT1 (Prop_lut1_I0_O)        0.152     2.163 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.445     3.608    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X9Y36          FDPE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.445     2.901    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y36          FDPE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 0.152ns (4.614%)  route 3.142ns (95.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.011     2.011    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X12Y34         LUT1 (Prop_lut1_I0_O)        0.152     2.163 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.131     3.294    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X11Y36         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y36         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/PRE
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 0.152ns (4.614%)  route 3.142ns (95.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.011     2.011    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X12Y34         LUT1 (Prop_lut1_I0_O)        0.152     2.163 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.131     3.294    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X11Y36         FDPE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y36         FDPE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 0.152ns (4.614%)  route 3.142ns (95.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.011     2.011    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X12Y34         LUT1 (Prop_lut1_I0_O)        0.152     2.163 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.131     3.294    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X11Y36         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y36         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/PRE
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 0.152ns (4.614%)  route 3.142ns (95.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.011     2.011    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X12Y34         LUT1 (Prop_lut1_I0_O)        0.152     2.163 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.131     3.294    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X11Y36         FDPE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y36         FDPE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 0.152ns (4.614%)  route 3.142ns (95.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.011     2.011    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X12Y34         LUT1 (Prop_lut1_I0_O)        0.152     2.163 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.131     3.294    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X11Y36         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y36         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 0.152ns (4.614%)  route 3.142ns (95.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.011     2.011    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X12Y34         LUT1 (Prop_lut1_I0_O)        0.152     2.163 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.131     3.294    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X11Y36         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y36         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 0.152ns (4.614%)  route 3.142ns (95.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.011     2.011    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X12Y34         LUT1 (Prop_lut1_I0_O)        0.152     2.163 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.131     3.294    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X11Y36         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y36         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.294ns  (logic 0.152ns (4.614%)  route 3.142ns (95.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.011     2.011    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X12Y34         LUT1 (Prop_lut1_I0_O)        0.152     2.163 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.131     3.294    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X11Y36         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y36         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.000ns (0.000%)  route 0.415ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.415     0.415    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X30Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.546    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.000ns (0.000%)  route 0.415ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.415     0.415    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X30Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.546    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.000ns (0.000%)  route 0.415ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.415     0.415    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X31Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.548    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.000ns (0.000%)  route 0.415ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.415     0.415    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X30Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.546    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.000ns (0.000%)  route 0.415ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.415     0.415    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X30Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.546    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.000ns (0.000%)  route 0.415ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.415     0.415    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X31Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.548    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.000ns (0.000%)  route 0.439ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.439     0.439    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X35Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.546    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.000ns (0.000%)  route 0.439ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.439     0.439    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X35Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.546    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.000ns (0.000%)  route 0.439ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.439     0.439    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X35Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.546    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.000ns (0.000%)  route 0.439ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.439     0.439    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X35Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.546    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.004ns  (logic 1.764ns (58.723%)  route 1.240ns (41.277%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    -0.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.545    -0.984    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X36Y25         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.565 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           1.231     0.666    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[27]
    SLICE_X44Y22         LUT6 (Prop_lut6_I2_O)        0.296     0.962 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.962    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.512 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.512    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.626 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.626    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.740 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.009     1.749    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.020 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     2.020    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X44Y25         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.431     2.887    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y25         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.432ns  (logic 0.456ns (18.750%)  route 1.976ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        3.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.555    -0.974    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X13Y28         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=436, routed)         1.976     1.458    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X35Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.894    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.207ns  (logic 0.456ns (20.658%)  route 1.751ns (79.342%))
  Logic Levels:           0  
  Clock Path Skew:        3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.558    -0.971    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X44Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          1.751     1.237    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X35Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439     2.895    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X35Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/is_swx_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.108ns  (logic 0.580ns (27.513%)  route 1.528ns (72.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.558    -0.971    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X48Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/is_swx_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.515 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/is_swx_I_reg/Q
                         net (fo=11, routed)          1.528     1.013    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/is_swx_I_reg_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I3_O)        0.124     1.137 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.137    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X40Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437     2.893    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.442ns  (logic 0.456ns (31.621%)  route 0.986ns (68.379%))
  Logic Levels:           0  
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.554    -0.975    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X40Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.986     0.468    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[14]
    SLICE_X35Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.436     2.892    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.404ns  (logic 0.456ns (32.490%)  route 0.948ns (67.510%))
  Logic Levels:           0  
  Clock Path Skew:        3.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.554    -0.975    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.948     0.429    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[23]
    SLICE_X35Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.434     2.890    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.395ns  (logic 0.419ns (30.028%)  route 0.976ns (69.972%))
  Logic Levels:           0  
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.558    -0.971    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X49Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.552 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/Q
                         net (fo=3, routed)           0.976     0.425    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X39Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437     2.893    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X39Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.385ns  (logic 0.456ns (32.927%)  route 0.929ns (67.073%))
  Logic Levels:           0  
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.552    -0.977    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y29         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.929     0.408    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[22]
    SLICE_X35Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.434     2.890    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.340%)  route 0.834ns (64.660%))
  Logic Levels:           0  
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.552    -0.977    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y29         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.521 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.834     0.314    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[24]
    SLICE_X33Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437     2.893    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.882%)  route 0.815ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        3.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.554    -0.975    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X40Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.815     0.296    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[28]
    SLICE_X30Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437     2.893    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.367ns (58.965%)  route 0.255ns (41.035%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.437    -1.574    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.255    -0.952    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[4]
    SLICE_X32Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.557     3.247    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.367ns (57.113%)  route 0.276ns (42.887%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.437    -1.574    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.276    -0.931    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[11]
    SLICE_X30Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.556     3.246    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.878%)  route 0.278ns (43.122%))
  Logic Levels:           0  
  Clock Path Skew:        4.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.435    -1.576    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.278    -0.931    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[1]
    SLICE_X31Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.557     3.247    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.738%)  route 0.280ns (43.262%))
  Logic Levels:           0  
  Clock Path Skew:        4.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.435    -1.576    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.280    -0.929    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[8]
    SLICE_X33Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.556     3.246    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.367ns (56.354%)  route 0.284ns (43.646%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.434    -1.577    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X37Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.367    -1.210 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.284    -0.926    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[31]
    SLICE_X39Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554     3.244    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.367ns (54.972%)  route 0.301ns (45.028%))
  Logic Levels:           0  
  Clock Path Skew:        4.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.437    -1.574    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X41Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.301    -0.906    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[32]
    SLICE_X39Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554     3.244    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.367ns (54.689%)  route 0.304ns (45.311%))
  Logic Levels:           0  
  Clock Path Skew:        4.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X40Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.367    -1.204 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=2, routed)           0.304    -0.900    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X38Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.557     3.247    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X38Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.686ns  (logic 0.367ns (53.499%)  route 0.319ns (46.501%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.437    -1.574    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.319    -0.888    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[2]
    SLICE_X33Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.556     3.246    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.727ns  (logic 0.367ns (50.478%)  route 0.360ns (49.522%))
  Logic Levels:           0  
  Clock Path Skew:        4.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.434    -1.577    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.367    -1.210 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/Q
                         net (fo=1, routed)           0.360    -0.850    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[19]
    SLICE_X33Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.556     3.246    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.731ns  (logic 0.367ns (50.184%)  route 0.364ns (49.816%))
  Logic Levels:           0  
  Clock Path Skew:        4.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.434    -1.577    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.367    -1.210 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.364    -0.846    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[16]
    SLICE_X33Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.556     3.246    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.711ns  (logic 1.787ns (20.515%)  route 6.924ns (79.485%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.602    24.471    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.152    24.623 f  mb_block_hdmi/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.260    25.883    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Config_Reg_En
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.326    26.209 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.466    26.675    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I0_O)        0.124    26.799 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.044    27.843    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.124    27.967 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.577    28.544    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X13Y34         LUT6 (Prop_lut6_I0_O)        0.124    28.668 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    28.668    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X13Y34         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.444     2.900    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y34         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.543ns  (logic 1.787ns (20.918%)  route 6.756ns (79.082%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.602    24.471    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.152    24.623 f  mb_block_hdmi/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.260    25.883    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Config_Reg_En
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.326    26.209 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.466    26.675    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I0_O)        0.124    26.799 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.044    27.843    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.124    27.967 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.409    28.376    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X13Y34         LUT6 (Prop_lut6_I0_O)        0.124    28.500 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.500    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X13Y34         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.444     2.900    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y34         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.298ns  (logic 1.663ns (20.040%)  route 6.635ns (79.960%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.602    24.471    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.152    24.623 r  mb_block_hdmi/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.260    25.883    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Config_Reg_En
    SLICE_X38Y33         LUT5 (Prop_lut5_I0_O)        0.326    26.209 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.466    26.675    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I0_O)        0.124    26.799 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.332    28.131    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124    28.255 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.255    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X12Y34         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.444     2.900    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y34         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.795ns  (logic 1.419ns (24.485%)  route 4.376ns (75.515%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394    24.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.150    24.413 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.007    25.420    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X38Y33         LUT5 (Prop_lut5_I4_O)        0.332    25.752 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000    25.752    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X38Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.894    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X38Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.461ns  (logic 1.087ns (19.903%)  route 4.374ns (80.097%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    3.291ns = ( 19.957 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.557    19.957    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y30         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.459    20.416 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.112    21.528    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.152    21.680 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863    22.544    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326    22.870 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394    24.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.150    24.413 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.005    25.418    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X38Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.894    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X38Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.237ns  (logic 1.362ns (26.006%)  route 3.875ns (73.994%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    3.294ns = ( 19.960 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.560    19.960    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X12Y32         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.524    20.484 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.868    21.352    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.150    21.502 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.859    22.362    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.356    22.718 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.408    23.126    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.332    23.458 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.740    25.197    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X38Y26         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.430     2.886    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X38Y26         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.186ns  (logic 1.362ns (26.265%)  route 3.824ns (73.735%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    3.294ns = ( 19.960 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.560    19.960    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X12Y32         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.524    20.484 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.868    21.352    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.150    21.502 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.859    22.362    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.356    22.718 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.408    23.126    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.332    23.458 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.688    25.146    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X42Y28         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.891    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X42Y28         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.094ns  (logic 1.362ns (26.737%)  route 3.732ns (73.263%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.294ns = ( 19.960 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.560    19.960    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X12Y32         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.524    20.484 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.868    21.352    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.150    21.502 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.859    22.362    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.356    22.718 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.408    23.126    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.332    23.458 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.596    25.054    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X38Y28         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.433     2.889    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X38Y28         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.094ns  (logic 1.362ns (26.737%)  route 3.732ns (73.263%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    3.294ns = ( 19.960 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.560    19.960    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X12Y32         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.524    20.484 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.868    21.352    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.150    21.502 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.859    22.362    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.356    22.718 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.408    23.126    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.332    23.458 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.596    25.054    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X38Y28         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.433     2.889    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X38Y28         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.069ns  (logic 1.362ns (26.867%)  route 3.707ns (73.133%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.294ns = ( 19.960 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.560    19.960    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X12Y32         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.524    20.484 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.868    21.352    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.150    21.502 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.859    22.362    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.356    22.718 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.408    23.126    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.332    23.458 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.572    25.029    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X38Y30         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.434     2.890    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X38Y30         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.199    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X13Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.340 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.098     1.438    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X12Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.483 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.483    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X12Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.552    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.191ns (54.210%)  route 0.161ns (45.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.161    18.168    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.045    18.213 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.213    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X13Y29         FDPE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.548    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y29         FDPE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.191ns (40.598%)  route 0.279ns (59.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.160    18.167    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    18.212 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.119    18.331    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X13Y29         FDPE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.548    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y29         FDPE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.191ns (35.018%)  route 0.354ns (64.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.191    18.197    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    18.242 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.163    18.406    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X15Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.550    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.191ns (35.018%)  route 0.354ns (64.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.191    18.197    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    18.242 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.163    18.406    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X15Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.550    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.191ns (34.213%)  route 0.367ns (65.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.191    18.197    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    18.242 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.176    18.418    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.550    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.191ns (34.213%)  route 0.367ns (65.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.191    18.197    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    18.242 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.176    18.418    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.550    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.191ns (34.213%)  route 0.367ns (65.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.191    18.197    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    18.242 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.176    18.418    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.550    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.191ns (34.213%)  route 0.367ns (65.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.191    18.197    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    18.242 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.176    18.418    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.550    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.191ns (34.213%)  route 0.367ns (65.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.194ns = ( 17.860 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556    17.860    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.146    18.006 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.191    18.197    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    18.242 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.176    18.418    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.550    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.620ns  (logic 0.124ns (4.733%)  route 2.496ns (95.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.414     1.414    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X12Y27         LUT5 (Prop_lut5_I0_O)        0.124     1.538 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           1.082     2.620    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440    19.599    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.620ns  (logic 0.124ns (4.733%)  route 2.496ns (95.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.414     1.414    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X12Y27         LUT5 (Prop_lut5_I0_O)        0.124     1.538 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           1.082     2.620    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440    19.599    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.620ns  (logic 0.124ns (4.733%)  route 2.496ns (95.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.414     1.414    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X12Y27         LUT5 (Prop_lut5_I0_O)        0.124     1.538 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           1.082     2.620    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440    19.599    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.620ns  (logic 0.124ns (4.733%)  route 2.496ns (95.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.414     1.414    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X12Y27         LUT5 (Prop_lut5_I0_O)        0.124     1.538 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           1.082     2.620    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440    19.599    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.620ns  (logic 0.124ns (4.733%)  route 2.496ns (95.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.414     1.414    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X12Y27         LUT5 (Prop_lut5_I0_O)        0.124     1.538 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           1.082     2.620    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440    19.599    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.309ns  (logic 0.124ns (5.371%)  route 2.185ns (94.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.854     1.854    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.978 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.331     2.309    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440     2.933    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.309ns  (logic 0.124ns (5.371%)  route 2.185ns (94.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.854     1.854    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.978 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.331     2.309    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440     2.933    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.309ns  (logic 0.124ns (5.371%)  route 2.185ns (94.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.854     1.854    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.978 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.331     2.309    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440     2.933    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.309ns  (logic 0.124ns (5.371%)  route 2.185ns (94.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.854     1.854    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.978 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.331     2.309    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440     2.933    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.309ns  (logic 0.124ns (5.371%)  route 2.185ns (94.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.854     1.854    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.124     1.978 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.331     2.309    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.440     2.933    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.043ns (6.151%)  route 0.656ns (93.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.597     0.597    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X12Y27         LUT5 (Prop_lut5_I0_O)        0.043     0.640 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.699    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.568    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.043ns (6.151%)  route 0.656ns (93.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.597     0.597    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X12Y27         LUT5 (Prop_lut5_I0_O)        0.043     0.640 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.699    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.568    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.043ns (6.151%)  route 0.656ns (93.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.597     0.597    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X12Y27         LUT5 (Prop_lut5_I0_O)        0.043     0.640 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.699    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.568    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.043ns (6.151%)  route 0.656ns (93.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.597     0.597    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X12Y27         LUT5 (Prop_lut5_I0_O)        0.043     0.640 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     0.699    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.568    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.045ns (6.362%)  route 0.662ns (93.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.428     0.428    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.473 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.235     0.707    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X12Y27         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.568    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.045ns (6.362%)  route 0.662ns (93.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.428     0.428    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.473 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.235     0.707    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X12Y27         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.568    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.045ns (6.362%)  route 0.662ns (93.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.428     0.428    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.473 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.235     0.707    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X12Y27         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.568    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.045ns (6.362%)  route 0.662ns (93.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.428     0.428    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.473 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.235     0.707    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X12Y27         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.568    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.045ns (6.362%)  route 0.662ns (93.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.428     0.428    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.473 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.235     0.707    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X13Y27         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823    18.234    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.045ns (6.362%)  route 0.662ns (93.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.428     0.428    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.473 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.235     0.707    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X13Y27         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823    18.234    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X13Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.984ns  (logic 0.668ns (33.673%)  route 1.316ns (66.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.560    -0.969    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X50Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.451 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.839     0.389    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X47Y31         LUT2 (Prop_lut2_I1_O)        0.150     0.539 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.477     1.015    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X52Y31         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442     2.935    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.753ns  (logic 0.580ns (33.094%)  route 1.173ns (66.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.559    -0.970    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X53Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.514 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.645     0.131    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124     0.255 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.528     0.783    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X53Y31         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442     2.935    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X53Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.332ns  (logic 0.518ns (38.876%)  route 0.814ns (61.124%))
  Logic Levels:           0  
  Clock Path Skew:        3.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.558    -0.971    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.814     0.362    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X50Y32         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.444     2.937    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.812%)  route 0.689ns (60.188%))
  Logic Levels:           0  
  Clock Path Skew:        3.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.562    -0.967    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.511 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.689     0.179    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X51Y32         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.444     2.937    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.140ns  (logic 0.518ns (45.427%)  route 0.622ns (54.573%))
  Logic Levels:           0  
  Clock Path Skew:        3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.558    -0.971    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X38Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.622     0.170    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X37Y32         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.437     2.930    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.140ns  (logic 0.518ns (45.427%)  route 0.622ns (54.573%))
  Logic Levels:           0  
  Clock Path Skew:        3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.558    -0.971    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X38Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.453 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.622     0.170    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X37Y32         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.437     2.930    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.418ns (44.501%)  route 0.521ns (55.499%))
  Logic Levels:           0  
  Clock Path Skew:        4.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    -1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.439    -1.572    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X38Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.418    -1.154 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.521    -0.633    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X37Y32         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.556     3.290    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.418ns (44.501%)  route 0.521ns (55.499%))
  Logic Levels:           0  
  Clock Path Skew:        4.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    -1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.439    -1.572    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X38Y34         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.418    -1.154 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.521    -0.633    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X37Y32         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.556     3.290    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.367ns (38.698%)  route 0.581ns (61.302%))
  Logic Levels:           0  
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.444    -1.567    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y33         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.367    -1.200 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.581    -0.619    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X51Y32         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.562     3.296    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.123ns  (logic 0.418ns (37.207%)  route 0.705ns (62.793%))
  Logic Levels:           0  
  Clock Path Skew:        4.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.418    -1.153 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.705    -0.447    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X50Y32         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.562     3.296    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.386ns  (logic 0.467ns (33.686%)  route 0.919ns (66.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.438    -1.573    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.206 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.479    -0.727    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X53Y31         LUT2 (Prop_lut2_I0_O)        0.100    -0.627 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.441    -0.187    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X53Y31         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.560     3.294    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X53Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.584ns  (logic 0.489ns (30.873%)  route 1.095ns (69.127%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.438    -1.573    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.206 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=6, routed)           0.680    -0.526    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X47Y31         LUT2 (Prop_lut2_I0_O)        0.122    -0.404 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.415     0.011    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X52Y31         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.560     3.294    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 1.118ns (19.744%)  route 4.545ns (80.256%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.769 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.623    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.773 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863     5.636    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326     5.962 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394     7.356    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.433     8.913    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X54Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.441     2.934    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X54Y30         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.541ns  (logic 1.118ns (20.176%)  route 4.423ns (79.824%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.769 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.623    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.773 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863     5.636    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326     5.962 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394     7.356    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.312     8.792    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X53Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442     2.935    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X53Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.505ns  (logic 1.118ns (20.308%)  route 4.387ns (79.692%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.769 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.623    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.773 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863     5.636    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326     5.962 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394     7.356    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.276     8.756    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.441     2.934    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.505ns  (logic 1.118ns (20.308%)  route 4.387ns (79.692%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.769 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.623    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.773 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863     5.636    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326     5.962 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394     7.356    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.276     8.756    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.441     2.934    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.505ns  (logic 1.118ns (20.308%)  route 4.387ns (79.692%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.769 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.623    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.773 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863     5.636    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326     5.962 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394     7.356    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.276     8.756    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.441     2.934    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.505ns  (logic 1.118ns (20.308%)  route 4.387ns (79.692%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.769 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.623    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.773 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863     5.636    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326     5.962 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394     7.356    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.276     8.756    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.441     2.934    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.394ns  (logic 1.118ns (20.726%)  route 4.276ns (79.274%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.769 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.623    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.773 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863     5.636    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326     5.962 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394     7.356    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.165     8.645    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X51Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.444     2.937    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X51Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.352ns  (logic 1.118ns (20.890%)  route 4.234ns (79.110%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.769 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.623    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.773 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863     5.636    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326     5.962 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394     7.356    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.123     8.603    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X52Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442     2.935    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X52Y31         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.205ns  (logic 1.118ns (21.480%)  route 4.087ns (78.520%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.769 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.623    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.773 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863     5.636    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326     5.962 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.394     7.356    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.480 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.976     8.455    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X50Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.444     2.937    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 1.148ns (24.062%)  route 3.623ns (75.938%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y33         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     3.769 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.854     4.623    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.773 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.863     5.636    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X15Y31         LUT4 (Prop_lut4_I3_O)        0.326     5.962 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.392     7.354    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.154     7.508 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.514     8.022    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X37Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.437     2.930    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.179    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.128     1.307 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.059     1.366    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.572    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.428%)  route 0.074ns (36.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.179    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.128     1.307 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.074     1.381    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.572    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.700%)  route 0.064ns (31.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.179    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.064     1.384    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.572    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.393%)  route 0.114ns (44.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.177    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.114     1.431    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X37Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.824     1.569    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.046%)  route 0.130ns (47.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.179    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.130     1.450    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.572    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.174    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y26         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164     1.338 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.112     1.450    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.568    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.729%)  route 0.132ns (48.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.180    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y32         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.132     1.452    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.572    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X48Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.534%)  route 0.133ns (48.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.179    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.133     1.452    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.827     1.572    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y31         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.270%)  route 0.134ns (48.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.179    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.134     1.454    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X50Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.574    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X50Y32         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.174    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y26         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164     1.338 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.123     1.461    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.568    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X12Y27         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.638ns  (logic 2.148ns (81.440%)  route 0.490ns (18.560%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.190 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.190    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.304 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.304    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.638 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.638    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1_n_6
    SLICE_X15Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.617ns  (logic 2.127ns (81.291%)  route 0.490ns (18.709%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.190 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.190    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.304 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.304    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.617 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.617    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1_n_4
    SLICE_X15Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.543ns  (logic 2.053ns (80.747%)  route 0.490ns (19.253%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.190 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.190    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.304 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.304    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.543 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.543    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1_n_5
    SLICE_X15Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.527ns  (logic 2.037ns (80.625%)  route 0.490ns (19.375%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.190 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.190    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.304 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.304    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.527 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.527    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1_n_7
    SLICE_X15Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.524ns  (logic 2.034ns (80.602%)  route 0.490ns (19.398%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.190 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.190    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.524 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.524    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_6
    SLICE_X15Y17         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.503ns  (logic 2.013ns (80.439%)  route 0.490ns (19.561%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.190 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.190    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.503 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.503    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_4
    SLICE_X15Y17         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.429ns  (logic 1.939ns (79.843%)  route 0.490ns (20.157%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.190 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.190    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.429 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.429    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_5
    SLICE_X15Y17         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.413ns  (logic 1.923ns (79.709%)  route 0.490ns (20.291%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.190 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.190    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.413 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.413    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_7
    SLICE_X15Y17         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.410ns  (logic 1.920ns (79.684%)  route 0.490ns (20.316%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.410 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.410    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_6
    SLICE_X15Y16         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.389ns  (logic 1.899ns (79.505%)  route 0.490ns (20.495%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     0.946    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.620 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.848 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.848    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X15Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.962 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.076 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.389 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.389    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_4
    SLICE_X15Y16         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]
    SLICE_X15Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1_n_4
    SLICE_X15Y11         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[19]/C
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[19]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_4
    SLICE_X15Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]/C
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_4
    SLICE_X15Y12         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[15]/C
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     0.261    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[15]
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_4
    SLICE_X15Y14         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/C
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/Q
                         net (fo=2, routed)           0.120     0.261    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]
    SLICE_X15Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_4
    SLICE_X15Y17         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/C
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/Q
                         net (fo=2, routed)           0.120     0.261    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]
    SLICE_X15Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1_n_4
    SLICE_X15Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[11]/C
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[11]/Q
                         net (fo=2, routed)           0.122     0.263    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[11]
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.371 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.371    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_4
    SLICE_X15Y13         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]/C
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]/Q
                         net (fo=2, routed)           0.115     0.256    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]
    SLICE_X15Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1_n_7
    SLICE_X15Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/C
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/Q
                         net (fo=2, routed)           0.115     0.256    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]
    SLICE_X15Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_7
    SLICE_X15Y17         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_7
    SLICE_X15Y12         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.555ns  (logic 4.001ns (46.770%)  route 4.554ns (53.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.555    -0.974    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X28Y18         FDSE                                         r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDSE (Prop_fdse_C_Q)         0.456    -0.518 r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.554     4.036    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.545     7.581 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     7.581    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.961ns  (logic 0.580ns (14.644%)  route 3.381ns (85.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    -0.978    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.522 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755     1.233    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.357 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.626     2.983    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.961ns  (logic 0.580ns (14.644%)  route 3.381ns (85.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    -0.978    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.522 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755     1.233    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.357 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.626     2.983    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.961ns  (logic 0.580ns (14.644%)  route 3.381ns (85.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    -0.978    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.522 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755     1.233    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.357 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.626     2.983    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.961ns  (logic 0.580ns (14.644%)  route 3.381ns (85.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    -0.978    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.522 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755     1.233    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.357 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.626     2.983    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.801ns  (logic 0.580ns (15.259%)  route 3.221ns (84.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    -0.978    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.522 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755     1.233    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.357 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.466     2.823    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y17         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.801ns  (logic 0.580ns (15.259%)  route 3.221ns (84.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    -0.978    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.522 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755     1.233    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.357 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.466     2.823    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y17         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.801ns  (logic 0.580ns (15.259%)  route 3.221ns (84.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    -0.978    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.522 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755     1.233    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.357 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.466     2.823    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y17         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.801ns  (logic 0.580ns (15.259%)  route 3.221ns (84.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    -0.978    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.522 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755     1.233    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.357 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.466     2.823    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y17         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.651ns  (logic 0.580ns (15.885%)  route 3.071ns (84.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.551    -0.978    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.522 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.755     1.233    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.357 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         1.317     2.674    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y16         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.050ns  (logic 0.186ns (17.712%)  route 0.864ns (82.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         0.184     0.405    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y11         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.050ns  (logic 0.186ns (17.712%)  route 0.864ns (82.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         0.184     0.405    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y11         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.050ns  (logic 0.186ns (17.712%)  route 0.864ns (82.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         0.184     0.405    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y11         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.050ns  (logic 0.186ns (17.712%)  route 0.864ns (82.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         0.184     0.405    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y11         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 0.186ns (16.683%)  route 0.929ns (83.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         0.248     0.470    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y12         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 0.186ns (16.683%)  route 0.929ns (83.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         0.248     0.470    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y12         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 0.186ns (16.683%)  route 0.929ns (83.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         0.248     0.470    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y12         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 0.186ns (16.683%)  route 0.929ns (83.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         0.248     0.470    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y12         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.186ns (15.767%)  route 0.994ns (84.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         0.313     0.534    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y13         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[11]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.186ns (15.767%)  route 0.994ns (84.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.554    -0.645    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X9Y26          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.504 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.681     0.176    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.221 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=407, routed)         0.313     0.534    mb_block_hdmi/hdmi_text_controller_0/inst/reset_ah
    SLICE_X15Y13         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     3.982 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.982    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     3.981 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.981    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     3.976 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     3.976 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     3.975 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     3.975 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     3.962 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.962    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     3.961 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.961    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.532 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.533 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     1.545 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.545 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     1.546 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.546 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     1.548 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.548    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     1.549 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.549    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.575     6.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     5.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mb_block_clk_wiz_1_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_block_clk_wiz_1_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_block_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    mb_block_hdmi/clk_wiz_1/inst/clkfbout_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.294 f  mb_block_hdmi/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    mb_block_hdmi/clk_wiz_1/inst/clkfbout_buf_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_block_clk_wiz_1_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clkfbout_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    mb_block_hdmi/clk_wiz_1/inst/clkfbout_buf_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1_1

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.166ns  (logic 0.148ns (1.812%)  route 8.018ns (98.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.681     2.681    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.148     2.829 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          5.337     8.166    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/AR[0]
    OLOGIC_X0Y21         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.522     1.522    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clk
    OLOGIC_X0Y21         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.086ns  (logic 0.148ns (1.830%)  route 7.938ns (98.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.681     2.681    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.148     2.829 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          5.257     8.086    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/AR[0]
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.523     1.523    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clk
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.074ns  (logic 0.148ns (1.833%)  route 7.926ns (98.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.681     2.681    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.148     2.829 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          5.245     8.074    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/AR[0]
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.522     1.522    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clk
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.025ns  (logic 0.148ns (1.844%)  route 7.877ns (98.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.681     2.681    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.148     2.829 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          5.196     8.025    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.520     1.520    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.948ns  (logic 0.148ns (1.862%)  route 7.800ns (98.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.681     2.681    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.148     2.829 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          5.119     7.948    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/AR[0]
    OLOGIC_X0Y19         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.523     1.523    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clk
    OLOGIC_X0Y19         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.799ns  (logic 0.148ns (1.898%)  route 7.651ns (98.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.681     2.681    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.148     2.829 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.970     7.799    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.527     1.527    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.726ns  (logic 0.148ns (1.916%)  route 7.578ns (98.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.681     2.681    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.148     2.829 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.897     7.726    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.520     1.520    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.498ns  (logic 0.148ns (1.974%)  route 7.350ns (98.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.681     2.681    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.148     2.829 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.669     7.498    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y26          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.504     1.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y26          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.498ns  (logic 0.148ns (1.974%)  route 7.350ns (98.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.681     2.681    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.148     2.829 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.669     7.498    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y26          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.504     1.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y26          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 0.148ns (1.982%)  route 7.318ns (98.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.681     2.681    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.148     2.829 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.637     7.466    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y26          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502     1.502    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y26          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.467ns  (logic 0.043ns (1.743%)  route 2.424ns (98.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.217     1.217    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.043     1.260 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.207     2.467    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y15          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.860     0.860    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y15          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.531ns  (logic 0.043ns (1.699%)  route 2.488ns (98.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.217     1.217    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.043     1.260 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.270     2.531    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y16          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.859     0.859    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y16          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.596ns  (logic 0.043ns (1.656%)  route 2.553ns (98.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.217     1.217    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.043     1.260 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.336     2.596    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y14          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861     0.861    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y14          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.598ns  (logic 0.043ns (1.655%)  route 2.555ns (98.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.217     1.217    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.043     1.260 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.338     2.598    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y13          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861     0.861    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y13          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.601ns  (logic 0.043ns (1.654%)  route 2.558ns (98.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.217     1.217    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.043     1.260 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.340     2.601    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y14          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.861     0.861    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y14          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.657ns  (logic 0.043ns (1.618%)  route 2.614ns (98.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.217     1.217    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.043     1.260 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.397     2.657    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y18          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.857     0.857    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y18          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[4]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.043ns (1.616%)  route 2.618ns (98.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.217     1.217    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.043     1.260 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.401     2.661    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y18          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.857     0.857    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y18          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[6]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.725ns  (logic 0.043ns (1.578%)  route 2.682ns (98.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.217     1.217    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.043     1.260 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.465     2.725    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y19          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.856     0.856    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y19          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.725ns  (logic 0.043ns (1.578%)  route 2.682ns (98.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.217     1.217    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.043     1.260 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.465     2.725    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y19          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.856     0.856    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y19          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[5]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.725ns  (logic 0.043ns (1.578%)  route 2.682ns (98.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.217     1.217    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.043     1.260 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.465     2.725    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y19          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=146, routed)         0.856     0.856    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y19          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.700ns  (logic 0.704ns (26.070%)  route 1.996ns (73.930%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/Q
                         net (fo=2, routed)           0.854     1.310    mb_block_hdmi/hdmi_text_controller_0/inst/vga/frame_counter_reg[2]
    SLICE_X14Y11         LUT5 (Prop_lut5_I4_O)        0.124     1.434 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           1.143     2.576    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.124     2.700 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.700    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[2]
    SLICE_X14Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.444    -1.567    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 0.704ns (27.220%)  route 1.882ns (72.780%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]/C
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]/Q
                         net (fo=2, routed)           0.871     1.327    mb_block_hdmi/hdmi_text_controller_0/inst/vga/frame_counter_reg[6]
    SLICE_X14Y12         LUT5 (Prop_lut5_I4_O)        0.124     1.451 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           1.011     2.462    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]_0
    SLICE_X28Y14         LUT5 (Prop_lut5_I3_O)        0.124     2.586 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.586    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[6]
    SLICE_X28Y14         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.442    -1.569    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X28Y14         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.570ns  (logic 0.704ns (27.392%)  route 1.866ns (72.608%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[9]/C
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[9]/Q
                         net (fo=2, routed)           0.678     1.134    mb_block_hdmi/hdmi_text_controller_0/inst/vga/frame_counter_reg[9]
    SLICE_X12Y14         LUT5 (Prop_lut5_I4_O)        0.124     1.258 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[9]_i_4/O
                         net (fo=1, routed)           1.188     2.446    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[9]_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124     2.570 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     2.570    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[9]
    SLICE_X12Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[9]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.560ns  (logic 0.704ns (27.496%)  route 1.856ns (72.504%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[5]/C
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[5]/Q
                         net (fo=2, routed)           0.664     1.120    mb_block_hdmi/hdmi_text_controller_0/inst/vga/frame_counter_reg[5]
    SLICE_X12Y12         LUT5 (Prop_lut5_I4_O)        0.124     1.244 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[5]_i_3/O
                         net (fo=1, routed)           1.192     2.436    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I3_O)        0.124     2.560 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     2.560    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[5]
    SLICE_X12Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]/C

Slack:                    inf
  Source:                 mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.278ns  (logic 0.124ns (5.444%)  route 2.154ns (94.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.154     2.154    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X9Y29          LUT4 (Prop_lut4_I0_O)        0.124     2.278 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.278    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X9Y29          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.439    -1.572    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X9Y29          FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.188ns  (logic 0.930ns (42.499%)  route 1.258ns (57.501%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]/Q
                         net (fo=2, routed)           0.806     1.262    mb_block_hdmi/hdmi_text_controller_0/inst/vga/frame_counter_reg[0]
    SLICE_X12Y11         LUT5 (Prop_lut5_I4_O)        0.146     1.408 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.452     1.860    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]_0
    SLICE_X12Y15         LUT5 (Prop_lut5_I3_O)        0.328     2.188 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.188    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[0]
    SLICE_X12Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.444    -1.567    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.081ns  (logic 0.704ns (33.835%)  route 1.377ns (66.165%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]/C
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]/Q
                         net (fo=2, routed)           0.298     0.754    mb_block_hdmi/hdmi_text_controller_0/inst/vga/frame_counter_reg[8]
    SLICE_X14Y13         LUT5 (Prop_lut5_I4_O)        0.124     0.878 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[8]_i_4/O
                         net (fo=1, routed)           1.078     1.957    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[8]_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124     2.081 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.081    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[8]
    SLICE_X33Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.439    -1.572    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X33Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.072ns  (logic 0.704ns (33.981%)  route 1.368ns (66.019%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/Q
                         net (fo=2, routed)           0.424     0.880    mb_block_hdmi/hdmi_text_controller_0/inst/vga/frame_counter_reg[1]
    SLICE_X14Y12         LUT5 (Prop_lut5_I4_O)        0.124     1.004 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.944     1.948    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.124     2.072 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.072    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[1]
    SLICE_X14Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.444    -1.567    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.704ns (34.076%)  route 1.362ns (65.924%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]/C
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]/Q
                         net (fo=2, routed)           0.579     1.035    mb_block_hdmi/hdmi_text_controller_0/inst/vga/frame_counter_reg[7]
    SLICE_X13Y12         LUT5 (Prop_lut5_I4_O)        0.124     1.159 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.783     1.942    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]_0
    SLICE_X14Y18         LUT5 (Prop_lut5_I3_O)        0.124     2.066 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.066    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[7]
    SLICE_X14Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.992ns  (logic 0.704ns (35.344%)  route 1.288ns (64.656%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/C
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/Q
                         net (fo=2, routed)           0.294     0.750    mb_block_hdmi/hdmi_text_controller_0/inst/vga/frame_counter_reg[3]
    SLICE_X14Y11         LUT5 (Prop_lut5_I4_O)        0.124     0.874 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.994     1.868    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]_0
    SLICE_X14Y18         LUT5 (Prop_lut5_I3_O)        0.124     1.992 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.992    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[3]
    SLICE_X14Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        1.440    -1.571    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y18         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.525%)  route 0.205ns (52.475%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[21]/C
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[21]/Q
                         net (fo=2, routed)           0.205     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[11]
    SLICE_X14Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.391 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     0.391    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[21]
    SLICE_X14Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.830    -0.877    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.921%)  route 0.219ns (54.079%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/C
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/Q
                         net (fo=2, routed)           0.219     0.360    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[19]
    SLICE_X15Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.405 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     0.405    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[29]
    SLICE_X15Y19         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.826    -0.881    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X15Y19         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[29]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.978%)  route 0.247ns (57.022%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[25]/C
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[25]/Q
                         net (fo=2, routed)           0.247     0.388    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[15]
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.045     0.433 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.433    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[25]
    SLICE_X29Y17         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.825    -0.882    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X29Y17         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[25]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.162%)  route 0.255ns (57.838%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[14]/C
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[14]/Q
                         net (fo=2, routed)           0.255     0.396    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[4]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.045     0.441 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.441    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[14]
    SLICE_X28Y14         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.828    -0.879    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X28Y14         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[14]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.566%)  route 0.261ns (58.434%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/C
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/Q
                         net (fo=2, routed)           0.261     0.402    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[20]
    SLICE_X15Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.447 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     0.447    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[30]
    SLICE_X15Y21         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.824    -0.883    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X15Y21         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[30]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.244%)  route 0.276ns (59.756%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[19]/C
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[19]/Q
                         net (fo=2, routed)           0.276     0.417    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[9]
    SLICE_X12Y15         LUT6 (Prop_lut6_I1_O)        0.045     0.462 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.462    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[19]
    SLICE_X12Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.830    -0.877    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[19]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.231ns (45.982%)  route 0.271ns (54.018%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/Q
                         net (fo=2, routed)           0.103     0.244    mb_block_hdmi/hdmi_text_controller_0/inst/vga/frame_counter_reg[4]
    SLICE_X14Y12         LUT5 (Prop_lut5_I4_O)        0.045     0.289 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.168     0.457    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.045     0.502 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.502    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[4]
    SLICE_X14Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.830    -0.877    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y15         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.056%)  route 0.330ns (63.944%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/C
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/Q
                         net (fo=2, routed)           0.330     0.471    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[12]
    SLICE_X14Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.516 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.516    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[22]
    SLICE_X14Y21         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.824    -0.883    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y21         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.212%)  route 0.342ns (64.788%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[10]/C
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[10]/Q
                         net (fo=2, routed)           0.342     0.483    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[0]
    SLICE_X12Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.528 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[10]
    SLICE_X12Y21         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.824    -0.883    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y21         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[10]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.186ns (34.999%)  route 0.345ns (65.001%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/C
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/Q
                         net (fo=2, routed)           0.345     0.486    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[17]
    SLICE_X15Y20         LUT6 (Prop_lut6_I1_O)        0.045     0.531 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.531    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[27]
    SLICE_X15Y20         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1826, routed)        0.825    -0.882    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X15Y20         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[27]/C





