/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [19:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = celloutsig_0_1z[0] ? in_data[54] : in_data[49];
  assign celloutsig_0_10z = celloutsig_0_8z ? in_data[82] : celloutsig_0_1z[3];
  assign celloutsig_0_15z = celloutsig_0_5z ? celloutsig_0_13z : celloutsig_0_7z;
  assign celloutsig_1_0z = in_data[106] ? in_data[148] : in_data[167];
  assign celloutsig_1_2z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_1z;
  assign celloutsig_1_19z = !(in_data[174] ? celloutsig_1_16z : celloutsig_1_10z);
  assign celloutsig_0_4z = ~in_data[58];
  assign celloutsig_0_12z = ~((celloutsig_0_2z | celloutsig_0_4z) & celloutsig_0_3z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[175]);
  assign celloutsig_1_7z = ~((celloutsig_1_4z | celloutsig_1_6z[7]) & celloutsig_1_3z[2]);
  assign celloutsig_1_8z = ~((celloutsig_1_6z[12] | in_data[114]) & celloutsig_1_0z);
  assign celloutsig_1_10z = celloutsig_1_6z[5] ^ celloutsig_1_4z;
  assign celloutsig_0_0z = in_data[81:76] & in_data[12:7];
  assign celloutsig_1_15z = { celloutsig_1_3z[10:6], celloutsig_1_7z } & celloutsig_1_14z[5:0];
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_1z } > { celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_1z[4], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z } > celloutsig_0_6z[9:4];
  assign celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_0z } <= { celloutsig_1_6z[10:4], celloutsig_1_6z[4], celloutsig_1_6z[2:0] };
  assign celloutsig_0_5z = { in_data[81:76], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } <= { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_6z[12:3], celloutsig_0_1z } <= { celloutsig_0_6z[16:2], celloutsig_0_4z };
  assign celloutsig_0_3z = celloutsig_0_0z[5:2] <= { celloutsig_0_1z[3:1], celloutsig_0_2z };
  assign celloutsig_1_13z = in_data[150:135] <= { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_1_12z = in_data[117:105] || { in_data[146:138], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_11z[8:3], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_12z } < { celloutsig_0_6z[14], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_6z = in_data[43:26] | { in_data[91:87], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = celloutsig_0_0z | celloutsig_0_0z;
  assign celloutsig_1_9z = { celloutsig_1_6z[13:4], celloutsig_1_6z[4], celloutsig_1_6z[2:0] } | { in_data[151:142], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_16z = & { celloutsig_1_15z[4:0], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_4z = & { celloutsig_1_3z[6:1], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_2z = & { in_data[5:2], celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[191:185], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } << { in_data[189:180], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_14z = { in_data[187:184], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } << { celloutsig_1_9z[13:6], celloutsig_1_10z, celloutsig_1_12z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_11z = 20'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z };
  assign { celloutsig_1_6z[2], celloutsig_1_6z[6], celloutsig_1_6z[14:7], celloutsig_1_6z[4], celloutsig_1_6z[1:0], celloutsig_1_6z[5] } = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z[8:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } | { celloutsig_1_2z, in_data[125], in_data[133:126], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, in_data[124] };
  assign celloutsig_1_6z[3] = celloutsig_1_6z[4];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
