Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 24 14:39:54 2024
| Host         : DESKTOP-5CTLBIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (532)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dataConsume1/start_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (532)
--------------------------------
 There are 532 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.344        0.000                      0                 1112        0.017        0.000                      0                 1112        4.500        0.000                       0                   538  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out_clk_wiz_0     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out_clk_wiz_0_1   {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out_clk_wiz_0           3.344        0.000                      0                 1112        0.259        0.000                      0                 1112        4.500        0.000                       0                   534  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out_clk_wiz_0_1         3.361        0.000                      0                 1112        0.259        0.000                      0                 1112        4.500        0.000                       0                   534  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          3.344        0.000                      0                 1112        0.017        0.000                      0                 1112  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        3.344        0.000                      0                 1112        0.017        0.000                      0                 1112  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out_clk_wiz_0                           
(none)                clk_out_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out_clk_wiz_0     
(none)                                      clk_out_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 2.760ns (43.244%)  route 3.622ns (56.756%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.926 r  dataConsume1/maxIndex[1]1__13_carry/O[2]
                         net (fo=9, routed)           1.497     4.423    dataConsume1/maxIndex[1]1__13_carry_n_5
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.302     4.725 r  dataConsume1/maxIndexBuffer[0][3]_i_2/O
                         net (fo=3, routed)           0.666     5.391    dataConsume1/maxIndexBuffer[0][3]_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124     5.515 r  dataConsume1/maxIndexBuffer[0][3]_i_1/O
                         net (fo=1, routed)           0.000     5.515    cmdProc1/maxIndexBuffer_reg[0][3]_0[3]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.462    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][3]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.242     8.780    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.079     8.859    cmdProc1/maxIndexBuffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 2.760ns (43.257%)  route 3.620ns (56.743%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.926 r  dataConsume1/maxIndex[1]1__13_carry/O[2]
                         net (fo=9, routed)           1.497     4.423    dataConsume1/maxIndex[1]1__13_carry_n_5
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.302     4.725 r  dataConsume1/maxIndexBuffer[0][3]_i_2/O
                         net (fo=3, routed)           0.664     5.389    dataConsume1/maxIndexBuffer[0][3]_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124     5.513 r  dataConsume1/maxIndexBuffer[0][1]_i_1/O
                         net (fo=1, routed)           0.000     5.513    cmdProc1/maxIndexBuffer_reg[0][3]_0[1]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.462    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.242     8.780    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.077     8.857    cmdProc1/maxIndexBuffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 2.760ns (43.278%)  route 3.617ns (56.722%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.926 r  dataConsume1/maxIndex[1]1__13_carry/O[2]
                         net (fo=9, routed)           1.497     4.423    dataConsume1/maxIndex[1]1__13_carry_n_5
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.302     4.725 r  dataConsume1/maxIndexBuffer[0][3]_i_2/O
                         net (fo=3, routed)           0.661     5.386    dataConsume1/maxIndexBuffer[0][3]_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124     5.510 r  dataConsume1/maxIndexBuffer[0][2]_i_1/O
                         net (fo=1, routed)           0.000     5.510    cmdProc1/maxIndexBuffer_reg[0][3]_0[2]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.462    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.242     8.780    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.081     8.861    cmdProc1/maxIndexBuffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 2.409ns (38.251%)  route 3.889ns (61.749%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.918     5.307    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.124     5.431 r  dataConsume1/maxIndexBuffer[2][3]_i_1/O
                         net (fo=1, routed)           0.000     5.431    cmdProc1/maxIndexBuffer_reg[2][3]_0[3]
    SLICE_X7Y57          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.530    cmdProc1/CLK
    SLICE_X7Y57          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][3]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.029     8.877    cmdProc1/maxIndexBuffer_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.409ns (39.013%)  route 3.766ns (60.987%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.795     5.184    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     5.308 r  dataConsume1/maxIndexBuffer[2][0]_i_1/O
                         net (fo=1, routed)           0.000     5.308    cmdProc1/maxIndexBuffer_reg[2][3]_0[0]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.530    cmdProc1/CLK
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][0]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.029     8.877    cmdProc1/maxIndexBuffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 2.409ns (39.032%)  route 3.763ns (60.968%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.792     5.181    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.305 r  dataConsume1/maxIndexBuffer[2][1]_i_1/O
                         net (fo=1, routed)           0.000     5.305    cmdProc1/maxIndexBuffer_reg[2][3]_0[1]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.530    cmdProc1/CLK
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][1]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.031     8.879    cmdProc1/maxIndexBuffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 2.409ns (39.134%)  route 3.747ns (60.866%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.776     5.165    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.289 r  dataConsume1/maxIndexBuffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000     5.289    cmdProc1/maxIndexBuffer_reg[2][3]_0[2]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.530    cmdProc1/CLK
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.031     8.879    cmdProc1/maxIndexBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 2.824ns (46.514%)  route 3.247ns (53.486%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.986 r  dataConsume1/maxIndex[1]1__13_carry/O[3]
                         net (fo=9, routed)           0.991     3.977    dataConsume1/maxIndex[1]1__13_carry_n_4
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.306     4.283 r  dataConsume1/maxIndexBuffer[1][0]_i_2/O
                         net (fo=1, routed)           0.797     5.080    dataConsume1/maxIndexBuffer[1][0]_i_2_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     5.204 r  dataConsume1/maxIndexBuffer[1][0]_i_1/O
                         net (fo=1, routed)           0.000     5.204    cmdProc1/maxIndexBuffer_reg[1][3]_0[0]
    SLICE_X7Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.505     8.529    cmdProc1/CLK
    SLICE_X7Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][0]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.847    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)        0.029     8.876    cmdProc1/maxIndexBuffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.941ns (51.725%)  route 2.745ns (48.275%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.896 r  dataConsume1/maxIndex[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.896    dataConsume1/maxIndex[1]1__13_carry_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.230 r  dataConsume1/maxIndex[1]1__13_carry__0/O[1]
                         net (fo=9, routed)           0.839     4.069    dataConsume1/maxIndex[1]1__13_carry__0_n_6
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.303     4.372 r  dataConsume1/maxIndexBuffer[1][1]_i_1/O
                         net (fo=5, routed)           0.447     4.819    cmdProc1/maxIndexBuffer_reg[1][3]_0[1]
    SLICE_X4Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.505     8.529    cmdProc1/CLK
    SLICE_X4Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.847    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)       -0.071     8.776    cmdProc1/maxIndexBuffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.776    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 2.700ns (46.892%)  route 3.058ns (53.108%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.986 r  dataConsume1/maxIndex[1]1__13_carry/O[3]
                         net (fo=9, routed)           1.599     4.585    dataConsume1/maxIndex[1]1__13_carry_n_4
    SLICE_X8Y59          LUT6 (Prop_lut6_I3_O)        0.306     4.891 r  dataConsume1/maxIndexBuffer[1][2]_i_1/O
                         net (fo=1, routed)           0.000     4.891    cmdProc1/maxIndexBuffer_reg[1][3]_0[2]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.462    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][2]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.242     8.780    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.079     8.859    cmdProc1/maxIndexBuffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  3.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.805%)  route 0.149ns (50.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.566    -0.598    dataConsume1/CLK
    SLICE_X10Y46         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  dataConsume1/dataResults_reg_reg[6][4]/Q
                         net (fo=1, routed)           0.149    -0.301    dataConsume1/dataResults_reg_reg[6][4]
    SLICE_X11Y48         FDRE                                         r  dataConsume1/dataResults_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.837    -0.834    dataConsume1/CLK
    SLICE_X11Y48         FDRE                                         r  dataConsume1/dataResults_reg[6][4]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.021    -0.560    dataConsume1/dataResults_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.595%)  route 0.141ns (52.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X13Y54         FDRE                                         r  dataConsume1/dataResults_reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg_reg[2][3]/Q
                         net (fo=1, routed)           0.141    -0.331    dataConsume1/dataResults_reg_reg[2][3]
    SLICE_X13Y53         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X13Y53         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)        -0.007    -0.591    dataConsume1/dataResults_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.565    -0.599    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.435 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.186    -0.248    cmdProc1/counterL7_reg[1]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.043    -0.205 r  cmdProc1/counterL7[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    cmdProc1/counterL7[2]_i_2_n_0
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.834    -0.836    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[2]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X10Y51         FDSE (Hold_fdse_C_D)         0.131    -0.468    cmdProc1/counterL7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.999%)  route 0.163ns (56.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X15Y55         FDRE                                         r  dataConsume1/dataResults_reg_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg_reg[2][7]/Q
                         net (fo=1, routed)           0.163    -0.309    dataConsume1/dataResults_reg_reg[2][7]
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[2][7]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.011    -0.573    dataConsume1/dataResults_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.347%)  route 0.161ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X15Y55         FDRE                                         r  dataConsume1/dataResults_reg_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg_reg[1][7]/Q
                         net (fo=1, routed)           0.161    -0.311    dataConsume1/dataResults_reg_reg[1][7]
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[1][7]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.007    -0.577    dataConsume1/dataResults_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultsBuffer_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.567    -0.597    dataConsume1/CLK
    SLICE_X10Y47         FDRE                                         r  dataConsume1/dataResults_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  dataConsume1/dataResults_reg[5][5]/Q
                         net (fo=1, routed)           0.172    -0.261    cmdProc1/dataResultsBuffer_reg[5][7]_0[5]
    SLICE_X10Y48         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.837    -0.834    cmdProc1/CLK
    SLICE_X10Y48         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][5]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.053    -0.528    cmdProc1/dataResultsBuffer_reg[5][5]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X14Y57         FDRE                                         r  dataConsume1/dataResults_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  dataConsume1/dataResults_reg_reg[0][2]/Q
                         net (fo=1, routed)           0.172    -0.265    dataConsume1/dataResults_reg_reg[0][2]
    SLICE_X14Y58         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.832    -0.838    dataConsume1/CLK
    SLICE_X14Y58         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X14Y58         FDRE (Hold_fdre_C_D)         0.052    -0.533    dataConsume1/dataResults_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.898%)  route 0.149ns (50.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X14Y57         FDRE                                         r  dataConsume1/dataResults_reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  dataConsume1/dataResults_reg_reg[1][6]/Q
                         net (fo=1, routed)           0.149    -0.304    dataConsume1/dataResults_reg_reg[1][6]
    SLICE_X14Y56         FDRE                                         r  dataConsume1/dataResults_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X14Y56         FDRE                                         r  dataConsume1/dataResults_reg[1][6]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X14Y56         FDRE (Hold_fdre_C_D)         0.010    -0.574    dataConsume1/dataResults_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.565    -0.599    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.435 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.186    -0.248    cmdProc1/counterL7_reg[1]
    SLICE_X10Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.203 r  cmdProc1/counterL7[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    cmdProc1/counterL7[1]_i_1_n_0
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.834    -0.836    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X10Y51         FDSE (Hold_fdse_C_D)         0.120    -0.479    cmdProc1/counterL7_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X1Y55          FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dataConsume1/counter_reg[1]/Q
                         net (fo=14, routed)          0.180    -0.249    dataConsume1/counter_reg[1]
    SLICE_X1Y55          LUT2 (Prop_lut2_I1_O)        0.045    -0.204 r  dataConsume1/maxIndex_int[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.204    dataConsume1/maxIndex_int0[1]
    SLICE_X1Y55          FDRE                                         r  dataConsume1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.863    -0.807    dataConsume1/CLK
    SLICE_X1Y55          FDRE                                         r  dataConsume1/counter_reg[1]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.091    -0.480    dataConsume1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X7Y50      cmdProc1/FSM_onehot_cur_state_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y50      cmdProc1/FSM_onehot_cur_state_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y50      cmdProc1/FSM_onehot_cur_state_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y50      cmdProc1/FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y50      cmdProc1/FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y50      cmdProc1/FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y50      cmdProc1/FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y50      cmdProc1/FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y50      cmdProc1/FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y50      cmdProc1/FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y50      cmdProc1/FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 2.760ns (43.244%)  route 3.622ns (56.756%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.926 r  dataConsume1/maxIndex[1]1__13_carry/O[2]
                         net (fo=9, routed)           1.497     4.423    dataConsume1/maxIndex[1]1__13_carry_n_5
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.302     4.725 r  dataConsume1/maxIndexBuffer[0][3]_i_2/O
                         net (fo=3, routed)           0.666     5.391    dataConsume1/maxIndexBuffer[0][3]_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124     5.515 r  dataConsume1/maxIndexBuffer[0][3]_i_1/O
                         net (fo=1, routed)           0.000     5.515    cmdProc1/maxIndexBuffer_reg[0][3]_0[3]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.461    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][3]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.226     8.797    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.079     8.876    cmdProc1/maxIndexBuffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 2.760ns (43.257%)  route 3.620ns (56.743%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.926 r  dataConsume1/maxIndex[1]1__13_carry/O[2]
                         net (fo=9, routed)           1.497     4.423    dataConsume1/maxIndex[1]1__13_carry_n_5
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.302     4.725 r  dataConsume1/maxIndexBuffer[0][3]_i_2/O
                         net (fo=3, routed)           0.664     5.389    dataConsume1/maxIndexBuffer[0][3]_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124     5.513 r  dataConsume1/maxIndexBuffer[0][1]_i_1/O
                         net (fo=1, routed)           0.000     5.513    cmdProc1/maxIndexBuffer_reg[0][3]_0[1]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.461    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.226     8.797    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.077     8.874    cmdProc1/maxIndexBuffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 2.760ns (43.278%)  route 3.617ns (56.722%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.926 r  dataConsume1/maxIndex[1]1__13_carry/O[2]
                         net (fo=9, routed)           1.497     4.423    dataConsume1/maxIndex[1]1__13_carry_n_5
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.302     4.725 r  dataConsume1/maxIndexBuffer[0][3]_i_2/O
                         net (fo=3, routed)           0.661     5.386    dataConsume1/maxIndexBuffer[0][3]_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124     5.510 r  dataConsume1/maxIndexBuffer[0][2]_i_1/O
                         net (fo=1, routed)           0.000     5.510    cmdProc1/maxIndexBuffer_reg[0][3]_0[2]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.461    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.226     8.797    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.081     8.878    cmdProc1/maxIndexBuffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 2.409ns (38.251%)  route 3.889ns (61.749%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.918     5.307    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.124     5.431 r  dataConsume1/maxIndexBuffer[2][3]_i_1/O
                         net (fo=1, routed)           0.000     5.431    cmdProc1/maxIndexBuffer_reg[2][3]_0[3]
    SLICE_X7Y57          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.529    cmdProc1/CLK
    SLICE_X7Y57          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][3]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.226     8.865    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.029     8.894    cmdProc1/maxIndexBuffer_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.894    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.409ns (39.013%)  route 3.766ns (60.987%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.795     5.184    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     5.308 r  dataConsume1/maxIndexBuffer[2][0]_i_1/O
                         net (fo=1, routed)           0.000     5.308    cmdProc1/maxIndexBuffer_reg[2][3]_0[0]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.529    cmdProc1/CLK
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][0]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.226     8.865    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.029     8.894    cmdProc1/maxIndexBuffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.894    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 2.409ns (39.032%)  route 3.763ns (60.968%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.792     5.181    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.305 r  dataConsume1/maxIndexBuffer[2][1]_i_1/O
                         net (fo=1, routed)           0.000     5.305    cmdProc1/maxIndexBuffer_reg[2][3]_0[1]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.529    cmdProc1/CLK
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][1]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.226     8.865    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.031     8.896    cmdProc1/maxIndexBuffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 2.409ns (39.134%)  route 3.747ns (60.866%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.776     5.165    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.289 r  dataConsume1/maxIndexBuffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000     5.289    cmdProc1/maxIndexBuffer_reg[2][3]_0[2]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.529    cmdProc1/CLK
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.226     8.865    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.031     8.896    cmdProc1/maxIndexBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 2.824ns (46.514%)  route 3.247ns (53.486%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.986 r  dataConsume1/maxIndex[1]1__13_carry/O[3]
                         net (fo=9, routed)           0.991     3.977    dataConsume1/maxIndex[1]1__13_carry_n_4
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.306     4.283 r  dataConsume1/maxIndexBuffer[1][0]_i_2/O
                         net (fo=1, routed)           0.797     5.080    dataConsume1/maxIndexBuffer[1][0]_i_2_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     5.204 r  dataConsume1/maxIndexBuffer[1][0]_i_1/O
                         net (fo=1, routed)           0.000     5.204    cmdProc1/maxIndexBuffer_reg[1][3]_0[0]
    SLICE_X7Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.505     8.528    cmdProc1/CLK
    SLICE_X7Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][0]/C
                         clock pessimism              0.561     9.089    
                         clock uncertainty           -0.226     8.864    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)        0.029     8.893    cmdProc1/maxIndexBuffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.941ns (51.725%)  route 2.745ns (48.275%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.896 r  dataConsume1/maxIndex[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.896    dataConsume1/maxIndex[1]1__13_carry_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.230 r  dataConsume1/maxIndex[1]1__13_carry__0/O[1]
                         net (fo=9, routed)           0.839     4.069    dataConsume1/maxIndex[1]1__13_carry__0_n_6
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.303     4.372 r  dataConsume1/maxIndexBuffer[1][1]_i_1/O
                         net (fo=5, routed)           0.447     4.819    cmdProc1/maxIndexBuffer_reg[1][3]_0[1]
    SLICE_X4Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.505     8.528    cmdProc1/CLK
    SLICE_X4Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/C
                         clock pessimism              0.561     9.089    
                         clock uncertainty           -0.226     8.864    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)       -0.071     8.793    cmdProc1/maxIndexBuffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 2.700ns (46.892%)  route 3.058ns (53.108%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.986 r  dataConsume1/maxIndex[1]1__13_carry/O[3]
                         net (fo=9, routed)           1.599     4.585    dataConsume1/maxIndex[1]1__13_carry_n_4
    SLICE_X8Y59          LUT6 (Prop_lut6_I3_O)        0.306     4.891 r  dataConsume1/maxIndexBuffer[1][2]_i_1/O
                         net (fo=1, routed)           0.000     4.891    cmdProc1/maxIndexBuffer_reg[1][3]_0[2]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.461    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][2]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.226     8.797    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.079     8.876    cmdProc1/maxIndexBuffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  3.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.805%)  route 0.149ns (50.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.566    -0.598    dataConsume1/CLK
    SLICE_X10Y46         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  dataConsume1/dataResults_reg_reg[6][4]/Q
                         net (fo=1, routed)           0.149    -0.301    dataConsume1/dataResults_reg_reg[6][4]
    SLICE_X11Y48         FDRE                                         r  dataConsume1/dataResults_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.837    -0.834    dataConsume1/CLK
    SLICE_X11Y48         FDRE                                         r  dataConsume1/dataResults_reg[6][4]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.021    -0.560    dataConsume1/dataResults_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.595%)  route 0.141ns (52.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X13Y54         FDRE                                         r  dataConsume1/dataResults_reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg_reg[2][3]/Q
                         net (fo=1, routed)           0.141    -0.331    dataConsume1/dataResults_reg_reg[2][3]
    SLICE_X13Y53         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X13Y53         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)        -0.007    -0.591    dataConsume1/dataResults_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.565    -0.599    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.435 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.186    -0.248    cmdProc1/counterL7_reg[1]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.043    -0.205 r  cmdProc1/counterL7[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    cmdProc1/counterL7[2]_i_2_n_0
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.834    -0.836    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[2]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X10Y51         FDSE (Hold_fdse_C_D)         0.131    -0.468    cmdProc1/counterL7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.999%)  route 0.163ns (56.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X15Y55         FDRE                                         r  dataConsume1/dataResults_reg_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg_reg[2][7]/Q
                         net (fo=1, routed)           0.163    -0.309    dataConsume1/dataResults_reg_reg[2][7]
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[2][7]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.011    -0.573    dataConsume1/dataResults_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.347%)  route 0.161ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X15Y55         FDRE                                         r  dataConsume1/dataResults_reg_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg_reg[1][7]/Q
                         net (fo=1, routed)           0.161    -0.311    dataConsume1/dataResults_reg_reg[1][7]
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[1][7]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.007    -0.577    dataConsume1/dataResults_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultsBuffer_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.567    -0.597    dataConsume1/CLK
    SLICE_X10Y47         FDRE                                         r  dataConsume1/dataResults_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  dataConsume1/dataResults_reg[5][5]/Q
                         net (fo=1, routed)           0.172    -0.261    cmdProc1/dataResultsBuffer_reg[5][7]_0[5]
    SLICE_X10Y48         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.837    -0.834    cmdProc1/CLK
    SLICE_X10Y48         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][5]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.053    -0.528    cmdProc1/dataResultsBuffer_reg[5][5]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X14Y57         FDRE                                         r  dataConsume1/dataResults_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  dataConsume1/dataResults_reg_reg[0][2]/Q
                         net (fo=1, routed)           0.172    -0.265    dataConsume1/dataResults_reg_reg[0][2]
    SLICE_X14Y58         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.832    -0.838    dataConsume1/CLK
    SLICE_X14Y58         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X14Y58         FDRE (Hold_fdre_C_D)         0.052    -0.533    dataConsume1/dataResults_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.898%)  route 0.149ns (50.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X14Y57         FDRE                                         r  dataConsume1/dataResults_reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  dataConsume1/dataResults_reg_reg[1][6]/Q
                         net (fo=1, routed)           0.149    -0.304    dataConsume1/dataResults_reg_reg[1][6]
    SLICE_X14Y56         FDRE                                         r  dataConsume1/dataResults_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X14Y56         FDRE                                         r  dataConsume1/dataResults_reg[1][6]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X14Y56         FDRE (Hold_fdre_C_D)         0.010    -0.574    dataConsume1/dataResults_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.565    -0.599    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.435 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.186    -0.248    cmdProc1/counterL7_reg[1]
    SLICE_X10Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.203 r  cmdProc1/counterL7[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    cmdProc1/counterL7[1]_i_1_n_0
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.834    -0.836    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X10Y51         FDSE (Hold_fdse_C_D)         0.120    -0.479    cmdProc1/counterL7_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X1Y55          FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dataConsume1/counter_reg[1]/Q
                         net (fo=14, routed)          0.180    -0.249    dataConsume1/counter_reg[1]
    SLICE_X1Y55          LUT2 (Prop_lut2_I1_O)        0.045    -0.204 r  dataConsume1/maxIndex_int[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.204    dataConsume1/maxIndex_int0[1]
    SLICE_X1Y55          FDRE                                         r  dataConsume1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.863    -0.807    dataConsume1/CLK
    SLICE_X1Y55          FDRE                                         r  dataConsume1/counter_reg[1]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.091    -0.480    dataConsume1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X7Y50      cmdProc1/FSM_onehot_cur_state_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y50      cmdProc1/FSM_onehot_cur_state_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y50      cmdProc1/FSM_onehot_cur_state_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y50      cmdProc1/FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y50      cmdProc1/FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y50      cmdProc1/FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y50      cmdProc1/FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y50      cmdProc1/FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X7Y50      cmdProc1/FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y50      cmdProc1/FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y50      cmdProc1/FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52      cmdProc1/FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y49      cmdProc1/FSM_onehot_cur_state_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 2.760ns (43.244%)  route 3.622ns (56.756%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.926 r  dataConsume1/maxIndex[1]1__13_carry/O[2]
                         net (fo=9, routed)           1.497     4.423    dataConsume1/maxIndex[1]1__13_carry_n_5
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.302     4.725 r  dataConsume1/maxIndexBuffer[0][3]_i_2/O
                         net (fo=3, routed)           0.666     5.391    dataConsume1/maxIndexBuffer[0][3]_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124     5.515 r  dataConsume1/maxIndexBuffer[0][3]_i_1/O
                         net (fo=1, routed)           0.000     5.515    cmdProc1/maxIndexBuffer_reg[0][3]_0[3]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.462    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][3]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.242     8.780    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.079     8.859    cmdProc1/maxIndexBuffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 2.760ns (43.257%)  route 3.620ns (56.743%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.926 r  dataConsume1/maxIndex[1]1__13_carry/O[2]
                         net (fo=9, routed)           1.497     4.423    dataConsume1/maxIndex[1]1__13_carry_n_5
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.302     4.725 r  dataConsume1/maxIndexBuffer[0][3]_i_2/O
                         net (fo=3, routed)           0.664     5.389    dataConsume1/maxIndexBuffer[0][3]_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124     5.513 r  dataConsume1/maxIndexBuffer[0][1]_i_1/O
                         net (fo=1, routed)           0.000     5.513    cmdProc1/maxIndexBuffer_reg[0][3]_0[1]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.462    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.242     8.780    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.077     8.857    cmdProc1/maxIndexBuffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 2.760ns (43.278%)  route 3.617ns (56.722%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.926 r  dataConsume1/maxIndex[1]1__13_carry/O[2]
                         net (fo=9, routed)           1.497     4.423    dataConsume1/maxIndex[1]1__13_carry_n_5
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.302     4.725 r  dataConsume1/maxIndexBuffer[0][3]_i_2/O
                         net (fo=3, routed)           0.661     5.386    dataConsume1/maxIndexBuffer[0][3]_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124     5.510 r  dataConsume1/maxIndexBuffer[0][2]_i_1/O
                         net (fo=1, routed)           0.000     5.510    cmdProc1/maxIndexBuffer_reg[0][3]_0[2]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.462    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.242     8.780    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.081     8.861    cmdProc1/maxIndexBuffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 2.409ns (38.251%)  route 3.889ns (61.749%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.918     5.307    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.124     5.431 r  dataConsume1/maxIndexBuffer[2][3]_i_1/O
                         net (fo=1, routed)           0.000     5.431    cmdProc1/maxIndexBuffer_reg[2][3]_0[3]
    SLICE_X7Y57          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.530    cmdProc1/CLK
    SLICE_X7Y57          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][3]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.029     8.877    cmdProc1/maxIndexBuffer_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.409ns (39.013%)  route 3.766ns (60.987%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.795     5.184    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     5.308 r  dataConsume1/maxIndexBuffer[2][0]_i_1/O
                         net (fo=1, routed)           0.000     5.308    cmdProc1/maxIndexBuffer_reg[2][3]_0[0]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.530    cmdProc1/CLK
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][0]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.029     8.877    cmdProc1/maxIndexBuffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 2.409ns (39.032%)  route 3.763ns (60.968%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.792     5.181    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.305 r  dataConsume1/maxIndexBuffer[2][1]_i_1/O
                         net (fo=1, routed)           0.000     5.305    cmdProc1/maxIndexBuffer_reg[2][3]_0[1]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.530    cmdProc1/CLK
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][1]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.031     8.879    cmdProc1/maxIndexBuffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 2.409ns (39.134%)  route 3.747ns (60.866%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.776     5.165    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.289 r  dataConsume1/maxIndexBuffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000     5.289    cmdProc1/maxIndexBuffer_reg[2][3]_0[2]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.530    cmdProc1/CLK
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/C
                         clock pessimism              0.561     9.091    
                         clock uncertainty           -0.242     8.848    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.031     8.879    cmdProc1/maxIndexBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 2.824ns (46.514%)  route 3.247ns (53.486%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.986 r  dataConsume1/maxIndex[1]1__13_carry/O[3]
                         net (fo=9, routed)           0.991     3.977    dataConsume1/maxIndex[1]1__13_carry_n_4
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.306     4.283 r  dataConsume1/maxIndexBuffer[1][0]_i_2/O
                         net (fo=1, routed)           0.797     5.080    dataConsume1/maxIndexBuffer[1][0]_i_2_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     5.204 r  dataConsume1/maxIndexBuffer[1][0]_i_1/O
                         net (fo=1, routed)           0.000     5.204    cmdProc1/maxIndexBuffer_reg[1][3]_0[0]
    SLICE_X7Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.505     8.529    cmdProc1/CLK
    SLICE_X7Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][0]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.847    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)        0.029     8.876    cmdProc1/maxIndexBuffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.941ns (51.725%)  route 2.745ns (48.275%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.896 r  dataConsume1/maxIndex[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.896    dataConsume1/maxIndex[1]1__13_carry_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.230 r  dataConsume1/maxIndex[1]1__13_carry__0/O[1]
                         net (fo=9, routed)           0.839     4.069    dataConsume1/maxIndex[1]1__13_carry__0_n_6
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.303     4.372 r  dataConsume1/maxIndexBuffer[1][1]_i_1/O
                         net (fo=5, routed)           0.447     4.819    cmdProc1/maxIndexBuffer_reg[1][3]_0[1]
    SLICE_X4Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.505     8.529    cmdProc1/CLK
    SLICE_X4Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.847    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)       -0.071     8.776    cmdProc1/maxIndexBuffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.776    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 2.700ns (46.892%)  route 3.058ns (53.108%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.986 r  dataConsume1/maxIndex[1]1__13_carry/O[3]
                         net (fo=9, routed)           1.599     4.585    dataConsume1/maxIndex[1]1__13_carry_n_4
    SLICE_X8Y59          LUT6 (Prop_lut6_I3_O)        0.306     4.891 r  dataConsume1/maxIndexBuffer[1][2]_i_1/O
                         net (fo=1, routed)           0.000     4.891    cmdProc1/maxIndexBuffer_reg[1][3]_0[2]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.462    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][2]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.242     8.780    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.079     8.859    cmdProc1/maxIndexBuffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  3.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.805%)  route 0.149ns (50.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.566    -0.598    dataConsume1/CLK
    SLICE_X10Y46         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  dataConsume1/dataResults_reg_reg[6][4]/Q
                         net (fo=1, routed)           0.149    -0.301    dataConsume1/dataResults_reg_reg[6][4]
    SLICE_X11Y48         FDRE                                         r  dataConsume1/dataResults_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.837    -0.834    dataConsume1/CLK
    SLICE_X11Y48         FDRE                                         r  dataConsume1/dataResults_reg[6][4]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.242    -0.338    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.021    -0.317    dataConsume1/dataResults_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.595%)  route 0.141ns (52.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X13Y54         FDRE                                         r  dataConsume1/dataResults_reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg_reg[2][3]/Q
                         net (fo=1, routed)           0.141    -0.331    dataConsume1/dataResults_reg_reg[2][3]
    SLICE_X13Y53         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X13Y53         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.242    -0.341    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)        -0.007    -0.348    dataConsume1/dataResults_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.565    -0.599    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.435 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.186    -0.248    cmdProc1/counterL7_reg[1]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.043    -0.205 r  cmdProc1/counterL7[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    cmdProc1/counterL7[2]_i_2_n_0
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.834    -0.836    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[2]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.242    -0.356    
    SLICE_X10Y51         FDSE (Hold_fdse_C_D)         0.131    -0.225    cmdProc1/counterL7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.999%)  route 0.163ns (56.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X15Y55         FDRE                                         r  dataConsume1/dataResults_reg_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg_reg[2][7]/Q
                         net (fo=1, routed)           0.163    -0.309    dataConsume1/dataResults_reg_reg[2][7]
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[2][7]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.242    -0.341    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.011    -0.330    dataConsume1/dataResults_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.347%)  route 0.161ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X15Y55         FDRE                                         r  dataConsume1/dataResults_reg_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg_reg[1][7]/Q
                         net (fo=1, routed)           0.161    -0.311    dataConsume1/dataResults_reg_reg[1][7]
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[1][7]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.242    -0.341    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.007    -0.334    dataConsume1/dataResults_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultsBuffer_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.567    -0.597    dataConsume1/CLK
    SLICE_X10Y47         FDRE                                         r  dataConsume1/dataResults_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  dataConsume1/dataResults_reg[5][5]/Q
                         net (fo=1, routed)           0.172    -0.261    cmdProc1/dataResultsBuffer_reg[5][7]_0[5]
    SLICE_X10Y48         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.837    -0.834    cmdProc1/CLK
    SLICE_X10Y48         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][5]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.242    -0.338    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.053    -0.285    cmdProc1/dataResultsBuffer_reg[5][5]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X14Y57         FDRE                                         r  dataConsume1/dataResults_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  dataConsume1/dataResults_reg_reg[0][2]/Q
                         net (fo=1, routed)           0.172    -0.265    dataConsume1/dataResults_reg_reg[0][2]
    SLICE_X14Y58         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.832    -0.838    dataConsume1/CLK
    SLICE_X14Y58         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.242    -0.342    
    SLICE_X14Y58         FDRE (Hold_fdre_C_D)         0.052    -0.290    dataConsume1/dataResults_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.898%)  route 0.149ns (50.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X14Y57         FDRE                                         r  dataConsume1/dataResults_reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  dataConsume1/dataResults_reg_reg[1][6]/Q
                         net (fo=1, routed)           0.149    -0.304    dataConsume1/dataResults_reg_reg[1][6]
    SLICE_X14Y56         FDRE                                         r  dataConsume1/dataResults_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X14Y56         FDRE                                         r  dataConsume1/dataResults_reg[1][6]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.242    -0.341    
    SLICE_X14Y56         FDRE (Hold_fdre_C_D)         0.010    -0.331    dataConsume1/dataResults_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.565    -0.599    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.435 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.186    -0.248    cmdProc1/counterL7_reg[1]
    SLICE_X10Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.203 r  cmdProc1/counterL7[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    cmdProc1/counterL7[1]_i_1_n_0
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.834    -0.836    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.242    -0.356    
    SLICE_X10Y51         FDSE (Hold_fdse_C_D)         0.120    -0.236    cmdProc1/counterL7_reg[1]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X1Y55          FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dataConsume1/counter_reg[1]/Q
                         net (fo=14, routed)          0.180    -0.249    dataConsume1/counter_reg[1]
    SLICE_X1Y55          LUT2 (Prop_lut2_I1_O)        0.045    -0.204 r  dataConsume1/maxIndex_int[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.204    dataConsume1/maxIndex_int0[1]
    SLICE_X1Y55          FDRE                                         r  dataConsume1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.863    -0.807    dataConsume1/CLK
    SLICE_X1Y55          FDRE                                         r  dataConsume1/counter_reg[1]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.242    -0.328    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.091    -0.237    dataConsume1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.033    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 2.760ns (43.244%)  route 3.622ns (56.756%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.926 r  dataConsume1/maxIndex[1]1__13_carry/O[2]
                         net (fo=9, routed)           1.497     4.423    dataConsume1/maxIndex[1]1__13_carry_n_5
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.302     4.725 r  dataConsume1/maxIndexBuffer[0][3]_i_2/O
                         net (fo=3, routed)           0.666     5.391    dataConsume1/maxIndexBuffer[0][3]_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124     5.515 r  dataConsume1/maxIndexBuffer[0][3]_i_1/O
                         net (fo=1, routed)           0.000     5.515    cmdProc1/maxIndexBuffer_reg[0][3]_0[3]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.461    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][3]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.242     8.780    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.079     8.859    cmdProc1/maxIndexBuffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 2.760ns (43.257%)  route 3.620ns (56.743%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.926 r  dataConsume1/maxIndex[1]1__13_carry/O[2]
                         net (fo=9, routed)           1.497     4.423    dataConsume1/maxIndex[1]1__13_carry_n_5
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.302     4.725 r  dataConsume1/maxIndexBuffer[0][3]_i_2/O
                         net (fo=3, routed)           0.664     5.389    dataConsume1/maxIndexBuffer[0][3]_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124     5.513 r  dataConsume1/maxIndexBuffer[0][1]_i_1/O
                         net (fo=1, routed)           0.000     5.513    cmdProc1/maxIndexBuffer_reg[0][3]_0[1]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.461    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.242     8.780    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.077     8.857    cmdProc1/maxIndexBuffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 2.760ns (43.278%)  route 3.617ns (56.722%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.926 r  dataConsume1/maxIndex[1]1__13_carry/O[2]
                         net (fo=9, routed)           1.497     4.423    dataConsume1/maxIndex[1]1__13_carry_n_5
    SLICE_X9Y59          LUT6 (Prop_lut6_I2_O)        0.302     4.725 r  dataConsume1/maxIndexBuffer[0][3]_i_2/O
                         net (fo=3, routed)           0.661     5.386    dataConsume1/maxIndexBuffer[0][3]_i_2_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.124     5.510 r  dataConsume1/maxIndexBuffer[0][2]_i_1/O
                         net (fo=1, routed)           0.000     5.510    cmdProc1/maxIndexBuffer_reg[0][3]_0[2]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.461    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.242     8.780    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.081     8.861    cmdProc1/maxIndexBuffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 2.409ns (38.251%)  route 3.889ns (61.749%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.918     5.307    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.124     5.431 r  dataConsume1/maxIndexBuffer[2][3]_i_1/O
                         net (fo=1, routed)           0.000     5.431    cmdProc1/maxIndexBuffer_reg[2][3]_0[3]
    SLICE_X7Y57          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.529    cmdProc1/CLK
    SLICE_X7Y57          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][3]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.848    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.029     8.877    cmdProc1/maxIndexBuffer_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -5.431    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 2.409ns (39.013%)  route 3.766ns (60.987%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.795     5.184    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     5.308 r  dataConsume1/maxIndexBuffer[2][0]_i_1/O
                         net (fo=1, routed)           0.000     5.308    cmdProc1/maxIndexBuffer_reg[2][3]_0[0]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.529    cmdProc1/CLK
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][0]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.848    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.029     8.877    cmdProc1/maxIndexBuffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 2.409ns (39.032%)  route 3.763ns (60.968%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.792     5.181    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.305 r  dataConsume1/maxIndexBuffer[2][1]_i_1/O
                         net (fo=1, routed)           0.000     5.305    cmdProc1/maxIndexBuffer_reg[2][3]_0[1]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.529    cmdProc1/CLK
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][1]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.848    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.031     8.879    cmdProc1/maxIndexBuffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 2.409ns (39.134%)  route 3.747ns (60.866%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X1Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/maxIndex_int_reg[2]/Q
                         net (fo=11, routed)          1.035     0.624    dataConsume1/maxIndex_int[2]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.124     0.748 r  dataConsume1/maxIndex[2]0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.748    dataConsume1/maxIndex[2]0_carry_i_3_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.298 r  dataConsume1/maxIndex[2]0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.298    dataConsume1/maxIndex[2]0_carry_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.412 r  dataConsume1/maxIndex[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.412    dataConsume1/maxIndex[2]0_carry__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.634 r  dataConsume1/maxIndex[2]0_carry__1/O[0]
                         net (fo=16, routed)          1.462     3.096    dataConsume1/maxIndex[2]0_carry__1_n_7
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.299     3.395 r  dataConsume1/maxIndex[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.474     3.869    dataConsume1/maxIndex[2]0__14_carry__0_i_3_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.389 r  dataConsume1/maxIndex[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.776     5.165    dataConsume1/maxIndex[2]0__14_carry__0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I0_O)        0.124     5.289 r  dataConsume1/maxIndexBuffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000     5.289    cmdProc1/maxIndexBuffer_reg[2][3]_0[2]
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.506     8.529    cmdProc1/CLK
    SLICE_X7Y58          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.848    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.031     8.879    cmdProc1/maxIndexBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 2.824ns (46.514%)  route 3.247ns (53.486%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.986 r  dataConsume1/maxIndex[1]1__13_carry/O[3]
                         net (fo=9, routed)           0.991     3.977    dataConsume1/maxIndex[1]1__13_carry_n_4
    SLICE_X7Y60          LUT6 (Prop_lut6_I2_O)        0.306     4.283 r  dataConsume1/maxIndexBuffer[1][0]_i_2/O
                         net (fo=1, routed)           0.797     5.080    dataConsume1/maxIndexBuffer[1][0]_i_2_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     5.204 r  dataConsume1/maxIndexBuffer[1][0]_i_1/O
                         net (fo=1, routed)           0.000     5.204    cmdProc1/maxIndexBuffer_reg[1][3]_0[0]
    SLICE_X7Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.505     8.528    cmdProc1/CLK
    SLICE_X7Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][0]/C
                         clock pessimism              0.561     9.089    
                         clock uncertainty           -0.242     8.847    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)        0.029     8.876    cmdProc1/maxIndexBuffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.941ns (51.725%)  route 2.745ns (48.275%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.896 r  dataConsume1/maxIndex[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.896    dataConsume1/maxIndex[1]1__13_carry_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.230 r  dataConsume1/maxIndex[1]1__13_carry__0/O[1]
                         net (fo=9, routed)           0.839     4.069    dataConsume1/maxIndex[1]1__13_carry__0_n_6
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.303     4.372 r  dataConsume1/maxIndexBuffer[1][1]_i_1/O
                         net (fo=5, routed)           0.447     4.819    cmdProc1/maxIndexBuffer_reg[1][3]_0[1]
    SLICE_X4Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.505     8.528    cmdProc1/CLK
    SLICE_X4Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/C
                         clock pessimism              0.561     9.089    
                         clock uncertainty           -0.242     8.847    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)       -0.071     8.776    cmdProc1/maxIndexBuffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.776    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 dataConsume1/maxIndex_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 2.700ns (46.892%)  route 3.058ns (53.108%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y56          FDRE                                         r  dataConsume1/maxIndex_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=10, routed)          0.807     0.359    dataConsume1/maxIndex_int[4]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.299     0.658 r  dataConsume1/maxIndex[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.658    dataConsume1/maxIndex[1]1_carry_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.059 r  dataConsume1/maxIndex[1]1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.059    dataConsume1/maxIndex[1]1_carry_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.173 r  dataConsume1/maxIndex[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.173    dataConsume1/maxIndex[1]1_carry__0_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.395 r  dataConsume1/maxIndex[1]1_carry__1/O[0]
                         net (fo=4, routed)           0.652     2.047    dataConsume1/maxIndex[1]1_carry__1_n_7
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.299     2.346 r  dataConsume1/maxIndex[1]1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     2.346    dataConsume1/maxIndex[1]1__13_carry_i_3_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.986 r  dataConsume1/maxIndex[1]1__13_carry/O[3]
                         net (fo=9, routed)           1.599     4.585    dataConsume1/maxIndex[1]1__13_carry_n_4
    SLICE_X8Y59          LUT6 (Prop_lut6_I3_O)        0.306     4.891 r  dataConsume1/maxIndexBuffer[1][2]_i_1/O
                         net (fo=1, routed)           0.000     4.891    cmdProc1/maxIndexBuffer_reg[1][3]_0[2]
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.438     8.461    cmdProc1/CLK
    SLICE_X8Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][2]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.242     8.780    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.079     8.859    cmdProc1/maxIndexBuffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  3.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.805%)  route 0.149ns (50.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.566    -0.598    dataConsume1/CLK
    SLICE_X10Y46         FDRE                                         r  dataConsume1/dataResults_reg_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  dataConsume1/dataResults_reg_reg[6][4]/Q
                         net (fo=1, routed)           0.149    -0.301    dataConsume1/dataResults_reg_reg[6][4]
    SLICE_X11Y48         FDRE                                         r  dataConsume1/dataResults_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.837    -0.834    dataConsume1/CLK
    SLICE_X11Y48         FDRE                                         r  dataConsume1/dataResults_reg[6][4]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.242    -0.338    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.021    -0.317    dataConsume1/dataResults_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.595%)  route 0.141ns (52.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X13Y54         FDRE                                         r  dataConsume1/dataResults_reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg_reg[2][3]/Q
                         net (fo=1, routed)           0.141    -0.331    dataConsume1/dataResults_reg_reg[2][3]
    SLICE_X13Y53         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X13Y53         FDRE                                         r  dataConsume1/dataResults_reg[2][3]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.242    -0.341    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)        -0.007    -0.348    dataConsume1/dataResults_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.565    -0.599    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.435 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.186    -0.248    cmdProc1/counterL7_reg[1]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.043    -0.205 r  cmdProc1/counterL7[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    cmdProc1/counterL7[2]_i_2_n_0
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.834    -0.836    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[2]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.242    -0.356    
    SLICE_X10Y51         FDSE (Hold_fdse_C_D)         0.131    -0.225    cmdProc1/counterL7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.999%)  route 0.163ns (56.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X15Y55         FDRE                                         r  dataConsume1/dataResults_reg_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg_reg[2][7]/Q
                         net (fo=1, routed)           0.163    -0.309    dataConsume1/dataResults_reg_reg[2][7]
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[2][7]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.242    -0.341    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.011    -0.330    dataConsume1/dataResults_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.347%)  route 0.161ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X15Y55         FDRE                                         r  dataConsume1/dataResults_reg_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  dataConsume1/dataResults_reg_reg[1][7]/Q
                         net (fo=1, routed)           0.161    -0.311    dataConsume1/dataResults_reg_reg[1][7]
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X12Y55         FDRE                                         r  dataConsume1/dataResults_reg[1][7]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.242    -0.341    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.007    -0.334    dataConsume1/dataResults_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultsBuffer_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.567    -0.597    dataConsume1/CLK
    SLICE_X10Y47         FDRE                                         r  dataConsume1/dataResults_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  dataConsume1/dataResults_reg[5][5]/Q
                         net (fo=1, routed)           0.172    -0.261    cmdProc1/dataResultsBuffer_reg[5][7]_0[5]
    SLICE_X10Y48         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.837    -0.834    cmdProc1/CLK
    SLICE_X10Y48         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][5]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.242    -0.338    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.053    -0.285    cmdProc1/dataResultsBuffer_reg[5][5]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X14Y57         FDRE                                         r  dataConsume1/dataResults_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  dataConsume1/dataResults_reg_reg[0][2]/Q
                         net (fo=1, routed)           0.172    -0.265    dataConsume1/dataResults_reg_reg[0][2]
    SLICE_X14Y58         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.832    -0.838    dataConsume1/CLK
    SLICE_X14Y58         FDRE                                         r  dataConsume1/dataResults_reg[0][2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.242    -0.342    
    SLICE_X14Y58         FDRE (Hold_fdre_C_D)         0.052    -0.290    dataConsume1/dataResults_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.898%)  route 0.149ns (50.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X14Y57         FDRE                                         r  dataConsume1/dataResults_reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  dataConsume1/dataResults_reg_reg[1][6]/Q
                         net (fo=1, routed)           0.149    -0.304    dataConsume1/dataResults_reg_reg[1][6]
    SLICE_X14Y56         FDRE                                         r  dataConsume1/dataResults_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.833    -0.837    dataConsume1/CLK
    SLICE_X14Y56         FDRE                                         r  dataConsume1/dataResults_reg[1][6]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.242    -0.341    
    SLICE_X14Y56         FDRE (Hold_fdre_C_D)         0.010    -0.331    dataConsume1/dataResults_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.565    -0.599    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.435 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.186    -0.248    cmdProc1/counterL7_reg[1]
    SLICE_X10Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.203 r  cmdProc1/counterL7[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    cmdProc1/counterL7[1]_i_1_n_0
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.834    -0.836    cmdProc1/CLK
    SLICE_X10Y51         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.242    -0.356    
    SLICE_X10Y51         FDSE (Hold_fdse_C_D)         0.120    -0.236    cmdProc1/counterL7_reg[1]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.593    -0.571    dataConsume1/CLK
    SLICE_X1Y55          FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dataConsume1/counter_reg[1]/Q
                         net (fo=14, routed)          0.180    -0.249    dataConsume1/counter_reg[1]
    SLICE_X1Y55          LUT2 (Prop_lut2_I1_O)        0.045    -0.204 r  dataConsume1/maxIndex_int[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.204    dataConsume1/maxIndex_int0[1]
    SLICE_X1Y55          FDRE                                         r  dataConsume1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.863    -0.807    dataConsume1/CLK
    SLICE_X1Y55          FDRE                                         r  dataConsume1/counter_reg[1]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.242    -0.328    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.091    -0.237    dataConsume1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.033    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/numWords_bcd_reg_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.437ns  (logic 3.913ns (46.380%)  route 4.524ns (53.620%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y53          FDRE                                         r  dataConsume1/numWords_bcd_reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/numWords_bcd_reg_reg[2][0]/Q
                         net (fo=6, routed)           1.030     0.619    dataConsume1/numWords_bcd_reg_reg_n_0_[2][0]
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.124     0.743 r  dataConsume1/numWords_int1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.743    dataConsume1/numWords_int1__0_carry_i_5_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.990 r  dataConsume1/numWords_int1__0_carry/O[0]
                         net (fo=2, routed)           0.668     1.658    dataConsume1/numWords_int1[5]
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.299     1.957 r  dataConsume1/next_state1_carry_i_19/O
                         net (fo=1, routed)           0.000     1.957    dataConsume1/next_state1_carry_i_19_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.537 r  dataConsume1/next_state1_carry_i_12/O[2]
                         net (fo=1, routed)           0.440     2.977    dataConsume1/PCOUT[6]
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882     3.859 r  dataConsume1/next_state1_carry_i_9/O[2]
                         net (fo=2, routed)           0.861     4.720    dataConsume1/numWords_int0[7]
    SLICE_X2Y54          LUT4 (Prop_lut4_I2_O)        0.302     5.022 r  dataConsume1/next_state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.022    dataConsume1/next_state1_carry_i_5_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.398 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.398    dataConsume1/next_state1_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.652 r  dataConsume1/next_state1_carry__0/CO[0]
                         net (fo=2, routed)           0.724     6.376    dataConsume1/next_state1_carry__0_n_3
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.393     6.769 r  dataConsume1/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.801     7.570    dataConsume1/next_state_reg[2]_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  dataConsume1/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/numWords_bcd_reg_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 3.887ns (47.128%)  route 4.361ns (52.872%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y53          FDRE                                         r  dataConsume1/numWords_bcd_reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/numWords_bcd_reg_reg[2][0]/Q
                         net (fo=6, routed)           1.030     0.619    dataConsume1/numWords_bcd_reg_reg_n_0_[2][0]
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.124     0.743 r  dataConsume1/numWords_int1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.743    dataConsume1/numWords_int1__0_carry_i_5_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.990 r  dataConsume1/numWords_int1__0_carry/O[0]
                         net (fo=2, routed)           0.668     1.658    dataConsume1/numWords_int1[5]
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.299     1.957 r  dataConsume1/next_state1_carry_i_19/O
                         net (fo=1, routed)           0.000     1.957    dataConsume1/next_state1_carry_i_19_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.537 r  dataConsume1/next_state1_carry_i_12/O[2]
                         net (fo=1, routed)           0.440     2.977    dataConsume1/PCOUT[6]
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882     3.859 r  dataConsume1/next_state1_carry_i_9/O[2]
                         net (fo=2, routed)           0.861     4.720    dataConsume1/numWords_int0[7]
    SLICE_X2Y54          LUT4 (Prop_lut4_I2_O)        0.302     5.022 r  dataConsume1/next_state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.022    dataConsume1/next_state1_carry_i_5_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.398 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.398    dataConsume1/next_state1_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.652 r  dataConsume1/next_state1_carry__0/CO[0]
                         net (fo=2, routed)           0.724     6.376    dataConsume1/next_state1_carry__0_n_3
    SLICE_X5Y57          LUT5 (Prop_lut5_I4_O)        0.367     6.743 r  dataConsume1/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.638     7.381    dataConsume1/next_state_reg[1]_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  dataConsume1/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.299ns  (logic 4.043ns (64.181%)  route 2.256ns (35.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.624    -0.869    tx/clk_out
    SLICE_X6Y51          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDSE (Prop_fdse_C_Q)         0.518    -0.351 r  tx/txBit_reg/Q
                         net (fo=1, routed)           2.256     1.905    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.430 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     5.430    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/ctrlIn_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 0.580ns (26.826%)  route 1.582ns (73.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  dataConsume1/ctrlIn_detected_reg/Q
                         net (fo=3, routed)           0.872     0.453    dataConsume1/ctrlIn_detected
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.124     0.577 r  dataConsume1/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.710     1.288    dataConsume1/next_state_reg[0]_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  dataConsume1/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/ctrlIn_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.186ns (27.987%)  route 0.479ns (72.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.588    -0.576    dataConsume1/CLK
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  dataConsume1/ctrlIn_detected_reg/Q
                         net (fo=3, routed)           0.267    -0.168    dataConsume1/ctrlIn_detected
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.045    -0.123 r  dataConsume1/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.212     0.089    dataConsume1/next_state_reg[1]_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  dataConsume1/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.186ns (26.295%)  route 0.521ns (73.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.590    -0.574    dataConsume1/CLK
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=11, routed)          0.299    -0.134    dataConsume1/cur_state[1]
    SLICE_X5Y57          LUT4 (Prop_lut4_I0_O)        0.045    -0.089 r  dataConsume1/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.222     0.134    dataConsume1/next_state_reg[0]_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  dataConsume1/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/ctrlIn_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.735ns  (logic 0.190ns (25.866%)  route 0.545ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.588    -0.576    dataConsume1/CLK
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  dataConsume1/ctrlIn_detected_reg/Q
                         net (fo=3, routed)           0.267    -0.168    dataConsume1/ctrlIn_detected
    SLICE_X5Y57          LUT5 (Prop_lut5_I4_O)        0.049    -0.119 r  dataConsume1/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.278     0.159    dataConsume1/next_state_reg[2]_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  dataConsume1/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.390ns (70.904%)  route 0.570ns (29.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.592    -0.572    tx/clk_out
    SLICE_X6Y51          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDSE (Prop_fdse_C_Q)         0.164    -0.408 r  tx/txBit_reg/Q
                         net (fo=1, routed)           0.570     0.162    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.388 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     1.388    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/numWords_bcd_reg_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.437ns  (logic 3.913ns (46.380%)  route 4.524ns (53.620%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y53          FDRE                                         r  dataConsume1/numWords_bcd_reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/numWords_bcd_reg_reg[2][0]/Q
                         net (fo=6, routed)           1.030     0.619    dataConsume1/numWords_bcd_reg_reg_n_0_[2][0]
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.124     0.743 r  dataConsume1/numWords_int1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.743    dataConsume1/numWords_int1__0_carry_i_5_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.990 r  dataConsume1/numWords_int1__0_carry/O[0]
                         net (fo=2, routed)           0.668     1.658    dataConsume1/numWords_int1[5]
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.299     1.957 r  dataConsume1/next_state1_carry_i_19/O
                         net (fo=1, routed)           0.000     1.957    dataConsume1/next_state1_carry_i_19_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.537 r  dataConsume1/next_state1_carry_i_12/O[2]
                         net (fo=1, routed)           0.440     2.977    dataConsume1/PCOUT[6]
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882     3.859 r  dataConsume1/next_state1_carry_i_9/O[2]
                         net (fo=2, routed)           0.861     4.720    dataConsume1/numWords_int0[7]
    SLICE_X2Y54          LUT4 (Prop_lut4_I2_O)        0.302     5.022 r  dataConsume1/next_state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.022    dataConsume1/next_state1_carry_i_5_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.398 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.398    dataConsume1/next_state1_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.652 r  dataConsume1/next_state1_carry__0/CO[0]
                         net (fo=2, routed)           0.724     6.376    dataConsume1/next_state1_carry__0_n_3
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.393     6.769 r  dataConsume1/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.801     7.570    dataConsume1/next_state_reg[2]_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  dataConsume1/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/numWords_bcd_reg_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 3.887ns (47.128%)  route 4.361ns (52.872%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.626    -0.867    dataConsume1/CLK
    SLICE_X3Y53          FDRE                                         r  dataConsume1/numWords_bcd_reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  dataConsume1/numWords_bcd_reg_reg[2][0]/Q
                         net (fo=6, routed)           1.030     0.619    dataConsume1/numWords_bcd_reg_reg_n_0_[2][0]
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.124     0.743 r  dataConsume1/numWords_int1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.743    dataConsume1/numWords_int1__0_carry_i_5_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.990 r  dataConsume1/numWords_int1__0_carry/O[0]
                         net (fo=2, routed)           0.668     1.658    dataConsume1/numWords_int1[5]
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.299     1.957 r  dataConsume1/next_state1_carry_i_19/O
                         net (fo=1, routed)           0.000     1.957    dataConsume1/next_state1_carry_i_19_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.537 r  dataConsume1/next_state1_carry_i_12/O[2]
                         net (fo=1, routed)           0.440     2.977    dataConsume1/PCOUT[6]
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882     3.859 r  dataConsume1/next_state1_carry_i_9/O[2]
                         net (fo=2, routed)           0.861     4.720    dataConsume1/numWords_int0[7]
    SLICE_X2Y54          LUT4 (Prop_lut4_I2_O)        0.302     5.022 r  dataConsume1/next_state1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.022    dataConsume1/next_state1_carry_i_5_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.398 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.398    dataConsume1/next_state1_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.652 r  dataConsume1/next_state1_carry__0/CO[0]
                         net (fo=2, routed)           0.724     6.376    dataConsume1/next_state1_carry__0_n_3
    SLICE_X5Y57          LUT5 (Prop_lut5_I4_O)        0.367     6.743 r  dataConsume1/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.638     7.381    dataConsume1/next_state_reg[1]_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  dataConsume1/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.299ns  (logic 4.043ns (64.181%)  route 2.256ns (35.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.624    -0.869    tx/clk_out
    SLICE_X6Y51          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDSE (Prop_fdse_C_Q)         0.518    -0.351 r  tx/txBit_reg/Q
                         net (fo=1, routed)           2.256     1.905    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.430 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     5.430    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/ctrlIn_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 0.580ns (26.826%)  route 1.582ns (73.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.619    -0.874    dataConsume1/CLK
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.418 f  dataConsume1/ctrlIn_detected_reg/Q
                         net (fo=3, routed)           0.872     0.453    dataConsume1/ctrlIn_detected
    SLICE_X5Y57          LUT4 (Prop_lut4_I1_O)        0.124     0.577 r  dataConsume1/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.710     1.288    dataConsume1/next_state_reg[0]_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  dataConsume1/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/ctrlIn_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.186ns (27.987%)  route 0.479ns (72.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.588    -0.576    dataConsume1/CLK
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  dataConsume1/ctrlIn_detected_reg/Q
                         net (fo=3, routed)           0.267    -0.168    dataConsume1/ctrlIn_detected
    SLICE_X5Y57          LUT5 (Prop_lut5_I0_O)        0.045    -0.123 r  dataConsume1/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.212     0.089    dataConsume1/next_state_reg[1]_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  dataConsume1/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.186ns (26.295%)  route 0.521ns (73.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.590    -0.574    dataConsume1/CLK
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=11, routed)          0.299    -0.134    dataConsume1/cur_state[1]
    SLICE_X5Y57          LUT4 (Prop_lut4_I0_O)        0.045    -0.089 r  dataConsume1/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.222     0.134    dataConsume1/next_state_reg[0]_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  dataConsume1/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/ctrlIn_detected_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.735ns  (logic 0.190ns (25.866%)  route 0.545ns (74.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.588    -0.576    dataConsume1/CLK
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  dataConsume1/ctrlIn_detected_reg/Q
                         net (fo=3, routed)           0.267    -0.168    dataConsume1/ctrlIn_detected
    SLICE_X5Y57          LUT5 (Prop_lut5_I4_O)        0.049    -0.119 r  dataConsume1/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.278     0.159    dataConsume1/next_state_reg[2]_i_1_n_0
    SLICE_X5Y58          LDCE                                         r  dataConsume1/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.390ns (70.904%)  route 0.570ns (29.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.592    -0.572    tx/clk_out
    SLICE_X6Y51          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDSE (Prop_fdse_C_Q)         0.164    -0.408 r  tx/txBit_reg/Q
                         net (fo=1, routed)           0.570     0.162    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.388 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     1.388    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay           409 Endpoints
Min Delay           409 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/baudClkX8Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 1.615ns (18.975%)  route 6.896ns (81.025%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.137     8.511    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.510    -1.466    rx/clk_out
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/baudClkX8Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 1.615ns (18.975%)  route 6.896ns (81.025%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.137     8.511    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.510    -1.466    rx/clk_out
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/baudClkX8Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 1.615ns (18.975%)  route 6.896ns (81.025%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.137     8.511    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.510    -1.466    rx/clk_out
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/baudClkX8Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 1.615ns (18.975%)  route 6.896ns (81.025%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.137     8.511    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.510    -1.466    rx/clk_out
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.396ns  (logic 1.615ns (19.234%)  route 6.781ns (80.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.023     8.396    rx/bitTmr[10]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  rx/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.520    -1.456    rx/clk_out
    SLICE_X2Y49          FDRE                                         r  rx/bitTmr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.396ns  (logic 1.615ns (19.234%)  route 6.781ns (80.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.023     8.396    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.520    -1.456    rx/clk_out
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.396ns  (logic 1.615ns (19.234%)  route 6.781ns (80.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.023     8.396    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.520    -1.456    rx/clk_out
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.396ns  (logic 1.615ns (19.234%)  route 6.781ns (80.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.023     8.396    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.520    -1.456    rx/clk_out
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.396ns  (logic 1.615ns (19.234%)  route 6.781ns (80.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.023     8.396    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.520    -1.456    rx/clk_out
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.229ns  (logic 1.615ns (19.624%)  route 6.614ns (80.376%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         4.147     5.610    dataConsume1/reset_IBUF
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.152     5.762 r  dataConsume1/reg1[7]_i_1/O
                         net (fo=124, routed)         2.467     8.229    dataConsume1/counter0
    SLICE_X9Y46          FDRE                                         r  dataConsume1/dataResults_reg_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.450    -1.526    dataConsume1/CLK
    SLICE_X9Y46          FDRE                                         r  dataConsume1/dataResults_reg_reg[2][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.223ns (61.953%)  route 0.137ns (38.047%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          LDCE                         0.000     0.000 r  dataConsume1/next_state_reg[1]/G
    SLICE_X5Y58          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  dataConsume1/next_state_reg[1]/Q
                         net (fo=1, routed)           0.137     0.360    dataConsume1/next_state[1]
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    dataConsume1/CLK
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[1]/C

Slack:                    inf
  Source:                 dataConsume1/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.223ns (43.805%)  route 0.286ns (56.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          LDCE                         0.000     0.000 r  dataConsume1/next_state_reg[2]/G
    SLICE_X5Y58          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  dataConsume1/next_state_reg[2]/Q
                         net (fo=1, routed)           0.286     0.509    dataConsume1/next_state[2]
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    dataConsume1/CLK
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[2]/C

Slack:                    inf
  Source:                 dataConsume1/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/cur_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.223ns (40.035%)  route 0.334ns (59.965%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          LDCE                         0.000     0.000 r  dataConsume1/next_state_reg[0]/G
    SLICE_X5Y58          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  dataConsume1/next_state_reg[0]/Q
                         net (fo=1, routed)           0.334     0.557    dataConsume1/next_state[0]
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    dataConsume1/CLK
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[0]/C

Slack:                    inf
  Source:                 rxData
                            (input port)
  Destination:            rx/RxD_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.234ns (33.479%)  route 0.465ns (66.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  rxData (IN)
                         net (fo=0)                   0.000     0.000    rxData
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rxData_IBUF_inst/O
                         net (fo=1, routed)           0.465     0.699    rx/rxData_IBUF
    SLICE_X0Y48          FDSE                                         r  rx/RxD_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.867    -0.804    rx/clk_out
    SLICE_X0Y48          FDSE                                         r  rx/RxD_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/outMaxIndexBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.231ns (16.392%)  route 1.178ns (83.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=255, routed)         1.178     1.409    cmdProc1/reset_IBUF
    SLICE_X5Y59          FDRE                                         r  cmdProc1/outMaxIndexBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    cmdProc1/CLK
    SLICE_X5Y59          FDRE                                         r  cmdProc1/outMaxIndexBuffer_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/outMaxIndexBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.231ns (16.392%)  route 1.178ns (83.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=255, routed)         1.178     1.409    cmdProc1/reset_IBUF
    SLICE_X5Y59          FDRE                                         r  cmdProc1/outMaxIndexBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    cmdProc1/CLK
    SLICE_X5Y59          FDRE                                         r  cmdProc1/outMaxIndexBuffer_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/maxIndexBuffer_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.231ns (16.341%)  route 1.183ns (83.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=255, routed)         1.183     1.413    cmdProc1/reset_IBUF
    SLICE_X4Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    cmdProc1/CLK
    SLICE_X4Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/ctrlIn_delayed_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.231ns (15.883%)  route 1.223ns (84.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=255, routed)         1.223     1.454    dataConsume1/reset_IBUF
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_delayed_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.858    -0.813    dataConsume1/CLK
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_delayed_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/ctrlIn_detected_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.231ns (15.883%)  route 1.223ns (84.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=255, routed)         1.223     1.454    dataConsume1/reset_IBUF
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_detected_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.858    -0.813    dataConsume1/CLK
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_detected_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/maxIndexBuffer_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.231ns (15.774%)  route 1.233ns (84.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=255, routed)         1.233     1.464    cmdProc1/reset_IBUF
    SLICE_X7Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    cmdProc1/CLK
    SLICE_X7Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0_1

Max Delay           409 Endpoints
Min Delay           409 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/baudClkX8Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 1.615ns (18.975%)  route 6.896ns (81.025%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.137     8.511    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.510    -1.466    rx/clk_out
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/baudClkX8Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 1.615ns (18.975%)  route 6.896ns (81.025%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.137     8.511    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.510    -1.466    rx/clk_out
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/baudClkX8Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 1.615ns (18.975%)  route 6.896ns (81.025%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.137     8.511    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.510    -1.466    rx/clk_out
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/baudClkX8Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.511ns  (logic 1.615ns (18.975%)  route 6.896ns (81.025%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.137     8.511    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.510    -1.466    rx/clk_out
    SLICE_X3Y50          FDRE                                         r  rx/baudClkX8Count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.396ns  (logic 1.615ns (19.234%)  route 6.781ns (80.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.023     8.396    rx/bitTmr[10]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  rx/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.520    -1.456    rx/clk_out
    SLICE_X2Y49          FDRE                                         r  rx/bitTmr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.396ns  (logic 1.615ns (19.234%)  route 6.781ns (80.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.023     8.396    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.520    -1.456    rx/clk_out
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.396ns  (logic 1.615ns (19.234%)  route 6.781ns (80.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.023     8.396    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.520    -1.456    rx/clk_out
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.396ns  (logic 1.615ns (19.234%)  route 6.781ns (80.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.023     8.396    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.520    -1.456    rx/clk_out
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.396ns  (logic 1.615ns (19.234%)  route 6.781ns (80.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         5.759     7.222    rx/reset_IBUF
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.152     7.374 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.023     8.396    rx/bitTmr[10]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.520    -1.456    rx/clk_out
    SLICE_X3Y49          FDRE                                         r  rx/bitTmr_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.229ns  (logic 1.615ns (19.624%)  route 6.614ns (80.376%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=255, routed)         4.147     5.610    dataConsume1/reset_IBUF
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.152     5.762 r  dataConsume1/reg1[7]_i_1/O
                         net (fo=124, routed)         2.467     8.229    dataConsume1/counter0
    SLICE_X9Y46          FDRE                                         r  dataConsume1/dataResults_reg_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         1.450    -1.526    dataConsume1/CLK
    SLICE_X9Y46          FDRE                                         r  dataConsume1/dataResults_reg_reg[2][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.223ns (61.953%)  route 0.137ns (38.047%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          LDCE                         0.000     0.000 r  dataConsume1/next_state_reg[1]/G
    SLICE_X5Y58          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  dataConsume1/next_state_reg[1]/Q
                         net (fo=1, routed)           0.137     0.360    dataConsume1/next_state[1]
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    dataConsume1/CLK
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[1]/C

Slack:                    inf
  Source:                 dataConsume1/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.223ns (43.805%)  route 0.286ns (56.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          LDCE                         0.000     0.000 r  dataConsume1/next_state_reg[2]/G
    SLICE_X5Y58          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  dataConsume1/next_state_reg[2]/Q
                         net (fo=1, routed)           0.286     0.509    dataConsume1/next_state[2]
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    dataConsume1/CLK
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[2]/C

Slack:                    inf
  Source:                 dataConsume1/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/cur_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.223ns (40.035%)  route 0.334ns (59.965%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          LDCE                         0.000     0.000 r  dataConsume1/next_state_reg[0]/G
    SLICE_X5Y58          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  dataConsume1/next_state_reg[0]/Q
                         net (fo=1, routed)           0.334     0.557    dataConsume1/next_state[0]
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    dataConsume1/CLK
    SLICE_X4Y58          FDCE                                         r  dataConsume1/cur_state_reg[0]/C

Slack:                    inf
  Source:                 rxData
                            (input port)
  Destination:            rx/RxD_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.234ns (33.479%)  route 0.465ns (66.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  rxData (IN)
                         net (fo=0)                   0.000     0.000    rxData
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rxData_IBUF_inst/O
                         net (fo=1, routed)           0.465     0.699    rx/rxData_IBUF
    SLICE_X0Y48          FDSE                                         r  rx/RxD_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.867    -0.804    rx/clk_out
    SLICE_X0Y48          FDSE                                         r  rx/RxD_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/outMaxIndexBuffer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.231ns (16.392%)  route 1.178ns (83.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=255, routed)         1.178     1.409    cmdProc1/reset_IBUF
    SLICE_X5Y59          FDRE                                         r  cmdProc1/outMaxIndexBuffer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    cmdProc1/CLK
    SLICE_X5Y59          FDRE                                         r  cmdProc1/outMaxIndexBuffer_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/outMaxIndexBuffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.231ns (16.392%)  route 1.178ns (83.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=255, routed)         1.178     1.409    cmdProc1/reset_IBUF
    SLICE_X5Y59          FDRE                                         r  cmdProc1/outMaxIndexBuffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    cmdProc1/CLK
    SLICE_X5Y59          FDRE                                         r  cmdProc1/outMaxIndexBuffer_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/maxIndexBuffer_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.231ns (16.341%)  route 1.183ns (83.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=255, routed)         1.183     1.413    cmdProc1/reset_IBUF
    SLICE_X4Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    cmdProc1/CLK
    SLICE_X4Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/ctrlIn_delayed_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.231ns (15.883%)  route 1.223ns (84.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=255, routed)         1.223     1.454    dataConsume1/reset_IBUF
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_delayed_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.858    -0.813    dataConsume1/CLK
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_delayed_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/ctrlIn_detected_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.231ns (15.883%)  route 1.223ns (84.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=255, routed)         1.223     1.454    dataConsume1/reset_IBUF
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_detected_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.858    -0.813    dataConsume1/CLK
    SLICE_X5Y62          FDRE                                         r  dataConsume1/ctrlIn_detected_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/maxIndexBuffer_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.231ns (15.774%)  route 1.233ns (84.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=255, routed)         1.233     1.464    cmdProc1/reset_IBUF
    SLICE_X7Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=532, routed)         0.860    -0.810    cmdProc1/CLK
    SLICE_X7Y59          FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][0]/C





