--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/osama/XILINX/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml Imag_Proc_top.twx Imag_Proc_top.ncd -o
Imag_Proc_top.twr Imag_Proc_top.pcf -ucf Imag_proc.ucf

Design file:              Imag_Proc_top.ncd
Physical constraint file: Imag_Proc_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 22665 paths analyzed, 6448 endpoints analyzed, 31 failing endpoints
 31 timing errors detected. (31 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  47.951ns.
--------------------------------------------------------------------------------

Paths for end point STATEG_FSM_FFd3 (SLICE_X75Y83.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          STATEG_FSM_FFd3 (FF)
  Requirement:          0.371ns
  Data Path Delay:      1.568ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.041ns (1.590 - 1.631)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 129.629ns
  Destination Clock:    clk_int_BUFG rising at 130.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to STATEG_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y90.CMUX    Tshcko                0.592   LED_0_OBUF
                                                       Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X75Y83.D5      net (fanout=2)        0.884   LED_0_OBUF
    SLICE_X75Y83.CLK     Tas                   0.092   STATEG_FSM_FFd3
                                                       STATEG_FSM_FFd3-In1
                                                       STATEG_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.568ns (0.684ns logic, 0.884ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (SLICE_X85Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (FF)
  Requirement:          0.371ns
  Data Path Delay:      1.261ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.122ns (1.596 - 1.718)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 129.629ns
  Destination Clock:    clk_int_BUFG rising at 130.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y69.DQ      Tcko                  0.456   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6
    SLICE_X85Y72.AX      net (fanout=1)        0.738   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
    SLICE_X85Y72.CLK     Tdick                 0.067   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<7>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.523ns logic, 0.738ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12 (SLICE_X52Y95.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12 (FF)
  Requirement:          0.371ns
  Data Path Delay:      1.200ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.121ns (1.504 - 1.625)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 129.629ns
  Destination Clock:    clk_int_BUFG rising at 130.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y95.DMUX    Tshcko                0.594   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12
    SLICE_X52Y95.AX      net (fanout=1)        0.539   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<12>
    SLICE_X52Y95.CLK     Tdick                 0.067   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<13>
                                                       Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.661ns logic, 0.539ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 (SLICE_X53Y131.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 (FF)
  Destination:          smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (0.763 - 0.502)
  Source Clock:         clk_int_BUFG rising at 10.000ns
  Destination Clock:    clk_int_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6 to smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y131.CQ     Tcko                  0.164   smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
                                                       smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6
    SLICE_X53Y131.CX     net (fanout=3)        0.174   smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<6>
    SLICE_X53Y131.CLK    Tckdi       (-Th)     0.070   smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.094ns logic, 0.174ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point vertical_filter/FIFO2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X1Y60.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vertical_filter/FF6/temp_0 (FF)
  Destination:          vertical_filter/FIFO2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      0.399ns (0.908 - 0.509)
  Source Clock:         clk_int_BUFG rising at 10.000ns
  Destination Clock:    clk_int_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vertical_filter/FF6/temp_0 to vertical_filter/FIFO2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y140.AQ     Tcko                  0.164   vertical_filter/FF6/temp<3>
                                                       vertical_filter/FF6/temp_0
    RAMB18_X1Y60.DIADI0  net (fanout=2)        0.404   vertical_filter/FF6/temp<0>
    RAMB18_X1Y60.WRCLK   Trckd_DIA   (-Th)     0.155   vertical_filter/FIFO2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       vertical_filter/FIFO2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.009ns logic, 0.404ns route)
                                                       (2.2% logic, 97.8% route)

--------------------------------------------------------------------------------

Paths for end point smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (SLICE_X53Y131.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5 (FF)
  Destination:          smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (0.763 - 0.502)
  Source Clock:         clk_int_BUFG rising at 10.000ns
  Destination Clock:    clk_int_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5 to smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y131.CQ     Tcko                  0.141   smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
                                                       smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5
    SLICE_X53Y131.BX     net (fanout=5)        0.200   smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
    SLICE_X53Y131.CLK    Tckdi       (-Th)     0.066   smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                       smooth_filter/FIFO1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.075ns logic, 0.200ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_int_BUFG
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_int_BUFG
--------------------------------------------------------------------------------
Slack: 6.313ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.687ns (271.223MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: horizontal_filter/Filter/Mmult_GND_49_o_MASK2[3]_MuLt_10_OUT/CLK
  Logical resource: horizontal_filter/Filter/Mmult_GND_49_o_MASK2[3]_MuLt_10_OUT/CLK
  Location pin: DSP48_X2Y41.CLK
  Clock network: clk_int_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0 = 
PERIOD TIMEGRP         "Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0" 
TS_sys_clk_pin         * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21084 paths analyzed, 2908 endpoints analyzed, 165 failing endpoints
 165 timing errors detected. (165 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 129.425ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y21.ENBWRENL), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.370ns
  Data Path Delay:      4.846ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.156ns (1.543 - 1.699)
  Source Clock:         clk_int_BUFG rising at 120.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 120.370ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: LED_5 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y76.CMUX       Tshcko                0.592   LED_6
                                                          LED_5
    SLICE_X67Y91.C6         net (fanout=4)        1.172   LED_5
    SLICE_X67Y91.C          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_orig2
    SLICE_X69Y93.A5         net (fanout=2)        0.577   Inst_DataFlow_Display/rd_en_fifo_orig
    SLICE_X69Y93.AMUX       Tilo                  0.320   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X63Y97.A5         net (fanout=5)        0.671   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X63Y97.A          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X1Y21.ENBWRENL   net (fanout=2)        0.823   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X1Y21.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.846ns (1.603ns logic, 3.243ns route)
                                                          (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_3 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      8.202ns (Levels of Logic = 6)
  Clock Path Skew:      -0.089ns (1.539 - 1.628)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_3 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X51Y58.DQ         Tcko                  0.456   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<3>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_3
    SLICE_X52Y62.A6         net (fanout=11)       0.887   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<3>
    SLICE_X52Y62.A          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1_SW0
    SLICE_X52Y63.B2         net (fanout=1)        1.011   Inst_DataFlow_Display/Inst_VGA/N6
    SLICE_X52Y63.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X52Y63.C6         net (fanout=10)       0.224   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X52Y63.C          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X67Y91.C1         net (fanout=2)        2.170   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X67Y91.C          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_orig2
    SLICE_X69Y93.A5         net (fanout=2)        0.577   Inst_DataFlow_Display/rd_en_fifo_orig
    SLICE_X69Y93.AMUX       Tilo                  0.320   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X63Y97.A5         net (fanout=5)        0.671   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X63Y97.A          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X1Y21.ENBWRENL   net (fanout=2)        0.823   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X1Y21.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.202ns (1.839ns logic, 6.363ns route)
                                                          (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      8.123ns (Levels of Logic = 6)
  Clock Path Skew:      -0.088ns (1.539 - 1.627)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X51Y59.BQ         Tcko                  0.456   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5
    SLICE_X52Y62.A4         net (fanout=11)       0.808   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<5>
    SLICE_X52Y62.A          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1_SW0
    SLICE_X52Y63.B2         net (fanout=1)        1.011   Inst_DataFlow_Display/Inst_VGA/N6
    SLICE_X52Y63.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X52Y63.C6         net (fanout=10)       0.224   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X52Y63.C          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X67Y91.C1         net (fanout=2)        2.170   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X67Y91.C          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_orig2
    SLICE_X69Y93.A5         net (fanout=2)        0.577   Inst_DataFlow_Display/rd_en_fifo_orig
    SLICE_X69Y93.AMUX       Tilo                  0.320   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X63Y97.A5         net (fanout=5)        0.671   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X63Y97.A          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X1Y21.ENBWRENL   net (fanout=2)        0.823   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X1Y21.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.123ns (1.839ns logic, 6.284ns route)
                                                          (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y21.ENBWRENU), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.370ns
  Data Path Delay:      4.846ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.156ns (1.543 - 1.699)
  Source Clock:         clk_int_BUFG rising at 120.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 120.370ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: LED_5 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y76.CMUX       Tshcko                0.592   LED_6
                                                          LED_5
    SLICE_X67Y91.C6         net (fanout=4)        1.172   LED_5
    SLICE_X67Y91.C          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_orig2
    SLICE_X69Y93.A5         net (fanout=2)        0.577   Inst_DataFlow_Display/rd_en_fifo_orig
    SLICE_X69Y93.AMUX       Tilo                  0.320   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X63Y97.A5         net (fanout=5)        0.671   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X63Y97.A          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X1Y21.ENBWRENU   net (fanout=2)        0.823   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X1Y21.CLKBWRCLKU Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.846ns (1.603ns logic, 3.243ns route)
                                                          (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_3 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      8.202ns (Levels of Logic = 6)
  Clock Path Skew:      -0.089ns (1.539 - 1.628)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_3 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X51Y58.DQ         Tcko                  0.456   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<3>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_3
    SLICE_X52Y62.A6         net (fanout=11)       0.887   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<3>
    SLICE_X52Y62.A          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1_SW0
    SLICE_X52Y63.B2         net (fanout=1)        1.011   Inst_DataFlow_Display/Inst_VGA/N6
    SLICE_X52Y63.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X52Y63.C6         net (fanout=10)       0.224   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X52Y63.C          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X67Y91.C1         net (fanout=2)        2.170   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X67Y91.C          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_orig2
    SLICE_X69Y93.A5         net (fanout=2)        0.577   Inst_DataFlow_Display/rd_en_fifo_orig
    SLICE_X69Y93.AMUX       Tilo                  0.320   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X63Y97.A5         net (fanout=5)        0.671   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X63Y97.A          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X1Y21.ENBWRENU   net (fanout=2)        0.823   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X1Y21.CLKBWRCLKU Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.202ns (1.839ns logic, 6.363ns route)
                                                          (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      8.123ns (Levels of Logic = 6)
  Clock Path Skew:      -0.088ns (1.539 - 1.627)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X51Y59.BQ         Tcko                  0.456   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5
    SLICE_X52Y62.A4         net (fanout=11)       0.808   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<5>
    SLICE_X52Y62.A          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1_SW0
    SLICE_X52Y63.B2         net (fanout=1)        1.011   Inst_DataFlow_Display/Inst_VGA/N6
    SLICE_X52Y63.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X52Y63.C6         net (fanout=10)       0.224   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X52Y63.C          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X67Y91.C1         net (fanout=2)        2.170   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X67Y91.C          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_orig2
    SLICE_X69Y93.A5         net (fanout=2)        0.577   Inst_DataFlow_Display/rd_en_fifo_orig
    SLICE_X69Y93.AMUX       Tilo                  0.320   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X63Y97.A5         net (fanout=5)        0.671   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X63Y97.A          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X1Y21.ENBWRENU   net (fanout=2)        0.823   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X1Y21.CLKBWRCLKU Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.123ns (1.839ns logic, 6.284ns route)
                                                          (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y17.ENBWRENL), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.370ns
  Data Path Delay:      4.821ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.150ns (1.549 - 1.699)
  Source Clock:         clk_int_BUFG rising at 120.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 120.370ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: LED_5 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y76.CMUX       Tshcko                0.592   LED_6
                                                          LED_5
    SLICE_X67Y91.C6         net (fanout=4)        1.172   LED_5
    SLICE_X67Y91.C          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_orig2
    SLICE_X69Y93.A5         net (fanout=2)        0.577   Inst_DataFlow_Display/rd_en_fifo_orig
    SLICE_X69Y93.AMUX       Tilo                  0.320   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X69Y93.B5         net (fanout=5)        0.524   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X69Y93.BMUX       Tilo                  0.327   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<6>11
    RAMB36_X1Y17.ENBWRENL   net (fanout=2)        0.742   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<6>
    RAMB36_X1Y17.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.821ns (1.806ns logic, 3.015ns route)
                                                          (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_3 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      8.177ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (1.408 - 1.483)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_3 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X51Y58.DQ         Tcko                  0.456   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<3>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_3
    SLICE_X52Y62.A6         net (fanout=11)       0.887   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<3>
    SLICE_X52Y62.A          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1_SW0
    SLICE_X52Y63.B2         net (fanout=1)        1.011   Inst_DataFlow_Display/Inst_VGA/N6
    SLICE_X52Y63.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X52Y63.C6         net (fanout=10)       0.224   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X52Y63.C          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X67Y91.C1         net (fanout=2)        2.170   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X67Y91.C          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_orig2
    SLICE_X69Y93.A5         net (fanout=2)        0.577   Inst_DataFlow_Display/rd_en_fifo_orig
    SLICE_X69Y93.AMUX       Tilo                  0.320   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X69Y93.B5         net (fanout=5)        0.524   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X69Y93.BMUX       Tilo                  0.327   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<6>11
    RAMB36_X1Y17.ENBWRENL   net (fanout=2)        0.742   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<6>
    RAMB36_X1Y17.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.177ns (2.042ns logic, 6.135ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      8.098ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (1.408 - 1.482)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X51Y59.BQ         Tcko                  0.456   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5
    SLICE_X52Y62.A4         net (fanout=11)       0.808   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<5>
    SLICE_X52Y62.A          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1_SW0
    SLICE_X52Y63.B2         net (fanout=1)        1.011   Inst_DataFlow_Display/Inst_VGA/N6
    SLICE_X52Y63.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X52Y63.C6         net (fanout=10)       0.224   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X52Y63.C          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X67Y91.C1         net (fanout=2)        2.170   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X67Y91.C          Tilo                  0.124   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_orig2
    SLICE_X69Y93.A5         net (fanout=2)        0.577   Inst_DataFlow_Display/rd_en_fifo_orig
    SLICE_X69Y93.AMUX       Tilo                  0.320   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X69Y93.B5         net (fanout=5)        0.524   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X69Y93.BMUX       Tilo                  0.327   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<6>11
    RAMB36_X1Y17.ENBWRENL   net (fanout=2)        0.742   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<6>
    RAMB36_X1Y17.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.098ns (2.042ns logic, 6.056ns route)
                                                          (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0 = PERIOD TIMEGRP
        "Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0" TS_sys_clk_pin
        * 1.08 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y20.ADDRBWRADDRL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.341ns (0.905 - 0.564)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X69Y92.AQ            Tcko                  0.141   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                             Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    RAMB36_X2Y20.ADDRBWRADDRL7 net (fanout=19)       0.482   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
    RAMB36_X2Y20.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.183   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.440ns (-0.042ns logic, 0.482ns route)
                                                             (-9.5% logic, 109.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y20.ADDRBWRADDRL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 0)
  Clock Path Skew:      0.313ns (0.877 - 0.564)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X69Y92.BQ            Tcko                  0.141   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                             Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    RAMB36_X1Y20.ADDRBWRADDRL8 net (fanout=19)       0.478   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<5>
    RAMB36_X1Y20.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.183   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.436ns (-0.042ns logic, 0.478ns route)
                                                             (-9.6% logic, 109.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y20.ADDRBWRADDRU8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 0)
  Clock Path Skew:      0.313ns (0.877 - 0.564)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 to Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X69Y92.BQ            Tcko                  0.141   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                             Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    RAMB36_X1Y20.ADDRBWRADDRU8 net (fanout=19)       0.478   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<5>
    RAMB36_X1Y20.CLKBWRCLKU    Trckc_ADDRB (-Th)     0.183   Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.436ns (-0.042ns logic, 0.478ns route)
                                                             (-9.6% logic, 109.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0 = PERIOD TIMEGRP
        "Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0" TS_sys_clk_pin
        * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.367ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKA)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKL
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKL
  Location pin: RAMB36_X1Y13.CLKARDCLKL
  Clock network: Inst_DataFlow_Display/pxl_clk_O
--------------------------------------------------------------------------------
Slack: 6.367ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKU
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKU
  Location pin: RAMB36_X1Y13.CLKARDCLKU
  Clock network: Inst_DataFlow_Display/pxl_clk_O
--------------------------------------------------------------------------------
Slack: 6.367ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKA)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary2/CLKARDCLKL
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary2/CLKARDCLKL
  Location pin: RAMB36_X1Y15.CLKARDCLKL
  Clock network: Inst_DataFlow_Display/pxl_clk_O
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|     47.951ns|    139.779ns|           31|          165|        22665|        21084|
| TS_Inst_DataFlow_Display_Inst_|      9.259ns|    129.425ns|          N/A|          165|            0|        21084|            0|
| VGA_Inst_PxlClkGen_clkout0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |   11.357|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 196  Score: 423917  (Setup/Max: 423917, Hold: 0)

Constraints cover 43749 paths, 0 nets, and 10883 connections

Design statistics:
   Minimum period: 129.425ns{1}   (Maximum frequency:   7.726MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 15 16:00:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 814 MB



