<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: RCCEx Exported Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group___r_c_c_ex___exported___macros.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Topics</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">RCCEx Exported Macros<div class="ingroups"><a class="el" href="group___s_t_m32_h5xx___h_a_l___driver.html">STM32H5xx_HAL_Driver</a> &raquo; <a class="el" href="group___r_c_c_ex.html">RCCEx</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for RCCEx Exported Macros:</div>
<div class="dyncontent">
<div class="center"><img src="group___r_c_c_ex___exported___macros.png" border="0" usemap="#agroup______r__c__c__ex______exported______macros" alt=""/></div>
<map name="agroup______r__c__c__ex______exported______macros" id="agroup______r__c__c__ex______exported______macros">
<area shape="rect" href="group___r_c_c_ex.html" title="RCC Extended HAL module driver." alt="" coords="5,56,73,83"/>
<area shape="rect" title=" " alt="" coords="121,56,291,83"/>
<area shape="rect" href="group___r_c_c_ex___exported___functions.html" title=" " alt="" coords="339,5,529,32"/>
<area shape="rect" href="group___r_c_c_ex___private___constants.html" title=" " alt="" coords="343,56,525,83"/>
<area shape="rect" href="group___r_c_c_ex___private___macros.html" title=" " alt="" coords="352,107,517,133"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Topics</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___constants.html">RCCEx_Private_Constants</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___private___macros.html">RCCEx_Private_Macros</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___functions.html">RCCEx_Exported_Functions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3e6b48e748631aab28b7623ddf9daf73" id="r_ga3e6b48e748631aab28b7623ddf9daf73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3e6b48e748631aab28b7623ddf9daf73">__HAL_RCC_TIMIC_ENABLE</a>()</td></tr>
<tr class="memdesc:ga3e6b48e748631aab28b7623ddf9daf73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the HSI and CSI divided clock for Timers 12, 15 and LPTimer2 input capture.  <br /></td></tr>
<tr class="separator:ga3e6b48e748631aab28b7623ddf9daf73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b5f6cbb8f4f0bb956abd2b4d06e587" id="r_gaf4b5f6cbb8f4f0bb956abd2b4d06e587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf4b5f6cbb8f4f0bb956abd2b4d06e587">__HAL_RCC_TIMIC_DISABLE</a>()</td></tr>
<tr class="separator:gaf4b5f6cbb8f4f0bb956abd2b4d06e587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f08ed5dae86285180e4c68ba2843a6" id="r_gae1f08ed5dae86285180e4c68ba2843a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae1f08ed5dae86285180e4c68ba2843a6">__HAL_RCC_PLL2_PLLSOURCE_CONFIG</a>(__PLL2SOURCE__)</td></tr>
<tr class="memdesc:gae1f08ed5dae86285180e4c68ba2843a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL2 clock source.  <br /></td></tr>
<tr class="separator:gae1f08ed5dae86285180e4c68ba2843a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7ee8614462fc3926c533dbd530fe0e" id="r_gabf7ee8614462fc3926c533dbd530fe0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabf7ee8614462fc3926c533dbd530fe0e">__HAL_RCC_GET_PLL2_OSCSOURCE</a>()</td></tr>
<tr class="memdesc:gabf7ee8614462fc3926c533dbd530fe0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the oscillator used as PLL2 clock source.  <br /></td></tr>
<tr class="separator:gabf7ee8614462fc3926c533dbd530fe0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26698eafa11a209a537d7875193a73f8" id="r_ga26698eafa11a209a537d7875193a73f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga26698eafa11a209a537d7875193a73f8">__HAL_RCC_PLL2_CONFIG</a>(__PLL2SOURCE__,  __PLL2M__,  __PLL2N__,  __PLL2P__,  __PLL2Q__,  __PLL2R__)</td></tr>
<tr class="memdesc:ga26698eafa11a209a537d7875193a73f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configures the PLL2 source, multiplication and division factors.  <br /></td></tr>
<tr class="separator:ga26698eafa11a209a537d7875193a73f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f8e763f2bc1a51bbe27d76dbd32571" id="r_ga65f8e763f2bc1a51bbe27d76dbd32571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga65f8e763f2bc1a51bbe27d76dbd32571">__HAL_RCC_PLL2_MULN_CONFIG</a>(__PLL2N__)</td></tr>
<tr class="memdesc:ga65f8e763f2bc1a51bbe27d76dbd32571"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL2 clock multiplication factor N.  <br /></td></tr>
<tr class="separator:ga65f8e763f2bc1a51bbe27d76dbd32571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417a613d9385f18bd27d15314119dce7" id="r_ga417a613d9385f18bd27d15314119dce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga417a613d9385f18bd27d15314119dce7">__HAL_RCC_PLL2_DIVM_CONFIG</a>(__PLL2M__)</td></tr>
<tr class="memdesc:ga417a613d9385f18bd27d15314119dce7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL2 input clock division factor M.  <br /></td></tr>
<tr class="separator:ga417a613d9385f18bd27d15314119dce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga870898883d05de11bc3b357fda697bad" id="r_ga870898883d05de11bc3b357fda697bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga870898883d05de11bc3b357fda697bad">__HAL_RCC_PLL2_DIVP_CONFIG</a>(__PLL2P__)</td></tr>
<tr class="memdesc:ga870898883d05de11bc3b357fda697bad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL2 clock division factor P.  <br /></td></tr>
<tr class="separator:ga870898883d05de11bc3b357fda697bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff20ae8964045dcd259ef606ce66f98" id="r_ga7ff20ae8964045dcd259ef606ce66f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7ff20ae8964045dcd259ef606ce66f98">__HAL_RCC_PLL2_DIVQ_CONFIG</a>(__PLL2Q__)</td></tr>
<tr class="memdesc:ga7ff20ae8964045dcd259ef606ce66f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL2 clock division factor Q.  <br /></td></tr>
<tr class="separator:ga7ff20ae8964045dcd259ef606ce66f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368128711ab5e6f7073aca94a1719afb" id="r_ga368128711ab5e6f7073aca94a1719afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga368128711ab5e6f7073aca94a1719afb">__HAL_RCC_PLL2_DIVR_CONFIG</a>(__PLL2R__)</td></tr>
<tr class="memdesc:ga368128711ab5e6f7073aca94a1719afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL2 clock division factor R.  <br /></td></tr>
<tr class="separator:ga368128711ab5e6f7073aca94a1719afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc1a8ad328f57e3dcade01e5355e0add" id="r_gacc1a8ad328f57e3dcade01e5355e0add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacc1a8ad328f57e3dcade01e5355e0add">__HAL_RCC_PLL2_ENABLE</a>()</td></tr>
<tr class="memdesc:gacc1a8ad328f57e3dcade01e5355e0add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the PLL2.  <br /></td></tr>
<tr class="separator:gacc1a8ad328f57e3dcade01e5355e0add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e44121d27a8d6096c170d4a2e7c1981" id="r_ga1e44121d27a8d6096c170d4a2e7c1981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1e44121d27a8d6096c170d4a2e7c1981">__HAL_RCC_PLL2_DISABLE</a>()</td></tr>
<tr class="separator:ga1e44121d27a8d6096c170d4a2e7c1981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7af1bfce2fbd60c02616a733ebf3ff9" id="r_gae7af1bfce2fbd60c02616a733ebf3ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae7af1bfce2fbd60c02616a733ebf3ff9">__HAL_RCC_PLL2_CLKOUT_ENABLE</a>(__PLL2_CLOCKOUT__)</td></tr>
<tr class="memdesc:gae7af1bfce2fbd60c02616a733ebf3ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables each clock output (PLL2_P_CLK, PLL2_Q_CLK, PLL2_R_CLK)  <br /></td></tr>
<tr class="separator:gae7af1bfce2fbd60c02616a733ebf3ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e7aefb41f1b3421c3e3255c3c17928" id="r_ga62e7aefb41f1b3421c3e3255c3c17928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga62e7aefb41f1b3421c3e3255c3c17928">__HAL_RCC_PLL2_CLKOUT_DISABLE</a>(__PLL2_CLOCKOUT__)</td></tr>
<tr class="separator:ga62e7aefb41f1b3421c3e3255c3c17928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2142f7cc2d9b1421623bc830de4edd" id="r_ga8a2142f7cc2d9b1421623bc830de4edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8a2142f7cc2d9b1421623bc830de4edd">__HAL_RCC_GET_PLL2_CLKOUT_CONFIG</a>(__PLL2_CLOCKOUT__)</td></tr>
<tr class="memdesc:ga8a2142f7cc2d9b1421623bc830de4edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the PLL2 clock output enable status.  <br /></td></tr>
<tr class="separator:ga8a2142f7cc2d9b1421623bc830de4edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218ab05ffa84607f94e770f4ca3d420d" id="r_ga218ab05ffa84607f94e770f4ca3d420d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga218ab05ffa84607f94e770f4ca3d420d">__HAL_RCC_PLL2_FRACN_ENABLE</a>()</td></tr>
<tr class="memdesc:ga218ab05ffa84607f94e770f4ca3d420d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables Fractional Part Of The Multiplication Factor of PLL2 VCO.  <br /></td></tr>
<tr class="separator:ga218ab05ffa84607f94e770f4ca3d420d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b009f3fe44e823a579aa60785ae641b" id="r_ga9b009f3fe44e823a579aa60785ae641b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9b009f3fe44e823a579aa60785ae641b">__HAL_RCC_PLL2_FRACN_DISABLE</a>()</td></tr>
<tr class="separator:ga9b009f3fe44e823a579aa60785ae641b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga137ea87861b04bd22e7368ba5e6146bc" id="r_ga137ea87861b04bd22e7368ba5e6146bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga137ea87861b04bd22e7368ba5e6146bc">__HAL_RCC_PLL2_FRACN_CONFIG</a>(__PLL2FRACN__)</td></tr>
<tr class="memdesc:ga137ea87861b04bd22e7368ba5e6146bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configures PLL2 clock Fractional Part Of The Multiplication Factor.  <br /></td></tr>
<tr class="separator:ga137ea87861b04bd22e7368ba5e6146bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac646d50657e227a7f0d2867526ac084f" id="r_gac646d50657e227a7f0d2867526ac084f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac646d50657e227a7f0d2867526ac084f">__HAL_RCC_PLL2_VCIRANGE</a>(__PLL2VCIRange__)</td></tr>
<tr class="memdesc:gac646d50657e227a7f0d2867526ac084f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to select the PLL2 reference frequency range.  <br /></td></tr>
<tr class="separator:gac646d50657e227a7f0d2867526ac084f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b448c0dab856525467ba9146db00432" id="r_ga5b448c0dab856525467ba9146db00432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5b448c0dab856525467ba9146db00432">__HAL_RCC_PLL2_VCORANGE</a>(__RCC_PLL2VCORange__)</td></tr>
<tr class="memdesc:ga5b448c0dab856525467ba9146db00432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to select the PLL2 reference frequency range.  <br /></td></tr>
<tr class="separator:ga5b448c0dab856525467ba9146db00432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e13ab0592a1282a543d992576ecef94" id="r_ga2e13ab0592a1282a543d992576ecef94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2e13ab0592a1282a543d992576ecef94">__HAL_RCC_ADCDAC_CONFIG</a>(__ADCDAC_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga2e13ab0592a1282a543d992576ecef94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the ADC and DAC kernel clock source.  <br /></td></tr>
<tr class="separator:ga2e13ab0592a1282a543d992576ecef94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb91c7fed55c76dcef023d4765c47f3" id="r_gaffb91c7fed55c76dcef023d4765c47f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaffb91c7fed55c76dcef023d4765c47f3">__HAL_RCC_GET_ADCDAC_SOURCE</a>()</td></tr>
<tr class="memdesc:gaffb91c7fed55c76dcef023d4765c47f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the ADC and DAC kernel clock source.  <br /></td></tr>
<tr class="separator:gaffb91c7fed55c76dcef023d4765c47f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b36f6d6357d085b196b895000ce66d8" id="r_ga2b36f6d6357d085b196b895000ce66d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2b36f6d6357d085b196b895000ce66d8">__HAL_RCC_DAC_LP_CONFIG</a>(__DACLPCLKSOURCE__)</td></tr>
<tr class="memdesc:ga2b36f6d6357d085b196b895000ce66d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the DAC kernel clock source in low-power mode.  <br /></td></tr>
<tr class="separator:ga2b36f6d6357d085b196b895000ce66d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a24fcf994f924b0764520c9df31c5f9" id="r_ga3a24fcf994f924b0764520c9df31c5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3a24fcf994f924b0764520c9df31c5f9">__HAL_RCC_GET_DAC_LP_SOURCE</a>()</td></tr>
<tr class="memdesc:ga3a24fcf994f924b0764520c9df31c5f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the DAC kernel clock source in low-power mode.  <br /></td></tr>
<tr class="separator:ga3a24fcf994f924b0764520c9df31c5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fab8ba51095b279916b4de5e2984f6c" id="r_ga0fab8ba51095b279916b4de5e2984f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0fab8ba51095b279916b4de5e2984f6c">__HAL_RCC_FDCAN_CONFIG</a>(__FDCAN_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga0fab8ba51095b279916b4de5e2984f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the FDCAN kernel clock (FDCANCLK).  <br /></td></tr>
<tr class="separator:ga0fab8ba51095b279916b4de5e2984f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddf22b2efdefbf4a033eca17553f1b3" id="r_ga6ddf22b2efdefbf4a033eca17553f1b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6ddf22b2efdefbf4a033eca17553f1b3">__HAL_RCC_GET_FDCAN_SOURCE</a>()</td></tr>
<tr class="memdesc:ga6ddf22b2efdefbf4a033eca17553f1b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the FDCAN clock source.  <br /></td></tr>
<tr class="separator:ga6ddf22b2efdefbf4a033eca17553f1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a59d733248c7e8f36c2c6abd1dd2bb4" id="r_ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2a59d733248c7e8f36c2c6abd1dd2bb4">__HAL_RCC_LPTIM1_CONFIG</a>(__LPTIM1_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM1 clock (LPTIM1CLK).  <br /></td></tr>
<tr class="separator:ga2a59d733248c7e8f36c2c6abd1dd2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6688c07a2a8c314df547de8caf378bb" id="r_gad6688c07a2a8c314df547de8caf378bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a>()</td></tr>
<tr class="memdesc:gad6688c07a2a8c314df547de8caf378bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM1 clock source.  <br /></td></tr>
<tr class="separator:gad6688c07a2a8c314df547de8caf378bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847e2252de2d28b745b375110fdc4d6e" id="r_ga847e2252de2d28b745b375110fdc4d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga847e2252de2d28b745b375110fdc4d6e">__HAL_RCC_LPTIM2_CONFIG</a>(__LPTIM2_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga847e2252de2d28b745b375110fdc4d6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPTIM2 clock (LPTIM2CLK).  <br /></td></tr>
<tr class="separator:ga847e2252de2d28b745b375110fdc4d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806f1d6e6a7d741b4d0524aa849f8ed8" id="r_ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga806f1d6e6a7d741b4d0524aa849f8ed8">__HAL_RCC_GET_LPTIM2_SOURCE</a>()</td></tr>
<tr class="memdesc:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPTIM2 clock source.  <br /></td></tr>
<tr class="separator:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885072b91fcd24c91ff8bbb933aea11d" id="r_ga885072b91fcd24c91ff8bbb933aea11d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga885072b91fcd24c91ff8bbb933aea11d">__HAL_RCC_SPI1_CONFIG</a>(__SPI1CLKSource__)</td></tr>
<tr class="memdesc:ga885072b91fcd24c91ff8bbb933aea11d"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to configure the SPI1 clock source.  <br /></td></tr>
<tr class="separator:ga885072b91fcd24c91ff8bbb933aea11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e921a09289d1008ed55eae105b5f1ad" id="r_ga5e921a09289d1008ed55eae105b5f1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5e921a09289d1008ed55eae105b5f1ad">__HAL_RCC_GET_SPI1_SOURCE</a>()</td></tr>
<tr class="memdesc:ga5e921a09289d1008ed55eae105b5f1ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the SPI1 clock source.  <br /></td></tr>
<tr class="separator:ga5e921a09289d1008ed55eae105b5f1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a641064a2b50ed3eed31417fb21c76c" id="r_ga3a641064a2b50ed3eed31417fb21c76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3a641064a2b50ed3eed31417fb21c76c">__HAL_RCC_SPI2_CONFIG</a>(__SPI2CLKSource__)</td></tr>
<tr class="memdesc:ga3a641064a2b50ed3eed31417fb21c76c"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to configure the SPI2 clock source.  <br /></td></tr>
<tr class="separator:ga3a641064a2b50ed3eed31417fb21c76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111d0aaacba7d870ec1acf65fe0181ee" id="r_ga111d0aaacba7d870ec1acf65fe0181ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga111d0aaacba7d870ec1acf65fe0181ee">__HAL_RCC_GET_SPI2_SOURCE</a>()</td></tr>
<tr class="memdesc:ga111d0aaacba7d870ec1acf65fe0181ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the SPI2 clock source.  <br /></td></tr>
<tr class="separator:ga111d0aaacba7d870ec1acf65fe0181ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42004447968f4915977f7b3628e7b6ce" id="r_ga42004447968f4915977f7b3628e7b6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga42004447968f4915977f7b3628e7b6ce">__HAL_RCC_SPI3_CONFIG</a>(__SPI3CLKSource__)</td></tr>
<tr class="memdesc:ga42004447968f4915977f7b3628e7b6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to configure the SPI3 clock source.  <br /></td></tr>
<tr class="separator:ga42004447968f4915977f7b3628e7b6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffa7e6bd7a82fa1bd036e557dc24567" id="r_ga3ffa7e6bd7a82fa1bd036e557dc24567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3ffa7e6bd7a82fa1bd036e557dc24567">__HAL_RCC_GET_SPI3_SOURCE</a>()</td></tr>
<tr class="memdesc:ga3ffa7e6bd7a82fa1bd036e557dc24567"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the SPI3 clock source.  <br /></td></tr>
<tr class="separator:ga3ffa7e6bd7a82fa1bd036e557dc24567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e36ab9a2478f1c6066432e230845a2" id="r_ga90e36ab9a2478f1c6066432e230845a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga90e36ab9a2478f1c6066432e230845a2">__HAL_RCC_I2C1_CONFIG</a>(__I2C1_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga90e36ab9a2478f1c6066432e230845a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C1 clock (I2C1CLK).  <br /></td></tr>
<tr class="separator:ga90e36ab9a2478f1c6066432e230845a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9372aa811e622a602d2b3657790c8e7" id="r_gab9372aa811e622a602d2b3657790c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab9372aa811e622a602d2b3657790c8e7">__HAL_RCC_GET_I2C1_SOURCE</a>()</td></tr>
<tr class="memdesc:gab9372aa811e622a602d2b3657790c8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C1 clock source.  <br /></td></tr>
<tr class="separator:gab9372aa811e622a602d2b3657790c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49280a374f55802d8063a083350572ab" id="r_ga49280a374f55802d8063a083350572ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga49280a374f55802d8063a083350572ab">__HAL_RCC_I2C2_CONFIG</a>(__I2C2_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga49280a374f55802d8063a083350572ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C2 clock (I2C2CLK).  <br /></td></tr>
<tr class="separator:ga49280a374f55802d8063a083350572ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374d6807df83720c548fdea1d86d3852" id="r_ga374d6807df83720c548fdea1d86d3852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga374d6807df83720c548fdea1d86d3852">__HAL_RCC_GET_I2C2_SOURCE</a>()</td></tr>
<tr class="memdesc:ga374d6807df83720c548fdea1d86d3852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C2 clock source.  <br /></td></tr>
<tr class="separator:ga374d6807df83720c548fdea1d86d3852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e703583dfdbe9d925e4b09d95c80f2" id="r_ga31e703583dfdbe9d925e4b09d95c80f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga31e703583dfdbe9d925e4b09d95c80f2">__HAL_RCC_I3C1_CONFIG</a>(__I3C1_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga31e703583dfdbe9d925e4b09d95c80f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I3C1 clock (I3C1CLK).  <br /></td></tr>
<tr class="separator:ga31e703583dfdbe9d925e4b09d95c80f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8337a82989e9a619efca7ad4b880ed" id="r_ga9b8337a82989e9a619efca7ad4b880ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9b8337a82989e9a619efca7ad4b880ed">__HAL_RCC_GET_I3C1_SOURCE</a>()</td></tr>
<tr class="memdesc:ga9b8337a82989e9a619efca7ad4b880ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I3C1 clock source.  <br /></td></tr>
<tr class="separator:ga9b8337a82989e9a619efca7ad4b880ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a383ccb3cc3caaea1f4226e3e61f3e0" id="r_ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4a383ccb3cc3caaea1f4226e3e61f3e0">__HAL_RCC_USART1_CONFIG</a>(__USART1_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART1 clock (USART1CLK).  <br /></td></tr>
<tr class="separator:ga4a383ccb3cc3caaea1f4226e3e61f3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ff545446befd6af48cd5108e8fbc2e" id="r_gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6ff545446befd6af48cd5108e8fbc2e">__HAL_RCC_GET_USART1_SOURCE</a>()</td></tr>
<tr class="memdesc:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART1 clock source.  <br /></td></tr>
<tr class="separator:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413643f4a106ca54111e8ff510290ca" id="r_gaa413643f4a106ca54111e8ff510290ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa413643f4a106ca54111e8ff510290ca">__HAL_RCC_USART2_CONFIG</a>(__USART2_CLKSOURCE__)</td></tr>
<tr class="memdesc:gaa413643f4a106ca54111e8ff510290ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART2 clock (USART2CLK).  <br /></td></tr>
<tr class="separator:gaa413643f4a106ca54111e8ff510290ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2fecdd9f75bb71677602f9b2c22dd7" id="r_ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7f2fecdd9f75bb71677602f9b2c22dd7">__HAL_RCC_GET_USART2_SOURCE</a>()</td></tr>
<tr class="memdesc:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART2 clock source.  <br /></td></tr>
<tr class="separator:ga7f2fecdd9f75bb71677602f9b2c22dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732383844537c59f16d5882a8fa1670d" id="r_ga732383844537c59f16d5882a8fa1670d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga732383844537c59f16d5882a8fa1670d">__HAL_RCC_USART3_CONFIG</a>(__USART3_CLKSOURCE__)</td></tr>
<tr class="memdesc:ga732383844537c59f16d5882a8fa1670d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART3 clock (USART3CLK).  <br /></td></tr>
<tr class="separator:ga732383844537c59f16d5882a8fa1670d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52c0cea73126e6f71f7ea7cb9d37378" id="r_gab52c0cea73126e6f71f7ea7cb9d37378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab52c0cea73126e6f71f7ea7cb9d37378">__HAL_RCC_GET_USART3_SOURCE</a>()</td></tr>
<tr class="memdesc:gab52c0cea73126e6f71f7ea7cb9d37378"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART3 clock source.  <br /></td></tr>
<tr class="separator:gab52c0cea73126e6f71f7ea7cb9d37378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85728cc36ce921048d46f6f9be3bf39" id="r_gac85728cc36ce921048d46f6f9be3bf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac85728cc36ce921048d46f6f9be3bf39">__HAL_RCC_LPUART1_CONFIG</a>(__LPUART1_CLKSOURCE__)</td></tr>
<tr class="memdesc:gac85728cc36ce921048d46f6f9be3bf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the LPUART1 clock (LPUART1CLK).  <br /></td></tr>
<tr class="separator:gac85728cc36ce921048d46f6f9be3bf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193015f4df5fb541bd4fbbc20d1e20ae" id="r_ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga193015f4df5fb541bd4fbbc20d1e20ae">__HAL_RCC_GET_LPUART1_SOURCE</a>()</td></tr>
<tr class="memdesc:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the LPUART1 clock source.  <br /></td></tr>
<tr class="separator:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34a5e47c3e3a519bfca1f4313a88f9f" id="r_gae34a5e47c3e3a519bfca1f4313a88f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae34a5e47c3e3a519bfca1f4313a88f9f">__HAL_RCC_RNG_CONFIG</a>(__RNGCLKSource__)</td></tr>
<tr class="memdesc:gae34a5e47c3e3a519bfca1f4313a88f9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to configure the RNG clock (RNGCLK).  <br /></td></tr>
<tr class="separator:gae34a5e47c3e3a519bfca1f4313a88f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f27c485f7252991877f8e423b73d46" id="r_gad8f27c485f7252991877f8e423b73d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad8f27c485f7252991877f8e423b73d46">__HAL_RCC_GET_RNG_SOURCE</a>()</td></tr>
<tr class="memdesc:gad8f27c485f7252991877f8e423b73d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to get the RNG clock source.  <br /></td></tr>
<tr class="separator:gad8f27c485f7252991877f8e423b73d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa463f3972818967005d31114221e1cdc" id="r_gaa463f3972818967005d31114221e1cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa463f3972818967005d31114221e1cdc">__HAL_RCC_CLKP_CONFIG</a>(__CLKPSource__)</td></tr>
<tr class="memdesc:gaa463f3972818967005d31114221e1cdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the CLKP : Oscillator clock for peripheral.  <br /></td></tr>
<tr class="separator:gaa463f3972818967005d31114221e1cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d047265ca753e28b45b09e53c3f50fe" id="r_ga5d047265ca753e28b45b09e53c3f50fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5d047265ca753e28b45b09e53c3f50fe">__HAL_RCC_GET_CLKP_SOURCE</a>()</td></tr>
<tr class="memdesc:ga5d047265ca753e28b45b09e53c3f50fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the oscillator clock for peripheral clock source.  <br /></td></tr>
<tr class="separator:ga5d047265ca753e28b45b09e53c3f50fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292ca7c84f192778314125ed6d7c8333" id="r_ga292ca7c84f192778314125ed6d7c8333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga292ca7c84f192778314125ed6d7c8333">__HAL_RCC_TIMCLKPRESCALER</a>(__PRESC__)</td></tr>
<tr class="memdesc:ga292ca7c84f192778314125ed6d7c8333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the Timers clocks prescalers.  <br /></td></tr>
<tr class="separator:ga292ca7c84f192778314125ed6d7c8333"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga2e13ab0592a1282a543d992576ecef94" name="ga2e13ab0592a1282a543d992576ecef94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e13ab0592a1282a543d992576ecef94">&#9670;&#160;</a></span>__HAL_RCC_ADCDAC_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_ADCDAC_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__ADCDAC_CLKSOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga92f891af972f9fab4b3d74489f239bde">RCC_CCIPR5_ADCDACSEL</a>, (uint32_t)(__ADCDAC_CLKSOURCE__))</div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00165">stm32h5xx.h:165</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03071">stm32h563xx.h:3071</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga92f891af972f9fab4b3d74489f239bde"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga92f891af972f9fab4b3d74489f239bde">RCC_CCIPR5_ADCDACSEL</a></div><div class="ttdeci">#define RCC_CCIPR5_ADCDACSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16846">stm32h563xx.h:16846</a></div></div>
</div><!-- fragment -->
<p>Macro to configure the ADC and DAC kernel clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__ADCDAC_CLKSOURCE__</td><td>specifies the ADC and DAC kernel clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga193eb765c236bc6813c7e219043fe961">RCC_ADCDACCLKSOURCE_HCLK</a> AHB bus clock selected as ADC and DAC kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga1f994d61d0f161d8801613d185f8c01e">RCC_ADCDACCLKSOURCE_SYSCLK</a> System clock selected as ADC and DAC kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga0b95eb1a9ee7052d37fdba3b4b18226c">RCC_ADCDACCLKSOURCE_PLL2R</a> PLL2R clock selected as ADC and DAC kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga2b01a117a736e03c47d30897c4b1128c">RCC_ADCDACCLKSOURCE_HSE</a> HSE clock selected as ADC and DAC kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga906d332f7eac129b932e8488b180dd37">RCC_ADCDACCLKSOURCE_HSI</a> HSI clock selected as ADC and DAC kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga7c65769cdff89f2dc54fcfd2778c943c">RCC_ADCDACCLKSOURCE_CSI</a> CSI clock selected as ADC and DAC kernel clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01853">1853</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1853</span><span class="preprocessor">#define __HAL_RCC_ADCDAC_CONFIG(__ADCDAC_CLKSOURCE__) \</span></div>
<div class="line"><span class="lineno"> 1854</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR5, RCC_CCIPR5_ADCDACSEL, (uint32_t)(__ADCDAC_CLKSOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa463f3972818967005d31114221e1cdc" name="gaa463f3972818967005d31114221e1cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa463f3972818967005d31114221e1cdc">&#9670;&#160;</a></span>__HAL_RCC_CLKP_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CLKP_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__CLKPSource__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf93a5cb24b2bdc2d9d5d8c5d69940dc2">RCC_CCIPR5_CKERPSEL</a>, (uint32_t)(__CLKPSource__))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf93a5cb24b2bdc2d9d5d8c5d69940dc2"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf93a5cb24b2bdc2d9d5d8c5d69940dc2">RCC_CCIPR5_CKERPSEL</a></div><div class="ttdeci">#define RCC_CCIPR5_CKERPSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16889">stm32h563xx.h:16889</a></div></div>
</div><!-- fragment -->
<p>Macro to configure the CLKP : Oscillator clock for peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__CLKPSource__</td><td>specifies Oscillator clock for peripheral This parameter can be one of the following values: <ul>
<li>RCC_CLKPSOURCE_HSI HSI oscillator selected as clock for peripheral </li>
<li>RCC_CLKPSOURCE_CSI CSI oscillator selected as clock for peripheral </li>
<li>RCC_CLKPSOURCE_HSE HSE oscillator selected as clock for peripheral </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02904">2904</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2904</span><span class="preprocessor">#define __HAL_RCC_CLKP_CONFIG(__CLKPSource__) \</span></div>
<div class="line"><span class="lineno"> 2905</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR5, RCC_CCIPR5_CKERPSEL, (uint32_t)(__CLKPSource__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga2b36f6d6357d085b196b895000ce66d8" name="ga2b36f6d6357d085b196b895000ce66d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b36f6d6357d085b196b895000ce66d8">&#9670;&#160;</a></span>__HAL_RCC_DAC_LP_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_DAC_LP_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__DACLPCLKSOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga258328c2bb81475ab3043df62aea5a85">RCC_CCIPR5_DACSEL</a>, (uint32_t)(__DACLPCLKSOURCE__))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga258328c2bb81475ab3043df62aea5a85"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga258328c2bb81475ab3043df62aea5a85">RCC_CCIPR5_DACSEL</a></div><div class="ttdeci">#define RCC_CCIPR5_DACSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16853">stm32h563xx.h:16853</a></div></div>
</div><!-- fragment -->
<p>Macro to configure the DAC kernel clock source in low-power mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__DACLPCLKSOURCE__</td><td>specifies the DAC kernel clock source in low-power mode. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___d_a_c___low___power___clock___source.html#ga9867c5087fe478f0548cff9edf6624de">RCC_DACLPCLKSOURCE_LSE</a> LSE oscillator selected as DAC kernel clock in low-power mode </li>
<li><a class="el" href="group___r_c_c_ex___d_a_c___low___power___clock___source.html#gaf4738f3b56a53155fb06dcf3cae727df">RCC_DACLPCLKSOURCE_LSI</a> LSI oscillator selected as DAC kernel clock in low-power mode </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01874">1874</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1874</span><span class="preprocessor">#define __HAL_RCC_DAC_LP_CONFIG(__DACLPCLKSOURCE__) \</span></div>
<div class="line"><span class="lineno"> 1875</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR5, RCC_CCIPR5_DACSEL, (uint32_t)(__DACLPCLKSOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0fab8ba51095b279916b4de5e2984f6c" name="ga0fab8ba51095b279916b4de5e2984f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fab8ba51095b279916b4de5e2984f6c">&#9670;&#160;</a></span>__HAL_RCC_FDCAN_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_FDCAN_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__FDCAN_CLKSOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4398197a8fb1bf18b0478d9e551d147">RCC_CCIPR5_FDCANSEL</a>, (uint32_t)(__FDCAN_CLKSOURCE__))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf4398197a8fb1bf18b0478d9e551d147"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4398197a8fb1bf18b0478d9e551d147">RCC_CCIPR5_FDCANSEL</a></div><div class="ttdeci">#define RCC_CCIPR5_FDCANSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16869">stm32h563xx.h:16869</a></div></div>
</div><!-- fragment -->
<p>Macro to configure the FDCAN kernel clock (FDCANCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__FDCAN_CLKSOURCE__</td><td>specifies the FDCAN kernel clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___f_d_c_a_n___clock___source.html#ga90639b0b9b3f0436d9a46b234d6b499f">RCC_FDCANCLKSOURCE_HSE</a> HSE oscillator selected as FDCAN kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___f_d_c_a_n___clock___source.html#ga552ce270a95854d7d219c0ce137b78eb">RCC_FDCANCLKSOURCE_PLL1Q</a> PLL1Q Clock selected as FDCAN kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___f_d_c_a_n___clock___source.html#ga36d597f607cbeb1e656845898f57212e">RCC_FDCANCLKSOURCE_PLL2Q</a> PLL2Q Clock selected as FDCAN kernel clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01893">1893</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1893</span><span class="preprocessor">#define __HAL_RCC_FDCAN_CONFIG(__FDCAN_CLKSOURCE__) \</span></div>
<div class="line"><span class="lineno"> 1894</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR5, RCC_CCIPR5_FDCANSEL, (uint32_t)(__FDCAN_CLKSOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaffb91c7fed55c76dcef023d4765c47f3" name="gaffb91c7fed55c76dcef023d4765c47f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffb91c7fed55c76dcef023d4765c47f3">&#9670;&#160;</a></span>__HAL_RCC_GET_ADCDAC_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_ADCDAC_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga92f891af972f9fab4b3d74489f239bde">RCC_CCIPR5_ADCDACSEL</a>)))</div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00157">stm32h5xx.h:157</a></div></div>
</div><!-- fragment -->
<p>Macro to get the ADC and DAC kernel clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga193eb765c236bc6813c7e219043fe961">RCC_ADCDACCLKSOURCE_HCLK</a> AHB Bus clock used as ADC and DAC kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga1f994d61d0f161d8801613d185f8c01e">RCC_ADCDACCLKSOURCE_SYSCLK</a> System clock used as ADC and DAC kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga0b95eb1a9ee7052d37fdba3b4b18226c">RCC_ADCDACCLKSOURCE_PLL2R</a> PLL2R clock used as ADC and DAC kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga2b01a117a736e03c47d30897c4b1128c">RCC_ADCDACCLKSOURCE_HSE</a> HSE oscillator used as ADC and DAC kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga906d332f7eac129b932e8488b180dd37">RCC_ADCDACCLKSOURCE_HSI</a> HSI oscillator used as ADC and DAC kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___a_d_c_d_a_c___clock___source.html#ga7c65769cdff89f2dc54fcfd2778c943c">RCC_ADCDACCLKSOURCE_CSI</a> CSI oscillator used as ADC and DAC kernel clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01865">1865</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga5d047265ca753e28b45b09e53c3f50fe" name="ga5d047265ca753e28b45b09e53c3f50fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d047265ca753e28b45b09e53c3f50fe">&#9670;&#160;</a></span>__HAL_RCC_GET_CLKP_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_CLKP_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf93a5cb24b2bdc2d9d5d8c5d69940dc2">RCC_CCIPR5_CKERPSEL</a>)))</div>
</div><!-- fragment -->
<p>Macro to get the oscillator clock for peripheral clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_CLKPSOURCE_HSI HSI selected Oscillator clock for peripheral </li>
<li>RCC_CLKPSOURCE_CSI CSI selected Oscillator clock for peripheral </li>
<li>RCC_CLKPSOURCE_HSE HSE selected Oscillator clock for peripheral </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02913">2913</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga3a24fcf994f924b0764520c9df31c5f9" name="ga3a24fcf994f924b0764520c9df31c5f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a24fcf994f924b0764520c9df31c5f9">&#9670;&#160;</a></span>__HAL_RCC_GET_DAC_LP_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_DAC_LP_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga258328c2bb81475ab3043df62aea5a85">RCC_CCIPR5_DACSEL</a>)))</div>
</div><!-- fragment -->
<p>Macro to get the DAC kernel clock source in low-power mode. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___d_a_c___low___power___clock___source.html#ga9867c5087fe478f0548cff9edf6624de">RCC_DACLPCLKSOURCE_LSE</a> LSE oscillator used as DAC kernel clock in low-power mode </li>
<li><a class="el" href="group___r_c_c_ex___d_a_c___low___power___clock___source.html#gaf4738f3b56a53155fb06dcf3cae727df">RCC_DACLPCLKSOURCE_LSI</a> LSI oscillator used as DAC kernel clock in low-power mode </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01882">1882</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga6ddf22b2efdefbf4a033eca17553f1b3" name="ga6ddf22b2efdefbf4a033eca17553f1b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ddf22b2efdefbf4a033eca17553f1b3">&#9670;&#160;</a></span>__HAL_RCC_GET_FDCAN_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_FDCAN_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf4398197a8fb1bf18b0478d9e551d147">RCC_CCIPR5_FDCANSEL</a>)))</div>
</div><!-- fragment -->
<p>Macro to get the FDCAN clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___f_d_c_a_n___clock___source.html#ga90639b0b9b3f0436d9a46b234d6b499f">RCC_FDCANCLKSOURCE_HSE</a> HSE oscillator selected as FDCAN kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___f_d_c_a_n___clock___source.html#ga552ce270a95854d7d219c0ce137b78eb">RCC_FDCANCLKSOURCE_PLL1Q</a> PLL1Q Clock selected as FDCAN kernel clock </li>
<li><a class="el" href="group___r_c_c_ex___f_d_c_a_n___clock___source.html#ga36d597f607cbeb1e656845898f57212e">RCC_FDCANCLKSOURCE_PLL2Q</a> PLL2Q Clock selected as FDCAN kernel clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01902">1902</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="gab9372aa811e622a602d2b3657790c8e7" name="gab9372aa811e622a602d2b3657790c8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9372aa811e622a602d2b3657790c8e7">&#9670;&#160;</a></span>__HAL_RCC_GET_I2C1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C1_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR4, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga51a2a7fff5d2a94d7fccc9c1ee52d82c">RCC_CCIPR4_I2C1SEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga51a2a7fff5d2a94d7fccc9c1ee52d82c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga51a2a7fff5d2a94d7fccc9c1ee52d82c">RCC_CCIPR4_I2C1SEL</a></div><div class="ttdeci">#define RCC_CCIPR4_I2C1SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16814">stm32h563xx.h:16814</a></div></div>
</div><!-- fragment -->
<p>Macro to get the I2C1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">RCC_I2C1CLKSOURCE_PCLK1</a> PCLK1 selected as I2C1 clock </li>
<li>RCC_I2C1CLKSOURCE_PLL3R PLL3R selected as I2C1 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#gacac34d181740ebf8ab111fc459a7d0da">RCC_I2C1CLKSOURCE_PLL2R</a> PLL2R selected as I2C1 clock (**) </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a> HSI selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#gab441e477902a86bf58356e078e50b074">RCC_I2C1CLKSOURCE_CSI</a> CSI selected as I2C1 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. (**) : For stm32h503xx family line. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02254">2254</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga374d6807df83720c548fdea1d86d3852" name="ga374d6807df83720c548fdea1d86d3852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga374d6807df83720c548fdea1d86d3852">&#9670;&#160;</a></span>__HAL_RCC_GET_I2C2_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C2_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR4, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf8f2d6c1a7580da903113fd67282c8e9">RCC_CCIPR4_I2C2SEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf8f2d6c1a7580da903113fd67282c8e9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf8f2d6c1a7580da903113fd67282c8e9">RCC_CCIPR4_I2C2SEL</a></div><div class="ttdeci">#define RCC_CCIPR4_I2C2SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16820">stm32h563xx.h:16820</a></div></div>
</div><!-- fragment -->
<p>Macro to get the I2C2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#ga8aad93752b3933f771ef44ad53afd6b7">RCC_I2C2CLKSOURCE_PCLK1</a> PCLK1 selected as I2C2 clock </li>
<li>RCC_I2C2CLKSOURCE_PLL3R PLL3R selected as I2C2 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#ga2d2d62bacf6ea3e520ff89ce0ed12839">RCC_I2C2CLKSOURCE_PLL2R</a> PLL2R selected as I2C2 clock (**) </li>
<li><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#gab2d1849bb1ec2df29cab79843441e3cc">RCC_I2C2CLKSOURCE_HSI</a> HSI selected as I2C2 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#ga34323d683125806be2a0df9125fccb0e">RCC_I2C2CLKSOURCE_CSI</a> CSI selected as I2C2 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. (**) : For stm32h503xx family line. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02284">2284</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga9b8337a82989e9a619efca7ad4b880ed" name="ga9b8337a82989e9a619efca7ad4b880ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b8337a82989e9a619efca7ad4b880ed">&#9670;&#160;</a></span>__HAL_RCC_GET_I3C1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I3C1_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR4, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gace13be46c55168a3d5056f4bfb3b93f8">RCC_CCIPR4_I3C1SEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gace13be46c55168a3d5056f4bfb3b93f8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gace13be46c55168a3d5056f4bfb3b93f8">RCC_CCIPR4_I3C1SEL</a></div><div class="ttdeci">#define RCC_CCIPR4_I3C1SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16838">stm32h563xx.h:16838</a></div></div>
</div><!-- fragment -->
<p>Macro to get the I3C1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i3_c1___clock___source.html#gabec776d2e27d85534cd48d384c06008b">RCC_I3C1CLKSOURCE_PCLK1</a> PCLK1 selected as I3C1 clock </li>
<li>RCC_I3C1CLKSOURCE_PLL3R PLL3R selected as I3C1 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___i3_c1___clock___source.html#gac7696153780132ec7f1eacfe9fd00953">RCC_I3C1CLKSOURCE_PLL2R</a> PLL2R selected as I3C1 clock (**) </li>
<li><a class="el" href="group___r_c_c_ex___i3_c1___clock___source.html#ga8b668ca4762a5bd9383acf5be31c067c">RCC_I3C1CLKSOURCE_HSI</a> HSI selected as I3C1 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. (**) : For stm32h503xx family line. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02360">2360</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="gad6688c07a2a8c314df547de8caf378bb" name="gad6688c07a2a8c314df547de8caf378bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6688c07a2a8c314df547de8caf378bb">&#9670;&#160;</a></span>__HAL_RCC_GET_LPTIM1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM1_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2806ddc16609a6df3b54d0ae56f33760">RCC_CCIPR2_LPTIM1SEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2806ddc16609a6df3b54d0ae56f33760"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2806ddc16609a6df3b54d0ae56f33760">RCC_CCIPR2_LPTIM1SEL</a></div><div class="ttdeci">#define RCC_CCIPR2_LPTIM1SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16694">stm32h563xx.h:16694</a></div></div>
</div><!-- fragment -->
<p>Macro to get the LPTIM1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gacd0f26825ffa605a367ab835ada3db6e">RCC_LPTIM1CLKSOURCE_PCLK3</a> PCLK3 selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gae3a985b08072563f2ba7f762be95284a">RCC_LPTIM1CLKSOURCE_PLL2P</a> PLL2P selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_PLL3R PLL3R selected as LPTIM1 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a> LSE selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a> LSI selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga165eb3f710b2b499ac0a30beefe75cd8">RCC_LPTIM1CLKSOURCE_CLKP</a> CLKP selected as LPTIM1 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01932">1932</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga806f1d6e6a7d741b4d0524aa849f8ed8" name="ga806f1d6e6a7d741b4d0524aa849f8ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga806f1d6e6a7d741b4d0524aa849f8ed8">&#9670;&#160;</a></span>__HAL_RCC_GET_LPTIM2_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM2_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5beec2e006ac3fe601b60800f0f724e9">RCC_CCIPR2_LPTIM2SEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5beec2e006ac3fe601b60800f0f724e9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5beec2e006ac3fe601b60800f0f724e9">RCC_CCIPR2_LPTIM2SEL</a></div><div class="ttdeci">#define RCC_CCIPR2_LPTIM2SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16701">stm32h563xx.h:16701</a></div></div>
</div><!-- fragment -->
<p>Macro to get the LPTIM2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga8eb7d869a9d33f91c8732ec27dc461b7">RCC_LPTIM2CLKSOURCE_PCLK1</a> PCLK1 selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga13f9a4984d7b022081d016837e5b838c">RCC_LPTIM2CLKSOURCE_PLL2P</a> PLL2P selected as LPTIM2 clock </li>
<li>RCC_LPTIM2CLKSOURCE_PLL3R PLL3R selected as LPTIM2 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga9a2d055b3c47d3ef219b44b2819317e6">RCC_LPTIM2CLKSOURCE_LSE</a> LSE selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga56818e296ec1095f2449787e98ae8b56">RCC_LPTIM2CLKSOURCE_LSI</a> LSI selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga38feddb1bd885729514444662be4af1c">RCC_LPTIM2CLKSOURCE_CLKP</a> CLKP selected as LPTIM2 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01962">1962</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga193015f4df5fb541bd4fbbc20d1e20ae" name="ga193015f4df5fb541bd4fbbc20d1e20ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga193015f4df5fb541bd4fbbc20d1e20ae">&#9670;&#160;</a></span>__HAL_RCC_GET_LPUART1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPUART1_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR3, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14056cdbfc9943ae7e49b495f79ae01c">RCC_CCIPR3_LPUART1SEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga14056cdbfc9943ae7e49b495f79ae01c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14056cdbfc9943ae7e49b495f79ae01c">RCC_CCIPR3_LPUART1SEL</a></div><div class="ttdeci">#define RCC_CCIPR3_LPUART1SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16779">stm32h563xx.h:16779</a></div></div>
</div><!-- fragment -->
<p>Macro to get the LPUART1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga332afccbc53b7121199301099a3da31e">RCC_LPUART1CLKSOURCE_PCLK3</a> PCLK3 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga3374f5864d1fe6a4edfa864800109580">RCC_LPUART1CLKSOURCE_PLL2Q</a> PLL2Q selected as LPUART1 clock </li>
<li>RCC_LPUART1CLKSOURCE_PLL3Q PLL3Q selected as LPUART1 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga93f8bebe1b4f3434794beb18549fad6d">RCC_LPUART1CLKSOURCE_CSI</a> CSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02761">2761</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga8a2142f7cc2d9b1421623bc830de4edd" name="ga8a2142f7cc2d9b1421623bc830de4edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a2142f7cc2d9b1421623bc830de4edd">&#9670;&#160;</a></span>__HAL_RCC_GET_PLL2_CLKOUT_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_PLL2_CLKOUT_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2_CLOCKOUT__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, (__PLL2_CLOCKOUT__))</div>
</div><!-- fragment -->
<p>Macro to get the PLL2 clock output enable status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL2_CLOCKOUT__</td><td>specifies the PLL2 clock to be output. This parameter can be one or a combination of the following values: <ul>
<li>RCC_PLL2_DIVP: This clock is used to generate an accurate kernel clock to achieve high-quality audio performance on SAI interface, SPI/I2S and LPTIM peripherals. </li>
<li>RCC_PLL2_DIVQ: This clock is used to generate kernel clock for the random number generator RNG (&lt;=48 MHz), SPI, FDCAN and UART/USART peripherals. </li>
<li>RCC_PLL2_DIVR: This clock is used to generate kernel clock for ADC and DAC peripherals. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">SET</td><td>/ RESET </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01553">1553</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="gabf7ee8614462fc3926c533dbd530fe0e" name="gabf7ee8614462fc3926c533dbd530fe0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf7ee8614462fc3926c533dbd530fe0e">&#9670;&#160;</a></span>__HAL_RCC_GET_PLL2_OSCSOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_PLL2_OSCSOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacd418d0fd7dc67ece93d05187adb3454">RCC_PLL2CFGR_PLL2SRC</a>))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gacd418d0fd7dc67ece93d05187adb3454"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gacd418d0fd7dc67ece93d05187adb3454">RCC_PLL2CFGR_PLL2SRC</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2SRC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15427">stm32h563xx.h:15427</a></div></div>
</div><!-- fragment -->
<p>Macro to get the oscillator used as PLL2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>oscillator used as PLL2 clock source. The returned value can be one of the following:<ul>
<li>RCC_PLL2_SOURCE_NONE: No oscillator is used as PLL clock source.</li>
<li>RCC_PLL2_SOURCE_CSI: CSI oscillator is used as PLL clock source.</li>
<li>RCC_PLL2_SOURCE_HSI: HSI oscillator is used as PLL clock source.</li>
<li>RCC_PLL2_SOURCE_HSE: HSE oscillator is used as PLL clock source. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01396">1396</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="gad8f27c485f7252991877f8e423b73d46" name="gad8f27c485f7252991877f8e423b73d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f27c485f7252991877f8e423b73d46">&#9670;&#160;</a></span>__HAL_RCC_GET_RNG_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_RNG_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc849c0fb8f3f949347e0619913de303">RCC_CCIPR5_RNGSEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabc849c0fb8f3f949347e0619913de303"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc849c0fb8f3f949347e0619913de303">RCC_CCIPR5_RNGSEL</a></div><div class="ttdeci">#define RCC_CCIPR5_RNGSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16857">stm32h563xx.h:16857</a></div></div>
</div><!-- fragment -->
<p>macro to get the RNG clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_RNGCLKSOURCE_HSI48: HSI48 selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_PLL1Q: PLL1Q selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_LSE: LSE selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_LSI: LSI selected as RNG clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02843">2843</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga5e921a09289d1008ed55eae105b5f1ad" name="ga5e921a09289d1008ed55eae105b5f1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e921a09289d1008ed55eae105b5f1ad">&#9670;&#160;</a></span>__HAL_RCC_GET_SPI1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SPI1_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR3, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab29fa33ec0f59b6946e895f1f65e3948">RCC_CCIPR3_SPI1SEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab29fa33ec0f59b6946e895f1f65e3948"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab29fa33ec0f59b6946e895f1f65e3948">RCC_CCIPR3_SPI1SEL</a></div><div class="ttdeci">#define RCC_CCIPR3_SPI1SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16737">stm32h563xx.h:16737</a></div></div>
</div><!-- fragment -->
<p>macro to get the SPI1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI1CLKSOURCE_PLL1Q PLL1Q selected as SPI1 clock </li>
<li>RCC_SPI1CLKSOURCE_PLL2P PLL2P selected as SPI1 clock </li>
<li>RCC_SPI1CLKSOURCE_PLL3P PLL3P selected as SPI1 clock (*) </li>
<li>RCC_SPI1CLKSOURCE_PIN External Clock selected as SPI1 clock </li>
<li>RCC_SPI1CLKSOURCE_CLKP CLKP selected as SPI1 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02099">2099</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga111d0aaacba7d870ec1acf65fe0181ee" name="ga111d0aaacba7d870ec1acf65fe0181ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga111d0aaacba7d870ec1acf65fe0181ee">&#9670;&#160;</a></span>__HAL_RCC_GET_SPI2_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SPI2_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR3, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab7517a0ec98c30b0bc108c0bef634837">RCC_CCIPR3_SPI2SEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab7517a0ec98c30b0bc108c0bef634837"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab7517a0ec98c30b0bc108c0bef634837">RCC_CCIPR3_SPI2SEL</a></div><div class="ttdeci">#define RCC_CCIPR3_SPI2SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16744">stm32h563xx.h:16744</a></div></div>
</div><!-- fragment -->
<p>macro to get the SPI2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI2CLKSOURCE_PLL1Q PLL1Q selected as SPI2 clock </li>
<li>RCC_SPI2CLKSOURCE_PLL2P PLL2P selected as SPI2 clock </li>
<li>RCC_SPI2CLKSOURCE_PLL3P PLL3P selected as SPI2 clock (*) </li>
<li>RCC_SPI2CLKSOURCE_PIN External Clock selected as SPI2 clock </li>
<li>RCC_SPI2CLKSOURCE_CLKP CLKP selected as SPI2 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02124">2124</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga3ffa7e6bd7a82fa1bd036e557dc24567" name="ga3ffa7e6bd7a82fa1bd036e557dc24567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ffa7e6bd7a82fa1bd036e557dc24567">&#9670;&#160;</a></span>__HAL_RCC_GET_SPI3_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SPI3_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR3, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad24d50bb572b50bedbb4a5e7e4a2fa79">RCC_CCIPR3_SPI3SEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gad24d50bb572b50bedbb4a5e7e4a2fa79"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gad24d50bb572b50bedbb4a5e7e4a2fa79">RCC_CCIPR3_SPI3SEL</a></div><div class="ttdeci">#define RCC_CCIPR3_SPI3SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16751">stm32h563xx.h:16751</a></div></div>
</div><!-- fragment -->
<p>macro to get the SPI3 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI3CLKSOURCE_PLL1Q PLL1Q used as SPI3 clock </li>
<li>RCC_SPI3CLKSOURCE_PLL2P PLL2P used as SPI3 clock </li>
<li>RCC_SPI3CLKSOURCE_PLL3P PLL3P used as SPI3 clock (*) </li>
<li>RCC_SPI3CLKSOURCE_PIN External Clock used as SPI3 clock </li>
<li>RCC_SPI3CLKSOURCE_CLKP CLKP used as SPI3 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02149">2149</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="gaf6ff545446befd6af48cd5108e8fbc2e" name="gaf6ff545446befd6af48cd5108e8fbc2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ff545446befd6af48cd5108e8fbc2e">&#9670;&#160;</a></span>__HAL_RCC_GET_USART1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART1_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0b1d5dd346583cf08c47d47f53be8cef">RCC_CCIPR1_USART1SEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0b1d5dd346583cf08c47d47f53be8cef"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0b1d5dd346583cf08c47d47f53be8cef">RCC_CCIPR1_USART1SEL</a></div><div class="ttdeci">#define RCC_CCIPR1_USART1SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16606">stm32h563xx.h:16606</a></div></div>
</div><!-- fragment -->
<p>Macro to get the USART1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga0b28509687786167271f0eb84b80b124">RCC_USART1CLKSOURCE_PCLK2</a> PCLK2 selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gab51551d96490f396ac3289aa18ba9763">RCC_USART1CLKSOURCE_PLL2Q</a> PLL2Q selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_PLL3Q PLL3Q selected as USART1 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">RCC_USART1CLKSOURCE_HSI</a> HSI selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gad5bc8eb5f52cce7e2b4fb80c088438d3">RCC_USART1CLKSOURCE_CSI</a> CSI selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">RCC_USART1CLKSOURCE_LSE</a> LSE selected as USART1 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02419">2419</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga7f2fecdd9f75bb71677602f9b2c22dd7" name="ga7f2fecdd9f75bb71677602f9b2c22dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2fecdd9f75bb71677602f9b2c22dd7">&#9670;&#160;</a></span>__HAL_RCC_GET_USART2_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART2_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga803012fab7fcb740f9a11e4e7a19dfb8">RCC_CCIPR1_USART2SEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga803012fab7fcb740f9a11e4e7a19dfb8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga803012fab7fcb740f9a11e4e7a19dfb8">RCC_CCIPR1_USART2SEL</a></div><div class="ttdeci">#define RCC_CCIPR1_USART2SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16613">stm32h563xx.h:16613</a></div></div>
</div><!-- fragment -->
<p>Macro to get the USART2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">RCC_USART2CLKSOURCE_PCLK1</a> PCLK2 selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#ga2c19d7f65ead1ee09e3547bd3cc5f3cf">RCC_USART2CLKSOURCE_PLL2Q</a> PLL2Q selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_PLL3Q PLL3Q selected as USART2 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">RCC_USART2CLKSOURCE_HSI</a> HSI selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#ga637874047b80bb5fddef8ab64e2aab3b">RCC_USART2CLKSOURCE_CSI</a> CSI selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">RCC_USART2CLKSOURCE_LSE</a> LSE selected as USART2 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02449">2449</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="gab52c0cea73126e6f71f7ea7cb9d37378" name="gab52c0cea73126e6f71f7ea7cb9d37378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab52c0cea73126e6f71f7ea7cb9d37378">&#9670;&#160;</a></span>__HAL_RCC_GET_USART3_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART3_SOURCE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0253522893f8e9efbc6c5ab85837a025">RCC_CCIPR1_USART3SEL</a>)))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0253522893f8e9efbc6c5ab85837a025"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0253522893f8e9efbc6c5ab85837a025">RCC_CCIPR1_USART3SEL</a></div><div class="ttdeci">#define RCC_CCIPR1_USART3SEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16620">stm32h563xx.h:16620</a></div></div>
</div><!-- fragment -->
<p>Macro to get the USART3 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga62af493f9ff89147905aa00531380a91">RCC_USART3CLKSOURCE_PCLK1</a> PCLK2 selected as USART3 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#gabe67c3f1481d351e4b130752eb2ebc68">RCC_USART3CLKSOURCE_PLL2Q</a> PLL2Q selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_PLL3Q PLL3Q selected as USART3 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga30b33821af3544a53ec417077be17d5a">RCC_USART3CLKSOURCE_HSI</a> HSI selected as USART3 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#gaab483bc7c51867961007384a930c4349">RCC_USART3CLKSOURCE_CSI</a> CSI selected as USART3 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga423ec12947162063f7f460798274793a">RCC_USART3CLKSOURCE_LSE</a> LSE selected as USART3 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02479">2479</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga90e36ab9a2478f1c6066432e230845a2" name="ga90e36ab9a2478f1c6066432e230845a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90e36ab9a2478f1c6066432e230845a2">&#9670;&#160;</a></span>__HAL_RCC_I2C1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__I2C1_CLKSOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR4, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga51a2a7fff5d2a94d7fccc9c1ee52d82c">RCC_CCIPR4_I2C1SEL</a>, (uint32_t)(__I2C1_CLKSOURCE__))</div>
</div><!-- fragment -->
<p>Macro to configure the I2C1 clock (I2C1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__I2C1_CLKSOURCE__</td><td>specifies the I2C1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">RCC_I2C1CLKSOURCE_PCLK1</a> PCLK1 selected as I2C1 clock </li>
<li>RCC_I2C1CLKSOURCE_PLL3R PLL3R selected as I2C1 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#gacac34d181740ebf8ab111fc459a7d0da">RCC_I2C1CLKSOURCE_PLL2R</a> PLL2R selected as I2C1 clock (**) </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a> HSI selected as I2C1 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#gab441e477902a86bf58356e078e50b074">RCC_I2C1CLKSOURCE_CSI</a> CSI selected as I2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<p>(*) : For stm32h56xxx and stm32h57xxx family lines. (**) : For stm32h503xx family line. </p>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02240">2240</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2240</span><span class="preprocessor">#define __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__) \</span></div>
<div class="line"><span class="lineno"> 2241</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR4, RCC_CCIPR4_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga49280a374f55802d8063a083350572ab" name="ga49280a374f55802d8063a083350572ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49280a374f55802d8063a083350572ab">&#9670;&#160;</a></span>__HAL_RCC_I2C2_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C2_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__I2C2_CLKSOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR4, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf8f2d6c1a7580da903113fd67282c8e9">RCC_CCIPR4_I2C2SEL</a>, (uint32_t)(__I2C2_CLKSOURCE__))</div>
</div><!-- fragment -->
<p>Macro to configure the I2C2 clock (I2C2CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__I2C2_CLKSOURCE__</td><td>specifies the I2C2 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#ga8aad93752b3933f771ef44ad53afd6b7">RCC_I2C2CLKSOURCE_PCLK1</a> PCLK1 selected as I2C2 clock </li>
<li>RCC_I2C2CLKSOURCE_PLL3R PLL3R selected as I2C2 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#ga2d2d62bacf6ea3e520ff89ce0ed12839">RCC_I2C2CLKSOURCE_PLL2R</a> PLL2R selected as I2C2 clock (**) </li>
<li><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#gab2d1849bb1ec2df29cab79843441e3cc">RCC_I2C2CLKSOURCE_HSI</a> HSI selected as I2C2 clock </li>
<li><a class="el" href="group___r_c_c_ex___i2_c2___clock___source.html#ga34323d683125806be2a0df9125fccb0e">RCC_I2C2CLKSOURCE_CSI</a> CSI selected as I2C2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<p>(*) : For stm32h56xxx and stm32h57xxx family lines. (**) : For stm32h503xx family line. </p>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02270">2270</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2270</span><span class="preprocessor">#define __HAL_RCC_I2C2_CONFIG(__I2C2_CLKSOURCE__) \</span></div>
<div class="line"><span class="lineno"> 2271</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR4, RCC_CCIPR4_I2C2SEL, (uint32_t)(__I2C2_CLKSOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga31e703583dfdbe9d925e4b09d95c80f2" name="ga31e703583dfdbe9d925e4b09d95c80f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31e703583dfdbe9d925e4b09d95c80f2">&#9670;&#160;</a></span>__HAL_RCC_I3C1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I3C1_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__I3C1_CLKSOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR4, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gace13be46c55168a3d5056f4bfb3b93f8">RCC_CCIPR4_I3C1SEL</a>, (uint32_t)(__I3C1_CLKSOURCE__))</div>
</div><!-- fragment -->
<p>Macro to configure the I3C1 clock (I3C1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__I3C1_CLKSOURCE__</td><td>specifies the I3C1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___i3_c1___clock___source.html#gabec776d2e27d85534cd48d384c06008b">RCC_I3C1CLKSOURCE_PCLK1</a> PCLK1 selected as I3C1 clock </li>
<li>RCC_I3C1CLKSOURCE_PLL3R PLL3R selected as I3C1 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___i3_c1___clock___source.html#gac7696153780132ec7f1eacfe9fd00953">RCC_I3C1CLKSOURCE_PLL2R</a> PLL2R selected as I3C1 clock (**) </li>
<li><a class="el" href="group___r_c_c_ex___i3_c1___clock___source.html#ga8b668ca4762a5bd9383acf5be31c067c">RCC_I3C1CLKSOURCE_HSI</a> HSI selected as I3C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<p>(*) : For stm32h56xxx and stm32h57xxx family lines. (**) : For stm32h503xx family line. </p>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02347">2347</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2347</span><span class="preprocessor">#define __HAL_RCC_I3C1_CONFIG(__I3C1_CLKSOURCE__) \</span></div>
<div class="line"><span class="lineno"> 2348</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR4, RCC_CCIPR4_I3C1SEL, (uint32_t)(__I3C1_CLKSOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga2a59d733248c7e8f36c2c6abd1dd2bb4" name="ga2a59d733248c7e8f36c2c6abd1dd2bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a59d733248c7e8f36c2c6abd1dd2bb4">&#9670;&#160;</a></span>__HAL_RCC_LPTIM1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__LPTIM1_CLKSOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2806ddc16609a6df3b54d0ae56f33760">RCC_CCIPR2_LPTIM1SEL</a>, (uint32_t)(__LPTIM1_CLKSOURCE__))</div>
</div><!-- fragment -->
<p>Macro to configure the LPTIM1 clock (LPTIM1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPTIM1_CLKSOURCE__</td><td>specifies the LPTIM1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gacd0f26825ffa605a367ab835ada3db6e">RCC_LPTIM1CLKSOURCE_PCLK3</a> PCLK3 selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gae3a985b08072563f2ba7f762be95284a">RCC_LPTIM1CLKSOURCE_PLL2P</a> PLL2P selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_PLL3R PLL3R selected as LPTIM1 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a> LSE selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a> LSI selected as LPTIM1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga165eb3f710b2b499ac0a30beefe75cd8">RCC_LPTIM1CLKSOURCE_CLKP</a> CLKP selected as LPTIM1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<p>(*) : For stm32h56xxx and stm32h57xxx family lines. </p>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01918">1918</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1918</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__) \</span></div>
<div class="line"><span class="lineno"> 1919</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR2, RCC_CCIPR2_LPTIM1SEL, (uint32_t)(__LPTIM1_CLKSOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga847e2252de2d28b745b375110fdc4d6e" name="ga847e2252de2d28b745b375110fdc4d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga847e2252de2d28b745b375110fdc4d6e">&#9670;&#160;</a></span>__HAL_RCC_LPTIM2_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__LPTIM2_CLKSOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5beec2e006ac3fe601b60800f0f724e9">RCC_CCIPR2_LPTIM2SEL</a>, (uint32_t)(__LPTIM2_CLKSOURCE__))</div>
</div><!-- fragment -->
<p>Macro to configure the LPTIM2 clock (LPTIM2CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPTIM2_CLKSOURCE__</td><td>specifies the LPTIM2 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga8eb7d869a9d33f91c8732ec27dc461b7">RCC_LPTIM2CLKSOURCE_PCLK1</a> PCLK1 selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga13f9a4984d7b022081d016837e5b838c">RCC_LPTIM2CLKSOURCE_PLL2P</a> PLL2P selected as LPTIM2 clock </li>
<li>RCC_LPTIM2CLKSOURCE_PLL3R PLL3R selected as LPTIM2 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga9a2d055b3c47d3ef219b44b2819317e6">RCC_LPTIM2CLKSOURCE_LSE</a> LSE selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga56818e296ec1095f2449787e98ae8b56">RCC_LPTIM2CLKSOURCE_LSI</a> LSI selected as LPTIM2 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga38feddb1bd885729514444662be4af1c">RCC_LPTIM2CLKSOURCE_CLKP</a> CLKP selected as LPTIM2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<p>(*) : For stm32h56xxx and stm32h57xxx family lines. </p>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01948">1948</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1948</span><span class="preprocessor">#define __HAL_RCC_LPTIM2_CONFIG(__LPTIM2_CLKSOURCE__) \</span></div>
<div class="line"><span class="lineno"> 1949</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR2, RCC_CCIPR2_LPTIM2SEL, (uint32_t)(__LPTIM2_CLKSOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gac85728cc36ce921048d46f6f9be3bf39" name="gac85728cc36ce921048d46f6f9be3bf39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac85728cc36ce921048d46f6f9be3bf39">&#9670;&#160;</a></span>__HAL_RCC_LPUART1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__LPUART1_CLKSOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR3, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14056cdbfc9943ae7e49b495f79ae01c">RCC_CCIPR3_LPUART1SEL</a>, (uint32_t)(__LPUART1_CLKSOURCE__))</div>
</div><!-- fragment -->
<p>Macro to configure the LPUART1 clock (LPUART1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__LPUART1_CLKSOURCE__</td><td>specifies the LPUART1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga332afccbc53b7121199301099a3da31e">RCC_LPUART1CLKSOURCE_PCLK3</a> PCLK3 selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga3374f5864d1fe6a4edfa864800109580">RCC_LPUART1CLKSOURCE_PLL2Q</a> PLL2Q selected as LPUART1 clock </li>
<li>RCC_LPUART1CLKSOURCE_PLL3Q PLL3Q selected as LPUART1 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a> HSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga93f8bebe1b4f3434794beb18549fad6d">RCC_LPUART1CLKSOURCE_CSI</a> CSI selected as LPUART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a> LSE selected as LPUART1 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02747">2747</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2747</span><span class="preprocessor">#define __HAL_RCC_LPUART1_CONFIG(__LPUART1_CLKSOURCE__) \</span></div>
<div class="line"><span class="lineno"> 2748</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR3, RCC_CCIPR3_LPUART1SEL, (uint32_t)(__LPUART1_CLKSOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga62e7aefb41f1b3421c3e3255c3c17928" name="ga62e7aefb41f1b3421c3e3255c3c17928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62e7aefb41f1b3421c3e3255c3c17928">&#9670;&#160;</a></span>__HAL_RCC_PLL2_CLKOUT_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_CLKOUT_DISABLE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2_CLOCKOUT__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, (__PLL2_CLOCKOUT__))</div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01540">1540</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="gae7af1bfce2fbd60c02616a733ebf3ff9" name="gae7af1bfce2fbd60c02616a733ebf3ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7af1bfce2fbd60c02616a733ebf3ff9">&#9670;&#160;</a></span>__HAL_RCC_PLL2_CLKOUT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_CLKOUT_ENABLE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2_CLOCKOUT__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, (__PLL2_CLOCKOUT__))</div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
</div><!-- fragment -->
<p>Enables or disables each clock output (PLL2_P_CLK, PLL2_Q_CLK, PLL2_R_CLK) </p>
<dl class="section note"><dt>Note</dt><dd>Enabling/disabling those clocks can be done at any time without the need to stop the PLL2, This is mainly used to save Power. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL2_CLOCKOUT__</td><td>specifies the PLL2 clock to be output. This parameter can be one or a combination of the following values: <ul>
<li>RCC_PLL2_DIVP: This clock is used to generate an accurate kernel clock to achieve high-quality audio performance on SAI interface, SPI/I2S and LPTIM peripherals. </li>
<li>RCC_PLL2_DIVQ: This clock is used to generate kernel clock for the random number generator RNG (&lt;=48 MHz), SPI, FDCAN and UART/USART peripherals. </li>
<li>RCC_PLL2_DIVR: This clock is used to generate kernel clock for ADC and DAC peripherals. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01539">1539</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga26698eafa11a209a537d7875193a73f8" name="ga26698eafa11a209a537d7875193a73f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26698eafa11a209a537d7875193a73f8">&#9670;&#160;</a></span>__HAL_RCC_PLL2_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2SOURCE__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2M__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2N__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2P__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2Q__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2R__</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keywordflow">do</span>{ \</div>
<div class="line">    MODIFY_REG(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacd418d0fd7dc67ece93d05187adb3454">RCC_PLL2CFGR_PLL2SRC</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga01ddb446ac8e0c3b777608463863b0f5">RCC_PLL2CFGR_PLL2M</a>), \</div>
<div class="line">               ((__PLL2SOURCE__) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafff0064c04c4a1cb4884a160fc87468a">RCC_PLL2CFGR_PLL2SRC_Pos</a>) | ((__PLL2M__) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2514ac8e8c392bddc43815ad10fc9cbe">RCC_PLL2CFGR_PLL2M_Pos</a>)); \</div>
<div class="line">    WRITE_REG(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR , ((((__PLL2N__) - 1U) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1994c9a50f208184fc7e459d44df1e0a">RCC_PLL2DIVR_PLL2N</a>) | \</div>
<div class="line">                               ((((__PLL2P__) - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac95654c57d1314ed72263fb8a04d7d47">RCC_PLL2DIVR_PLL2P_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9674285afadec24a7d0d37b97b4f196b">RCC_PLL2DIVR_PLL2P</a>) |  \</div>
<div class="line">                               ((((__PLL2Q__) - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d712f3b27780506c8ce92e6fd969577">RCC_PLL2DIVR_PLL2Q_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7ade159983f24b582c412cac0b445ab9">RCC_PLL2DIVR_PLL2Q</a>) |  \</div>
<div class="line">                               ((((__PLL2R__) - 1U) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb4079a27ebe69528954f2f5c7f72f71">RCC_PLL2DIVR_PLL2R_Pos</a>) &amp; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4f52fd91a98b3983d4734cb7bce520fd">RCC_PLL2DIVR_PLL2R</a>))); \</div>
<div class="line">  } <span class="keywordflow">while</span>(0)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga01ddb446ac8e0c3b777608463863b0f5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga01ddb446ac8e0c3b777608463863b0f5">RCC_PLL2CFGR_PLL2M</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2M</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15443">stm32h563xx.h:15443</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1994c9a50f208184fc7e459d44df1e0a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1994c9a50f208184fc7e459d44df1e0a">RCC_PLL2DIVR_PLL2N</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2N</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15561">stm32h563xx.h:15561</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2514ac8e8c392bddc43815ad10fc9cbe"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2514ac8e8c392bddc43815ad10fc9cbe">RCC_PLL2CFGR_PLL2M_Pos</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2M_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15441">stm32h563xx.h:15441</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3d712f3b27780506c8ce92e6fd969577"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3d712f3b27780506c8ce92e6fd969577">RCC_PLL2DIVR_PLL2Q_Pos</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2Q_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15581">stm32h563xx.h:15581</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4f52fd91a98b3983d4734cb7bce520fd"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4f52fd91a98b3983d4734cb7bce520fd">RCC_PLL2DIVR_PLL2R</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2R</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15593">stm32h563xx.h:15593</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7ade159983f24b582c412cac0b445ab9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7ade159983f24b582c412cac0b445ab9">RCC_PLL2DIVR_PLL2Q</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2Q</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15583">stm32h563xx.h:15583</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9674285afadec24a7d0d37b97b4f196b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9674285afadec24a7d0d37b97b4f196b">RCC_PLL2DIVR_PLL2P</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2P</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15573">stm32h563xx.h:15573</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gac95654c57d1314ed72263fb8a04d7d47"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gac95654c57d1314ed72263fb8a04d7d47">RCC_PLL2DIVR_PLL2P_Pos</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2P_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15571">stm32h563xx.h:15571</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaeb4079a27ebe69528954f2f5c7f72f71"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeb4079a27ebe69528954f2f5c7f72f71">RCC_PLL2DIVR_PLL2R_Pos</a></div><div class="ttdeci">#define RCC_PLL2DIVR_PLL2R_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15591">stm32h563xx.h:15591</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gafff0064c04c4a1cb4884a160fc87468a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gafff0064c04c4a1cb4884a160fc87468a">RCC_PLL2CFGR_PLL2SRC_Pos</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2SRC_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15425">stm32h563xx.h:15425</a></div></div>
</div><!-- fragment -->
<p>Macro to configures the PLL2 source, multiplication and division factors. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when PLL2 is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL2SOURCE__</td><td>specifies the PLL2 entry clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c___p_l_l2___clock___source.html#gaa52b3c41b1178f4f36aa54820dfa20d4">RCC_PLL2_SOURCE_NONE</a> No clock selected as PLL2 clock entry </li>
<li><a class="el" href="group___r_c_c___p_l_l2___clock___source.html#ga877b7931257f24d03322662b9c3c4959">RCC_PLL2_SOURCE_CSI</a> CSI oscillator clock selected as PLL2 clock entry </li>
<li><a class="el" href="group___r_c_c___p_l_l2___clock___source.html#ga8538037685576fcb743c3cf1b3a0953c">RCC_PLL2_SOURCE_HSI</a> HSI oscillator clock selected as PLL2 clock entry </li>
<li><a class="el" href="group___r_c_c___p_l_l2___clock___source.html#ga87c57ac996f89da8d4656461e3a5bb6d">RCC_PLL2_SOURCE_HSE</a> HSE oscillator clock selected as PLL2 clock entry</li>
</ul>
</td></tr>
    <tr><td class="paramname">__PLL2M__</td><td>specifies the division factor of PLL2 input clock. This parameter must be a number between Min_Data = 1 and Max_Data = 63.</td></tr>
    <tr><td class="paramname">__PLL2N__</td><td>specifies the multiplication factor for PLL2 VCO output clock This parameter must be a number between 4 and 512. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLL2N parameter correctly to ensure that the VCO output frequency is between 192 and 836 MHz (Wide range) or 150 and 420 Mhz (Medium range). PLL2 clock frequency = f(PLL2) multiplied by PLL2N</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL2P__</td><td>specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128</td></tr>
    <tr><td class="paramname">__PLL2Q__</td><td>specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128</td></tr>
    <tr><td class="paramname">__PLL2R__</td><td>specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01429">1429</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1429</span><span class="preprocessor">#define __HAL_RCC_PLL2_CONFIG(__PLL2SOURCE__, __PLL2M__, __PLL2N__, __PLL2P__, __PLL2Q__, __PLL2R__) \</span></div>
<div class="line"><span class="lineno"> 1430</span><span class="preprocessor">  do{ \</span></div>
<div class="line"><span class="lineno"> 1431</span><span class="preprocessor">    MODIFY_REG(RCC-&gt;PLL2CFGR, (RCC_PLL2CFGR_PLL2SRC | RCC_PLL2CFGR_PLL2M), \</span></div>
<div class="line"><span class="lineno"> 1432</span><span class="preprocessor">               ((__PLL2SOURCE__) &lt;&lt; RCC_PLL2CFGR_PLL2SRC_Pos) | ((__PLL2M__) &lt;&lt; RCC_PLL2CFGR_PLL2M_Pos)); \</span></div>
<div class="line"><span class="lineno"> 1433</span><span class="preprocessor">    WRITE_REG(RCC-&gt;PLL2DIVR , ((((__PLL2N__) - 1U) &amp; RCC_PLL2DIVR_PLL2N) | \</span></div>
<div class="line"><span class="lineno"> 1434</span><span class="preprocessor">                               ((((__PLL2P__) - 1U) &lt;&lt; RCC_PLL2DIVR_PLL2P_Pos) &amp; RCC_PLL2DIVR_PLL2P) |  \</span></div>
<div class="line"><span class="lineno"> 1435</span><span class="preprocessor">                               ((((__PLL2Q__) - 1U) &lt;&lt; RCC_PLL2DIVR_PLL2Q_Pos) &amp; RCC_PLL2DIVR_PLL2Q) |  \</span></div>
<div class="line"><span class="lineno"> 1436</span><span class="preprocessor">                               ((((__PLL2R__) - 1U) &lt;&lt; RCC_PLL2DIVR_PLL2R_Pos) &amp; RCC_PLL2DIVR_PLL2R))); \</span></div>
<div class="line"><span class="lineno"> 1437</span><span class="preprocessor">  } while(0)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga1e44121d27a8d6096c170d4a2e7c1981" name="ga1e44121d27a8d6096c170d4a2e7c1981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e44121d27a8d6096c170d4a2e7c1981">&#9670;&#160;</a></span>__HAL_RCC_PLL2_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_DISABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a>)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga250f64c1041b823f2bd5dbbb4c54a2d5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a></div><div class="ttdeci">#define RCC_CR_PLL2ON</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15183">stm32h563xx.h:15183</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01524">1524</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga417a613d9385f18bd27d15314119dce7" name="ga417a613d9385f18bd27d15314119dce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga417a613d9385f18bd27d15314119dce7">&#9670;&#160;</a></span>__HAL_RCC_PLL2_DIVM_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_DIVM_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2M__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, RCC_PLL2CFGR_DIVM2, (__PLL2M__) &lt;&lt; RCC_PLL2CFGR_DIVM2_Pos)</div>
</div><!-- fragment -->
<p>Macro to configure the PLL2 input clock division factor M. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the PLL2 is disabled. </dd>
<dd>
PLL2 clock source is independent from the main PLL and is configured through <a class="el" href="#ga26698eafa11a209a537d7875193a73f8" title="Macro to configures the PLL2 source, multiplication and division factors.">__HAL_RCC_PLL2_CONFIG()</a> macro.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL2M__</td><td>specifies the division factor for PLL2 clock. This parameter must be a number between Min_Data = 1 and Max_Data = 63. In order to save power when PLL2 is not used, the value of PLL2M must be set to 0.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01468">1468</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1468</span><span class="preprocessor">#define __HAL_RCC_PLL2_DIVM_CONFIG(__PLL2M__) \</span></div>
<div class="line"><span class="lineno"> 1469</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;PLL2CFGR, RCC_PLL2CFGR_DIVM2, (__PLL2M__) &lt;&lt; RCC_PLL2CFGR_DIVM2_Pos)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga870898883d05de11bc3b357fda697bad" name="ga870898883d05de11bc3b357fda697bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga870898883d05de11bc3b357fda697bad">&#9670;&#160;</a></span>__HAL_RCC_PLL2_DIVP_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_DIVP_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2P__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR, RCC_PLL2DIVR_P2, ((__PLL2P__) - 1U) &lt;&lt; RCC_PLL2DIVR_P2_Pos)</div>
</div><!-- fragment -->
<p>Macro to configure the PLL2 clock division factor P. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the PLL2 is disabled. </dd>
<dd>
PLL2 clock source is independent from the main PLL and is configured through <a class="el" href="#ga26698eafa11a209a537d7875193a73f8" title="Macro to configures the PLL2 source, multiplication and division factors.">__HAL_RCC_PLL2_CONFIG()</a> macro.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL2P__</td><td>specifies the division factor for PLL2 output P clock. This parameter must be a number in the range (1 to 128). Use to set PLL2 output P clock frequency = f(PLL2) / PLL2P</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01483">1483</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1483</span><span class="preprocessor">#define __HAL_RCC_PLL2_DIVP_CONFIG(__PLL2P__) \</span></div>
<div class="line"><span class="lineno"> 1484</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;PLL2DIVR, RCC_PLL2DIVR_P2, ((__PLL2P__) - 1U) &lt;&lt; RCC_PLL2DIVR_P2_Pos)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga7ff20ae8964045dcd259ef606ce66f98" name="ga7ff20ae8964045dcd259ef606ce66f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ff20ae8964045dcd259ef606ce66f98">&#9670;&#160;</a></span>__HAL_RCC_PLL2_DIVQ_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_DIVQ_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2Q__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR, RCC_PLL2DIVR_Q2, ((__PLL2Q__) - 1U) &lt;&lt; RCC_PLL2DIVR_Q2_Pos)</div>
</div><!-- fragment -->
<p>Macro to configure the PLL2 clock division factor Q. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the PLL2 is disabled. </dd>
<dd>
PLL2 clock source is independent from the main PLL and is configured through <a class="el" href="#ga26698eafa11a209a537d7875193a73f8" title="Macro to configures the PLL2 source, multiplication and division factors.">__HAL_RCC_PLL2_CONFIG()</a> macro.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL2Q__</td><td>specifies the division factor for PLL2 output Q clock. This parameter must be a number in the range (1 to 128). Use to set PLL2 output Q clock frequency = f(PLL2) / PLL2Q</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01498">1498</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1498</span><span class="preprocessor">#define __HAL_RCC_PLL2_DIVQ_CONFIG(__PLL2Q__) \</span></div>
<div class="line"><span class="lineno"> 1499</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;PLL2DIVR, RCC_PLL2DIVR_Q2, ((__PLL2Q__) - 1U) &lt;&lt; RCC_PLL2DIVR_Q2_Pos)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga368128711ab5e6f7073aca94a1719afb" name="ga368128711ab5e6f7073aca94a1719afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga368128711ab5e6f7073aca94a1719afb">&#9670;&#160;</a></span>__HAL_RCC_PLL2_DIVR_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_DIVR_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2R__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR, RCC_PLL2DIVR_R2, ((__PLL2R__) - 1U) &lt;&lt; RCC_PLL2DIVR_R2_Pos)</div>
</div><!-- fragment -->
<p>Macro to configure the PLL2 clock division factor R. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the PLL2 is disabled. </dd>
<dd>
PLL2 clock source is independent from the main PLL and is configured through <a class="el" href="#ga26698eafa11a209a537d7875193a73f8" title="Macro to configures the PLL2 source, multiplication and division factors.">__HAL_RCC_PLL2_CONFIG()</a> macro.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL2R__</td><td>specifies the division factor for PLL2 output R clock. This parameter must be a number in the range (1 to 128). Use to set PLL2 output R clock frequency = f(PLL2) / PLL2R</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01513">1513</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1513</span><span class="preprocessor">#define __HAL_RCC_PLL2_DIVR_CONFIG(__PLL2R__) \</span></div>
<div class="line"><span class="lineno"> 1514</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;PLL2DIVR, RCC_PLL2DIVR_R2, ((__PLL2R__) - 1U) &lt;&lt; RCC_PLL2DIVR_R2_Pos)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gacc1a8ad328f57e3dcade01e5355e0add" name="gacc1a8ad328f57e3dcade01e5355e0add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc1a8ad328f57e3dcade01e5355e0add">&#9670;&#160;</a></span>__HAL_RCC_PLL2_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_ENABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a>)</div>
</div><!-- fragment -->
<p>Macros to enable or disable the PLL2. </p>
<dl class="section note"><dt>Note</dt><dd>After enabling PLL2, the application software should wait on PLL2RDY flag to be set indicating that PLL2 clock is stable and can be used as kernel clock source. </dd>
<dd>
The PLL2 is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01523">1523</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga137ea87861b04bd22e7368ba5e6146bc" name="ga137ea87861b04bd22e7368ba5e6146bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga137ea87861b04bd22e7368ba5e6146bc">&#9670;&#160;</a></span>__HAL_RCC_PLL2_FRACN_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_FRACN_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2FRACN__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                               <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2FRACR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacae44298b40fc5d3cb9aec011878b67e">RCC_PLL2FRACR_PLL2FRACN</a>, \</div>
<div class="line">                                                               (uint32_t)(__PLL2FRACN__) &lt;&lt; <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74bdf4f1f893fc2a8c1942e2b01ecc4c">RCC_PLL2FRACR_PLL2FRACN_Pos</a>)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga74bdf4f1f893fc2a8c1942e2b01ecc4c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74bdf4f1f893fc2a8c1942e2b01ecc4c">RCC_PLL2FRACR_PLL2FRACN_Pos</a></div><div class="ttdeci">#define RCC_PLL2FRACR_PLL2FRACN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15603">stm32h563xx.h:15603</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gacae44298b40fc5d3cb9aec011878b67e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gacae44298b40fc5d3cb9aec011878b67e">RCC_PLL2FRACR_PLL2FRACN</a></div><div class="ttdeci">#define RCC_PLL2FRACR_PLL2FRACN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15605">stm32h563xx.h:15605</a></div></div>
</div><!-- fragment -->
<p>Macro to configures PLL2 clock Fractional Part Of The Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>These bits can be written at any time, allowing dynamic fine-tuning of the PLL2 VCO</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL2FRACN__</td><td>Specifies Fractional Part Of The Multiplication factor for PLL2 VCO It should be a value between 0 and 8191 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Warning: the software has to set correctly these bits to insure that the VCO output frequency is between its valid frequency range, which is: 192 to 836 MHz if PLL2VCOSEL = 0 150 to 420 MHz if PLL2VCOSEL = 1.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01577">1577</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1577</span><span class="preprocessor">#define  __HAL_RCC_PLL2_FRACN_CONFIG(__PLL2FRACN__) MODIFY_REG(RCC-&gt;PLL2FRACR, RCC_PLL2FRACR_PLL2FRACN, \</span></div>
<div class="line"><span class="lineno"> 1578</span><span class="preprocessor">                                                               (uint32_t)(__PLL2FRACN__) &lt;&lt; RCC_PLL2FRACR_PLL2FRACN_Pos)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9b009f3fe44e823a579aa60785ae641b" name="ga9b009f3fe44e823a579aa60785ae641b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b009f3fe44e823a579aa60785ae641b">&#9670;&#160;</a></span>__HAL_RCC_PLL2_FRACN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_FRACN_DISABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2b2a18260dee970c145d0cc3208dc327">RCC_PLL2CFGR_PLL2FRACEN</a>)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga2b2a18260dee970c145d0cc3208dc327"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2b2a18260dee970c145d0cc3208dc327">RCC_PLL2CFGR_PLL2FRACEN</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2FRACEN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15437">stm32h563xx.h:15437</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01561">1561</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga218ab05ffa84607f94e770f4ca3d420d" name="ga218ab05ffa84607f94e770f4ca3d420d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga218ab05ffa84607f94e770f4ca3d420d">&#9670;&#160;</a></span>__HAL_RCC_PLL2_FRACN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_FRACN_ENABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2b2a18260dee970c145d0cc3208dc327">RCC_PLL2CFGR_PLL2FRACEN</a>)</div>
</div><!-- fragment -->
<p>Enables or disables Fractional Part Of The Multiplication Factor of PLL2 VCO. </p>
<dl class="section note"><dt>Note</dt><dd>Enabling/disabling Fractional Part can be done at any time without the need to stop the PLL2 </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01560">1560</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga65f8e763f2bc1a51bbe27d76dbd32571" name="ga65f8e763f2bc1a51bbe27d76dbd32571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f8e763f2bc1a51bbe27d76dbd32571">&#9670;&#160;</a></span>__HAL_RCC_PLL2_MULN_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_MULN_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2N__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR, RCC_PLL2DIVR_N2, ((__PLL2N__) - 1U) &lt;&lt; RCC_PLL2DIVR_N2_Pos)</div>
</div><!-- fragment -->
<p>Macro to configure the PLL2 clock multiplication factor N. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the PLL2 is disabled. </dd>
<dd>
PLL2 clock source is independent from the main PLL and is configured through <a class="el" href="#ga26698eafa11a209a537d7875193a73f8" title="Macro to configures the PLL2 source, multiplication and division factors.">__HAL_RCC_PLL2_CONFIG()</a> macro.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL2N__</td><td>specifies the multiplication factor for PLL2 VCO output clock. This parameter must be a number between 4 and 512. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLL2N parameter correctly to ensure that the VCO output frequency is between 192 and 836 MHz (Wide range) or 150 and 420 Mhz (Medium range). PLL2 clock frequency = f(PLL2) multiplied by PLL2N</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01453">1453</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1453</span><span class="preprocessor">#define __HAL_RCC_PLL2_MULN_CONFIG(__PLL2N__) \</span></div>
<div class="line"><span class="lineno"> 1454</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;PLL2DIVR, RCC_PLL2DIVR_N2, ((__PLL2N__) - 1U) &lt;&lt; RCC_PLL2DIVR_N2_Pos)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gae1f08ed5dae86285180e4c68ba2843a6" name="gae1f08ed5dae86285180e4c68ba2843a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1f08ed5dae86285180e4c68ba2843a6">&#9670;&#160;</a></span>__HAL_RCC_PLL2_PLLSOURCE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_PLLSOURCE_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2SOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                                   <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacd418d0fd7dc67ece93d05187adb3454">RCC_PLL2CFGR_PLL2SRC</a>, \</div>
<div class="line">                                                                   (__PLL2SOURCE__))</div>
</div><!-- fragment -->
<p>Macro to configure the PLL2 clock source. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when all PLL2 is disabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL2SOURCE__</td><td>specifies the PLL2 entry clock source. This parameter can be one of the following values: <ul>
<li>RCC_PLL2_SOURCE_NONE: No oscillator clock selected as PLL2 clock entry </li>
<li>RCC_PLL2_SOURCE_CSI: CSI oscillator clock selected as PLL2 clock entry </li>
<li>RCC_PLL2_SOURCE_HSI: HSI oscillator clock selected as PLL2 clock entry </li>
<li>RCC_PLL2_SOURCE_HSE: HSE oscillator clock selected as PLL2 clock entry </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01385">1385</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1385</span><span class="preprocessor">#define __HAL_RCC_PLL2_PLLSOURCE_CONFIG(__PLL2SOURCE__) MODIFY_REG(RCC-&gt;PLL2CFGR, RCC_PLL2CFGR_PLL2SRC, \</span></div>
<div class="line"><span class="lineno"> 1386</span><span class="preprocessor">                                                                   (__PLL2SOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gac646d50657e227a7f0d2867526ac084f" name="gac646d50657e227a7f0d2867526ac084f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac646d50657e227a7f0d2867526ac084f">&#9670;&#160;</a></span>__HAL_RCC_PLL2_VCIRANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_VCIRANGE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLL2VCIRange__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga229bb26c7ce841668942d8b940cfd28c">RCC_PLL2CFGR_PLL2RGE</a>, (__PLL2VCIRange__))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga229bb26c7ce841668942d8b940cfd28c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga229bb26c7ce841668942d8b940cfd28c">RCC_PLL2CFGR_PLL2RGE</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2RGE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15432">stm32h563xx.h:15432</a></div></div>
</div><!-- fragment -->
<p>Macro to select the PLL2 reference frequency range. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLL2VCIRange__</td><td>specifies the PLL2 input frequency range This parameter can be one of the following values: <ul>
<li>RCC_PLL2_VCIRANGE_0: Range frequency is between 1 and 2 MHz </li>
<li>RCC_PLL2_VCIRANGE_1: Range frequency is between 2 and 4 MHz </li>
<li>RCC_PLL2_VCIRANGE_2: Range frequency is between 4 and 8 MHz </li>
<li>RCC_PLL2_VCIRANGE_3: Range frequency is between 8 and 16 MHz </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01589">1589</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1589</span><span class="preprocessor">#define __HAL_RCC_PLL2_VCIRANGE(__PLL2VCIRange__) \</span></div>
<div class="line"><span class="lineno"> 1590</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;PLL2CFGR, RCC_PLL2CFGR_PLL2RGE, (__PLL2VCIRange__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5b448c0dab856525467ba9146db00432" name="ga5b448c0dab856525467ba9146db00432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b448c0dab856525467ba9146db00432">&#9670;&#160;</a></span>__HAL_RCC_PLL2_VCORANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_VCORANGE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__RCC_PLL2VCORange__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2CFGR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacf5e7b0f34790b58b0ad42709141e358">RCC_PLL2CFGR_PLL2VCOSEL</a>, (__RCC_PLL2VCORange__))</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gacf5e7b0f34790b58b0ad42709141e358"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gacf5e7b0f34790b58b0ad42709141e358">RCC_PLL2CFGR_PLL2VCOSEL</a></div><div class="ttdeci">#define RCC_PLL2CFGR_PLL2VCOSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15440">stm32h563xx.h:15440</a></div></div>
</div><!-- fragment -->
<p>Macro to select the PLL2 reference frequency range. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RCC_PLL2VCORange__</td><td>specifies the PLL2 output frequency range This parameter can be one of the following values: <ul>
<li>RCC_PLL2_VCORANGE_WIDE: Range frequency is between 192 and 836 MHz </li>
<li>RCC_PLL2_VCORANGE_MEDIUM: Range frequency is between 150 and 420 MHz</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01600">1600</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 1600</span><span class="preprocessor">#define __HAL_RCC_PLL2_VCORANGE(__RCC_PLL2VCORange__) \</span></div>
<div class="line"><span class="lineno"> 1601</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;PLL2CFGR, RCC_PLL2CFGR_PLL2VCOSEL, (__RCC_PLL2VCORange__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gae34a5e47c3e3a519bfca1f4313a88f9f" name="gae34a5e47c3e3a519bfca1f4313a88f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae34a5e47c3e3a519bfca1f4313a88f9f">&#9670;&#160;</a></span>__HAL_RCC_RNG_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RNG_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__RNGCLKSource__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR5, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc849c0fb8f3f949347e0619913de303">RCC_CCIPR5_RNGSEL</a>, (uint32_t)(__RNGCLKSource__))</div>
</div><!-- fragment -->
<p>macro to configure the RNG clock (RNGCLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RNGCLKSource__</td><td>specifies the RNG clock source. This parameter can be one of the following values: <ul>
<li>RCC_RNGCLKSOURCE_HSI48: HSI48 selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_PLL1Q: PLL1Q selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_LSE: LSE selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_LSI: LSI selected as RNG clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02833">2833</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2833</span><span class="preprocessor">#define __HAL_RCC_RNG_CONFIG(__RNGCLKSource__) \</span></div>
<div class="line"><span class="lineno"> 2834</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR5, RCC_CCIPR5_RNGSEL, (uint32_t)(__RNGCLKSource__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga885072b91fcd24c91ff8bbb933aea11d" name="ga885072b91fcd24c91ff8bbb933aea11d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga885072b91fcd24c91ff8bbb933aea11d">&#9670;&#160;</a></span>__HAL_RCC_SPI1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPI1_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__SPI1CLKSource__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR3, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab29fa33ec0f59b6946e895f1f65e3948">RCC_CCIPR3_SPI1SEL</a>, (uint32_t)(__SPI1CLKSource__))</div>
</div><!-- fragment -->
<p>macro to configure the SPI1 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI1CLKSOURCE_PLL1Q PLL1Q selected as SPI1 clock </li>
<li>RCC_SPI1CLKSOURCE_PLL2P PLL2P selected as SPI1 clock </li>
<li>RCC_SPI1CLKSOURCE_PLL3P PLL3P selected as SPI1 clock (*) </li>
<li>RCC_SPI1CLKSOURCE_PIN External Clock selected as SPI1 clock </li>
<li>RCC_SPI1CLKSOURCE_CLKP CLKP selected as SPI1 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02086">2086</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2086</span><span class="preprocessor">#define __HAL_RCC_SPI1_CONFIG(__SPI1CLKSource__) \</span></div>
<div class="line"><span class="lineno"> 2087</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR3, RCC_CCIPR3_SPI1SEL, (uint32_t)(__SPI1CLKSource__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3a641064a2b50ed3eed31417fb21c76c" name="ga3a641064a2b50ed3eed31417fb21c76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a641064a2b50ed3eed31417fb21c76c">&#9670;&#160;</a></span>__HAL_RCC_SPI2_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPI2_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__SPI2CLKSource__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR3, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab7517a0ec98c30b0bc108c0bef634837">RCC_CCIPR3_SPI2SEL</a>, (uint32_t)(__SPI2CLKSource__))</div>
</div><!-- fragment -->
<p>macro to configure the SPI2 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI2CLKSOURCE_PLL1Q PLL1Q selected as SPI2 clock </li>
<li>RCC_SPI2CLKSOURCE_PLL2P PLL2P selected as SPI2 clock </li>
<li>RCC_SPI2CLKSOURCE_PLL3P PLL3P selected as SPI2 clock (*) </li>
<li>RCC_SPI2CLKSOURCE_PIN External Clock selected as SPI2 clock </li>
<li>RCC_SPI2CLKSOURCE_CLKP CLKP selected as SPI2 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02111">2111</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2111</span><span class="preprocessor">#define __HAL_RCC_SPI2_CONFIG(__SPI2CLKSource__) \</span></div>
<div class="line"><span class="lineno"> 2112</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR3, RCC_CCIPR3_SPI2SEL, (uint32_t)(__SPI2CLKSource__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga42004447968f4915977f7b3628e7b6ce" name="ga42004447968f4915977f7b3628e7b6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42004447968f4915977f7b3628e7b6ce">&#9670;&#160;</a></span>__HAL_RCC_SPI3_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPI3_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__SPI3CLKSource__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR3, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad24d50bb572b50bedbb4a5e7e4a2fa79">RCC_CCIPR3_SPI3SEL</a>, (uint32_t)(__SPI3CLKSource__))</div>
</div><!-- fragment -->
<p>macro to configure the SPI3 clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI3CLKSOURCE_PLL1Q PLL1Q used as SPI3 clock </li>
<li>RCC_SPI3CLKSOURCE_PLL2P PLL2P used as SPI3 clock </li>
<li>RCC_SPI3CLKSOURCE_PLL3P PLL3P used as SPI3 clock (*) </li>
<li>RCC_SPI3CLKSOURCE_PIN External Clock used as SPI3 clock </li>
<li>RCC_SPI3CLKSOURCE_CLKP CLKP used as SPI3 clock</li>
</ul>
(*) : For stm32h56xxx and stm32h57xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02136">2136</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2136</span><span class="preprocessor">#define __HAL_RCC_SPI3_CONFIG(__SPI3CLKSource__) \</span></div>
<div class="line"><span class="lineno"> 2137</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR3, RCC_CCIPR3_SPI3SEL, (uint32_t)(__SPI3CLKSource__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga292ca7c84f192778314125ed6d7c8333" name="ga292ca7c84f192778314125ed6d7c8333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga292ca7c84f192778314125ed6d7c8333">&#9670;&#160;</a></span>__HAL_RCC_TIMCLKPRESCALER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIMCLKPRESCALER</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PRESC__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                  <span class="keywordflow">do</span> {<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1 &amp;= ~(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae49b1de37201b64ce6fdbe8f16611c50">RCC_CFGR1_TIMPRE</a>);\</div>
<div class="line">                                                  <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR1 |= (__PRESC__);       \</div>
<div class="line">                                                }<span class="keywordflow">while</span>(0)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae49b1de37201b64ce6fdbe8f16611c50"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae49b1de37201b64ce6fdbe8f16611c50">RCC_CFGR1_TIMPRE</a></div><div class="ttdeci">#define RCC_CFGR1_TIMPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l15301">stm32h563xx.h:15301</a></div></div>
</div><!-- fragment -->
<p>Macro to configure the Timers clocks prescalers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PRESC__</td><td>specifies the Timers clocks prescalers selection This parameter can be one of the following values: <ul>
<li>RCC_TIMPRES_DEACTIVATED: The Timers kernels clocks prescaler is equal to rcc_hclk1 if PPREx is corresponding to division by 1 or 2, else it is equal to 2 x Frcc_pclkx (default after reset) </li>
<li>RCC_TIMPRES_ACTIVATED: The Timers kernels clocks prescaler is equal to rcc_hclk1 if PPREx is corresponding to division by 1, 2 or 4, else it is equal to 4 x Frcc_pclkx </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02973">2973</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2973</span><span class="preprocessor">#define __HAL_RCC_TIMCLKPRESCALER(__PRESC__) do {RCC-&gt;CFGR1 &amp;= ~(RCC_CFGR1_TIMPRE);\</span></div>
<div class="line"><span class="lineno"> 2974</span><span class="preprocessor">                                                  RCC-&gt;CFGR1 |= (__PRESC__);       \</span></div>
<div class="line"><span class="lineno"> 2975</span><span class="preprocessor">                                                }while(0)</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf4b5f6cbb8f4f0bb956abd2b4d06e587" name="gaf4b5f6cbb8f4f0bb956abd2b4d06e587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4b5f6cbb8f4f0bb956abd2b4d06e587">&#9670;&#160;</a></span>__HAL_RCC_TIMIC_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIMIC_DISABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9196883e37b6a570db37e5e8e48159f4">RCC_CCIPR1_TIMICSEL</a>)</div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9196883e37b6a570db37e5e8e48159f4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9196883e37b6a570db37e5e8e48159f4">RCC_CCIPR1_TIMICSEL</a></div><div class="ttdeci">#define RCC_CCIPR1_TIMICSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l16675">stm32h563xx.h:16675</a></div></div>
</div><!-- fragment --><p>No clock available for Timers Input capture </p>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01373">1373</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga3e6b48e748631aab28b7623ddf9daf73" name="ga3e6b48e748631aab28b7623ddf9daf73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e6b48e748631aab28b7623ddf9daf73">&#9670;&#160;</a></span>__HAL_RCC_TIMIC_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIMIC_ENABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9196883e37b6a570db37e5e8e48159f4">RCC_CCIPR1_TIMICSEL</a>)</div>
</div><!-- fragment -->
<p>Macros to enable or disable the HSI and CSI divided clock for Timers 12, 15 and LPTimer2 input capture. </p>
<dl class="section note"><dt>Note</dt><dd>HSI and CSI clocks without division are available when TIMIC is enabled </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td>HSI/1024, CSI/128 and HSI/8 generation for Timers 12,15 and LPTimer2 Input capture </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l01372">1372</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga4a383ccb3cc3caaea1f4226e3e61f3e0" name="ga4a383ccb3cc3caaea1f4226e3e61f3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a383ccb3cc3caaea1f4226e3e61f3e0">&#9670;&#160;</a></span>__HAL_RCC_USART1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART1_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__USART1_CLKSOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0b1d5dd346583cf08c47d47f53be8cef">RCC_CCIPR1_USART1SEL</a>, (uint32_t)(__USART1_CLKSOURCE__))</div>
</div><!-- fragment -->
<p>Macro to configure the USART1 clock (USART1CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__USART1_CLKSOURCE__</td><td>specifies the USART1 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga0b28509687786167271f0eb84b80b124">RCC_USART1CLKSOURCE_PCLK2</a> PCLK2 selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gab51551d96490f396ac3289aa18ba9763">RCC_USART1CLKSOURCE_PLL2Q</a> PLL2Q selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_PLL3Q PLL3Q selected as USART1 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">RCC_USART1CLKSOURCE_HSI</a> HSI selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gad5bc8eb5f52cce7e2b4fb80c088438d3">RCC_USART1CLKSOURCE_CSI</a> CSI selected as USART1 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">RCC_USART1CLKSOURCE_LSE</a> LSE selected as USART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<p>(*) : For stm32h56xxx and stm32h57xxx family lines. </p>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02405">2405</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2405</span><span class="preprocessor">#define __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__) \</span></div>
<div class="line"><span class="lineno"> 2406</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR1, RCC_CCIPR1_USART1SEL, (uint32_t)(__USART1_CLKSOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa413643f4a106ca54111e8ff510290ca" name="gaa413643f4a106ca54111e8ff510290ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa413643f4a106ca54111e8ff510290ca">&#9670;&#160;</a></span>__HAL_RCC_USART2_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__USART2_CLKSOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga803012fab7fcb740f9a11e4e7a19dfb8">RCC_CCIPR1_USART2SEL</a>, (uint32_t)(__USART2_CLKSOURCE__))</div>
</div><!-- fragment -->
<p>Macro to configure the USART2 clock (USART2CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__USART2_CLKSOURCE__</td><td>specifies the USART2 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">RCC_USART2CLKSOURCE_PCLK1</a> PCLK2 selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#ga2c19d7f65ead1ee09e3547bd3cc5f3cf">RCC_USART2CLKSOURCE_PLL2Q</a> PLL2Q selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_PLL3Q PLL3Q selected as USART2 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">RCC_USART2CLKSOURCE_HSI</a> HSI selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#ga637874047b80bb5fddef8ab64e2aab3b">RCC_USART2CLKSOURCE_CSI</a> CSI selected as USART2 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">RCC_USART2CLKSOURCE_LSE</a> LSE selected as USART2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<p>(*) : For stm32h56xxx and stm32h57xxx family lines. </p>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02435">2435</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2435</span><span class="preprocessor">#define __HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__) \</span></div>
<div class="line"><span class="lineno"> 2436</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR1, RCC_CCIPR1_USART2SEL, (uint32_t)(__USART2_CLKSOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga732383844537c59f16d5882a8fa1670d" name="ga732383844537c59f16d5882a8fa1670d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga732383844537c59f16d5882a8fa1670d">&#9670;&#160;</a></span>__HAL_RCC_USART3_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART3_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__USART3_CLKSOURCE__</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR1, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0253522893f8e9efbc6c5ab85837a025">RCC_CCIPR1_USART3SEL</a>, (uint32_t)(__USART3_CLKSOURCE__))</div>
</div><!-- fragment -->
<p>Macro to configure the USART3 clock (USART3CLK). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__USART3_CLKSOURCE__</td><td>specifies the USART3 clock source. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga62af493f9ff89147905aa00531380a91">RCC_USART3CLKSOURCE_PCLK1</a> PCLK2 selected as USART3 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#gabe67c3f1481d351e4b130752eb2ebc68">RCC_USART3CLKSOURCE_PLL2Q</a> PLL2Q selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_PLL3Q PLL3Q selected as USART3 clock (*) </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga30b33821af3544a53ec417077be17d5a">RCC_USART3CLKSOURCE_HSI</a> HSI selected as USART3 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#gaab483bc7c51867961007384a930c4349">RCC_USART3CLKSOURCE_CSI</a> CSI selected as USART3 clock </li>
<li><a class="el" href="group___r_c_c_ex___u_s_a_r_t3___clock___source.html#ga423ec12947162063f7f460798274793a">RCC_USART3CLKSOURCE_LSE</a> LSE selected as USART3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<p>(*) : For stm32h56xxx and stm32h57xxx family lines. </p>

<p class="definition">Definition at line <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html#l02465">2465</a> of file <a class="el" href="stm32h5xx__hal__rcc__ex_8h_source.html">stm32h5xx_hal_rcc_ex.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno"> 2465</span><span class="preprocessor">#define __HAL_RCC_USART3_CONFIG(__USART3_CLKSOURCE__) \</span></div>
<div class="line"><span class="lineno"> 2466</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CCIPR1, RCC_CCIPR1_USART3SEL, (uint32_t)(__USART3_CLKSOURCE__))</span></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
