Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Aug 31 11:35:57 2020
| Host         : 01010101010101010 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.283       -4.547                      4                    4        0.167        0.000                      0                    4       -2.147       -6.115                       5                     5  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)               Period(ns)      Frequency(MHz)
-----  ------------               ----------      --------------
clk    {0.000 0.004}              0.008           124999.999      


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.283       -4.547                      4                    4        0.167        0.000                      0                    4       -2.147       -6.115                       5                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            4  Failing Endpoints,  Worst Slack       -1.283ns,  Total Violation       -4.547ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            5  Failing Endpoints,  Worst Slack       -2.147ns,  Total Violation       -6.115ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.283ns  (required time - arrival time)
  Source:                 count_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Destination:            count_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk rise@0.008ns - clk rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.642ns (48.119%)  route 0.692ns (51.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 4.952 - 0.008 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.728     5.397    clk_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  count_int_reg[1]/Q
                         net (fo=4, routed)           0.692     6.607    count_out_OBUF[1]
    SLICE_X42Y80         LUT5 (Prop_lut5_I0_O)        0.124     6.731 r  count_int[3]_i_1/O
                         net (fo=1, routed)           0.000     6.731    count_int[3]
    SLICE_X42Y80         FDRE                                         r  count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.008     0.008 r  
    K17                                               0.000     0.008 r  clk (IN)
                         net (fo=0)                   0.000     0.008    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.309    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.400 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.552     4.952    clk_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  count_int_reg[3]/C
                         clock pessimism              0.453     5.405    
                         clock uncertainty           -0.035     5.369    
    SLICE_X42Y80         FDRE (Setup_fdre_C_D)        0.079     5.448    count_int_reg[3]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                 -1.283    

Slack (VIOLATED) :        -1.273ns  (required time - arrival time)
  Source:                 count_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Destination:            count_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk rise@0.008ns - clk rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.642ns (51.251%)  route 0.611ns (48.749%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 4.952 - 0.008 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.728     5.397    clk_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  count_int_reg[1]/Q
                         net (fo=4, routed)           0.611     6.525    count_out_OBUF[1]
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.124     6.649 r  count_int[2]_i_1/O
                         net (fo=1, routed)           0.000     6.649    count_int[2]
    SLICE_X41Y79         FDRE                                         r  count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.008     0.008 r  
    K17                                               0.000     0.008 r  clk (IN)
                         net (fo=0)                   0.000     0.008    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.309    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.400 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.552     4.952    clk_IBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  count_int_reg[2]/C
                         clock pessimism              0.429     5.381    
                         clock uncertainty           -0.035     5.345    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)        0.031     5.376    count_int_reg[2]
  -------------------------------------------------------------------
                         required time                          5.376    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                 -1.273    

Slack (VIOLATED) :        -1.085ns  (required time - arrival time)
  Source:                 count_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Destination:            count_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk rise@0.008ns - clk rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.642ns (56.480%)  route 0.495ns (43.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 4.952 - 0.008 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.728     5.397    clk_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  count_int_reg[1]/Q
                         net (fo=4, routed)           0.495     6.409    count_out_OBUF[1]
    SLICE_X42Y80         LUT3 (Prop_lut3_I1_O)        0.124     6.533 r  count_int[1]_i_1/O
                         net (fo=1, routed)           0.000     6.533    count_int[1]
    SLICE_X42Y80         FDRE                                         r  count_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.008     0.008 r  
    K17                                               0.000     0.008 r  clk (IN)
                         net (fo=0)                   0.000     0.008    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.309    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.400 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.552     4.952    clk_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  count_int_reg[1]/C
                         clock pessimism              0.453     5.405    
                         clock uncertainty           -0.035     5.369    
    SLICE_X42Y80         FDRE (Setup_fdre_C_D)        0.079     5.448    count_int_reg[1]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                 -1.085    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 count_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Destination:            count_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk rise@0.008ns - clk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.580ns (63.855%)  route 0.328ns (36.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 4.952 - 0.008 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.728     5.397    clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     5.853 f  count_int_reg[0]/Q
                         net (fo=5, routed)           0.328     6.181    count_out_OBUF[0]
    SLICE_X43Y80         LUT1 (Prop_lut1_I0_O)        0.124     6.305 r  count_int[0]_i_1/O
                         net (fo=1, routed)           0.000     6.305    count_int[0]
    SLICE_X43Y80         FDRE                                         r  count_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.008     0.008 r  
    K17                                               0.000     0.008 r  clk (IN)
                         net (fo=0)                   0.000     0.008    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.309    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.400 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.552     4.952    clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  count_int_reg[0]/C
                         clock pessimism              0.453     5.405    
                         clock uncertainty           -0.035     5.369    
    SLICE_X43Y80         FDRE (Setup_fdre_C_D)        0.029     5.398    count_int_reg[0]
  -------------------------------------------------------------------
                         required time                          5.398    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                 -0.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 count_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Destination:            count_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.298%)  route 0.117ns (38.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.579     1.491    clk_IBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  count_int_reg[2]/Q
                         net (fo=3, routed)           0.117     1.750    count_out_OBUF[2]
    SLICE_X42Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.795 r  count_int[3]_i_1/O
                         net (fo=1, routed)           0.000     1.795    count_int[3]
    SLICE_X42Y80         FDRE                                         r  count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     2.007    clk_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  count_int_reg[3]/C
                         clock pessimism             -0.501     1.506    
    SLICE_X42Y80         FDRE (Hold_fdre_C_D)         0.121     1.627    count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 count_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Destination:            count_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.579     1.491    clk_IBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  count_int_reg[2]/Q
                         net (fo=3, routed)           0.122     1.754    count_out_OBUF[2]
    SLICE_X41Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.799 r  count_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    count_int[2]
    SLICE_X41Y79         FDRE                                         r  count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.847     2.006    clk_IBUF_BUFG
    SLICE_X41Y79         FDRE                                         r  count_int_reg[2]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.092     1.583    count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 count_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Destination:            count_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.352%)  route 0.138ns (42.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.580     1.492    clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.633 f  count_int_reg[0]/Q
                         net (fo=5, routed)           0.138     1.772    count_out_OBUF[0]
    SLICE_X43Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  count_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    count_int[0]
    SLICE_X43Y80         FDRE                                         r  count_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     2.007    clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  count_int_reg[0]/C
                         clock pessimism             -0.515     1.492    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.091     1.583    count_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Destination:            count_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.004ns period=0.008ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.964%)  route 0.202ns (52.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.580     1.492    clk_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  count_int_reg[0]/Q
                         net (fo=5, routed)           0.202     1.835    count_out_OBUF[0]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.045     1.880 r  count_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    count_int[1]
    SLICE_X42Y80         FDRE                                         r  count_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     2.007    clk_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  count_int_reg[1]/C
                         clock pessimism             -0.502     1.505    
    SLICE_X42Y80         FDRE (Hold_fdre_C_D)         0.121     1.626    count_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.004 }
Period(ns):         0.008
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         0.008       -2.147     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         0.008       -0.992     SLICE_X43Y80    count_int_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         0.008       -0.992     SLICE_X42Y80    count_int_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         0.008       -0.992     SLICE_X41Y79    count_int_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         0.008       -0.992     SLICE_X42Y80    count_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X43Y80    count_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X43Y80    count_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X42Y80    count_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X42Y80    count_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X41Y79    count_int_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X42Y80    count_int_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X42Y80    count_int_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X41Y79    count_int_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X43Y80    count_int_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X42Y80    count_int_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X41Y79    count_int_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X41Y79    count_int_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X42Y80    count_int_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X43Y80    count_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X42Y80    count_int_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.004       -0.496     SLICE_X42Y80    count_int_reg[3]/C



