<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_e870e4dac26de7990352b1cb7547818f.html">hal</a></li><li class="navelem"><a class="el" href="dir_ae62e3357f614e3cf01ac4a474f749da.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_71989d2b58c1cfc074c8431853356cf8.html">STM32H7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_cab6ae0226974d6969a0259da7da0ae7.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32h7xx_ll_fmc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h7xx__ll__fmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#ifndef STM32H7xx_LL_FMC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define STM32H7xx_LL_FMC_H</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h7xx__hal__def_8h.html">stm32h7xx_hal_def.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga2344b23ef5debdfbb2f00b61c1547c14">   43</a></span><span class="preprocessor">#define IS_FMC_NORSRAM_BANK(__BANK__) (((__BANK__) == FMC_NORSRAM_BANK1) || \</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">                                       ((__BANK__) == FMC_NORSRAM_BANK2) || \</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">                                       ((__BANK__) == FMC_NORSRAM_BANK3) || \</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">                                       ((__BANK__) == FMC_NORSRAM_BANK4))</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gad87f37e2727d76c5ae4db83123968694">   47</a></span><span class="preprocessor">#define IS_FMC_MUX(__MUX__) (((__MUX__) == FMC_DATA_ADDRESS_MUX_DISABLE) || \</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">                             ((__MUX__) == FMC_DATA_ADDRESS_MUX_ENABLE))</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga65201c4e5988afaf4c14d8c3d451458a">   49</a></span><span class="preprocessor">#define IS_FMC_MEMORY(__MEMORY__) (((__MEMORY__) == FMC_MEMORY_TYPE_SRAM) || \</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">                                   ((__MEMORY__) == FMC_MEMORY_TYPE_PSRAM)|| \</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">                                   ((__MEMORY__) == FMC_MEMORY_TYPE_NOR))</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga2ebc54cd97fd88ad6286338fce3ffe48">   52</a></span><span class="preprocessor">#define IS_FMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_8)  || \</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">                                                ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_16) || \</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">                                                ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_32))</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga0aea060c641910bdadc1f48044f2ed8f">   55</a></span><span class="preprocessor">#define IS_FMC_PAGESIZE(__SIZE__) (((__SIZE__) == FMC_PAGE_SIZE_NONE) || \</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_128) || \</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_256) || \</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_512) || \</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_1024))</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga507a7489e5416486f92a2edf841ad915">   60</a></span><span class="preprocessor">#define IS_FMC_WRITE_FIFO(__FIFO__) (((__FIFO__) == FMC_WRITE_FIFO_DISABLE) || \</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">                                     ((__FIFO__) == FMC_WRITE_FIFO_ENABLE))</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gab45579566f53756a93ae84d15922db5f">   62</a></span><span class="preprocessor">#define IS_FMC_ACCESS_MODE(__MODE__) (((__MODE__) == FMC_ACCESS_MODE_A) || \</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">                                      ((__MODE__) == FMC_ACCESS_MODE_B) || \</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">                                      ((__MODE__) == FMC_ACCESS_MODE_C) || \</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">                                      ((__MODE__) == FMC_ACCESS_MODE_D))</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga8ee4ea72b19ce42032042ef40d71d8a0">   66</a></span><span class="preprocessor">#define IS_FMC_BURSTMODE(__STATE__) (((__STATE__) == FMC_BURST_ACCESS_MODE_DISABLE) || \</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">                                     ((__STATE__) == FMC_BURST_ACCESS_MODE_ENABLE))</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga3e45c42296be40252db7166cab9c2957">   68</a></span><span class="preprocessor">#define IS_FMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_LOW) || \</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">                                            ((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_HIGH))</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga60a02187e4d7ea8c535150859180bfac">   70</a></span><span class="preprocessor">#define IS_FMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FMC_WAIT_TIMING_BEFORE_WS) || \</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">                                               ((__ACTIVE__) == FMC_WAIT_TIMING_DURING_WS))</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga441e854710b80b55470e998a3040a452">   72</a></span><span class="preprocessor">#define IS_FMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FMC_WRITE_OPERATION_DISABLE) || \</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">                                               ((__OPERATION__) == FMC_WRITE_OPERATION_ENABLE))</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gac78f27571ace17ee6b78dfa8142a31be">   74</a></span><span class="preprocessor">#define IS_FMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FMC_WAIT_SIGNAL_DISABLE) || \</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">                                         ((__SIGNAL__) == FMC_WAIT_SIGNAL_ENABLE))</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga4f2d212064380f3558a355a35d502129">   76</a></span><span class="preprocessor">#define IS_FMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FMC_EXTENDED_MODE_DISABLE) || \</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">                                        ((__MODE__) == FMC_EXTENDED_MODE_ENABLE))</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga41a6c6b8e61711609c2b1c7092af5b4c">   78</a></span><span class="preprocessor">#define IS_FMC_ASYNWAIT(__STATE__) (((__STATE__) == FMC_ASYNCHRONOUS_WAIT_DISABLE) || \</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">                                    ((__STATE__) == FMC_ASYNCHRONOUS_WAIT_ENABLE))</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gaff7bf46d90db1e9fc9960e25728d7524">   80</a></span><span class="preprocessor">#define IS_FMC_DATA_LATENCY(__LATENCY__) (((__LATENCY__) &gt; 1U) &amp;&amp; ((__LATENCY__) &lt;= 17U))</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gaa086b431bbb5a722303649cacdf5963f">   81</a></span><span class="preprocessor">#define IS_FMC_WRITE_BURST(__BURST__) (((__BURST__) == FMC_WRITE_BURST_DISABLE) || \</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">                                       ((__BURST__) == FMC_WRITE_BURST_ENABLE))</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gae947eea7c54e01b5e96f9152dc3f0e90">   83</a></span><span class="preprocessor">#define IS_FMC_CONTINOUS_CLOCK(__CCLOCK__) (((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ONLY) || \</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">                                            ((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC))</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga4fadec8f0a31f6bdf492741ab05d0320">   85</a></span><span class="preprocessor">#define IS_FMC_ADDRESS_SETUP_TIME(__TIME__) ((__TIME__) &lt;= 15U)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga6fb34ef685df279f1cbde9cf83601edd">   86</a></span><span class="preprocessor">#define IS_FMC_ADDRESS_HOLD_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 15U))</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga84ceccc7ed460666c05db824b8f12f4f">   87</a></span><span class="preprocessor">#define IS_FMC_DATASETUP_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 255U))</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga7f7a1486197d2b81f60828bc43a90264">   88</a></span><span class="preprocessor">#define IS_FMC_DATAHOLD_DURATION(__DATAHOLD__) ((__DATAHOLD__) &lt;= 3U)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga552d2f02f418cd96d3a16b743b7b0098">   89</a></span><span class="preprocessor">#define IS_FMC_TURNAROUND_TIME(__TIME__) ((__TIME__) &lt;= 15U)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gae5a73bdee17f71e21e502c1dfe1d9f9e">   90</a></span><span class="preprocessor">#define IS_FMC_CLK_DIV(__DIV__) (((__DIV__) &gt; 1U) &amp;&amp; ((__DIV__) &lt;= 16U))</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gafc79ec87631dad2edba9be9334bf100d">   91</a></span><span class="preprocessor">#define IS_FMC_NORSRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_DEVICE)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gaa2787b85b3e1e61eb35f81c941b61907">   92</a></span><span class="preprocessor">#define IS_FMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_EXTENDED_DEVICE)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga85e8dee1f3363e5a020887cb9ba73fec">   95</a></span><span class="preprocessor">#define IS_FMC_NAND_BANK(__BANK__) ((__BANK__) == FMC_NAND_BANK3)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga742fdeaeb9643171c25bb0db3a08aead">   96</a></span><span class="preprocessor">#define IS_FMC_WAIT_FEATURE(__FEATURE__) (((__FEATURE__) == FMC_NAND_WAIT_FEATURE_DISABLE) || \</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">                                          ((__FEATURE__) == FMC_NAND_WAIT_FEATURE_ENABLE))</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga91d26a1d2a469d32f98c940341219274">   98</a></span><span class="preprocessor">#define IS_FMC_NAND_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NAND_MEM_BUS_WIDTH_8) || \</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">                                             ((__WIDTH__) == FMC_NAND_MEM_BUS_WIDTH_16))</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga5f44655899c2a891ee14631279421313">  100</a></span><span class="preprocessor">#define IS_FMC_ECC_STATE(__STATE__) (((__STATE__) == FMC_NAND_ECC_DISABLE) || \</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">                                     ((__STATE__) == FMC_NAND_ECC_ENABLE))</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga8be3779dd2458ffabe6d801927ca37b9">  103</a></span><span class="preprocessor">#define IS_FMC_ECCPAGE_SIZE(__SIZE__) (((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_256BYTE)  || \</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_512BYTE)  || \</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_1024BYTE) || \</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_2048BYTE) || \</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_4096BYTE) || \</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_8192BYTE))</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga677da7875fd938d22b61ea6b6d3f600d">  109</a></span><span class="preprocessor">#define IS_FMC_TCLR_TIME(__TIME__) ((__TIME__) &lt;= 255U)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gaeb0b1c09b58da7c5b94e492d004c3d8a">  110</a></span><span class="preprocessor">#define IS_FMC_TAR_TIME(__TIME__) ((__TIME__) &lt;= 255U)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gaafd6756c6bf870d89b1b876e26ceb70e">  111</a></span><span class="preprocessor">#define IS_FMC_SETUP_TIME(__TIME__) ((__TIME__) &lt;= 254U)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga54f7f362ab35efe816f13738e357c8f7">  112</a></span><span class="preprocessor">#define IS_FMC_WAIT_TIME(__TIME__) ((__TIME__) &lt;= 254U)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga350b471e546bc646fa90b67747cc3127">  113</a></span><span class="preprocessor">#define IS_FMC_HOLD_TIME(__TIME__) ((__TIME__) &lt;= 254U)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga8570ab8f8973ac56682f213254d57a37">  114</a></span><span class="preprocessor">#define IS_FMC_HIZ_TIME(__TIME__) ((__TIME__) &lt;= 254U)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gad89e84c79ff91fd8f9f6ed5243321484">  115</a></span><span class="preprocessor">#define IS_FMC_NAND_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NAND_DEVICE)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga7977874b28d1914847e3e9b6315bdd50">  118</a></span><span class="preprocessor">#define IS_FMC_SDMEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_8)  || \</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">                                          ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_16) || \</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">                                          ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_32))</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga56ef3ab18901d4fa2b33ebd3ffe0cac8">  121</a></span><span class="preprocessor">#define IS_FMC_WRITE_PROTECTION(__WRITE__) (((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_DISABLE) || \</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">                                            ((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_ENABLE))</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gab8da2c2718d93e50fa8069ae0026da71">  123</a></span><span class="preprocessor">#define IS_FMC_SDCLOCK_PERIOD(__PERIOD__) (((__PERIOD__) == FMC_SDRAM_CLOCK_DISABLE)  || \</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">                                           ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_2) || \</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">                                           ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_3))</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gafda7de8481c742b3f11b368abf37037c">  126</a></span><span class="preprocessor">#define IS_FMC_READ_BURST(__RBURST__) (((__RBURST__) == FMC_SDRAM_RBURST_DISABLE) || \</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">                                       ((__RBURST__) == FMC_SDRAM_RBURST_ENABLE))</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga782b8f96953251d1ad51f0e04821f2ad">  128</a></span><span class="preprocessor">#define IS_FMC_READPIPE_DELAY(__DELAY__) (((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_0) || \</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">                                          ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_1) || \</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">                                          ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_2))</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gaa6729b1267d2487bcb3c0766394ee3ad">  131</a></span><span class="preprocessor">#define IS_FMC_COMMAND_MODE(__COMMAND__) (((__COMMAND__) == FMC_SDRAM_CMD_NORMAL_MODE)      || \</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_CLK_ENABLE)       || \</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_PALL)             || \</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_AUTOREFRESH_MODE) || \</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_LOAD_MODE)        || \</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_SELFREFRESH_MODE) || \</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_POWERDOWN_MODE))</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga69cadb51fb2b16bfed4c1867f6a38a76">  138</a></span><span class="preprocessor">#define IS_FMC_COMMAND_TARGET(__TARGET__) (((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1) || \</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">                                           ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK2) || \</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">                                           ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1_2))</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga6be3859bec5de9f6a63ce388b9ad8be4">  141</a></span><span class="preprocessor">#define IS_FMC_LOADTOACTIVE_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga27027c0cb683f8076f5234b4090f5017">  142</a></span><span class="preprocessor">#define IS_FMC_EXITSELFREFRESH_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga7f10e7cf9422fdc7c49a28439f28f7ba">  143</a></span><span class="preprocessor">#define IS_FMC_SELFREFRESH_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 16U))</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gabaab80aee88f3edea630198a603b9ed6">  144</a></span><span class="preprocessor">#define IS_FMC_ROWCYCLE_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga3de73eb610365a7ee8b54227f3e60b1c">  145</a></span><span class="preprocessor">#define IS_FMC_WRITE_RECOVERY_TIME(__TIME__) (((__TIME__) &gt; 0U) &amp;&amp; ((__TIME__) &lt;= 16U))</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga6772c6d22dda7439f0afb800bd6f68f6">  146</a></span><span class="preprocessor">#define IS_FMC_RP_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gad113c5a105839c2257f7fe8a1e6ad018">  147</a></span><span class="preprocessor">#define IS_FMC_RCD_DELAY(__DELAY__) (((__DELAY__) &gt; 0U) &amp;&amp; ((__DELAY__) &lt;= 16U))</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gabe4be7d09ec5f9c2ed328b0219db4960">  148</a></span><span class="preprocessor">#define IS_FMC_AUTOREFRESH_NUMBER(__NUMBER__) (((__NUMBER__) &gt; 0U) &amp;&amp; ((__NUMBER__) &lt;= 15U))</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga707f535d97d59f32e72842b9a905de64">  149</a></span><span class="preprocessor">#define IS_FMC_MODE_REGISTER(__CONTENT__) ((__CONTENT__) &lt;= 8191U)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga7c1256453227d10256142f1b5d15fcfc">  150</a></span><span class="preprocessor">#define IS_FMC_REFRESH_RATE(__RATE__) ((__RATE__) &lt;= 8191U)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga8cc715bd3b1dbcc55c9f5f080649b226">  151</a></span><span class="preprocessor">#define IS_FMC_SDRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_SDRAM_DEVICE)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gad453f7aca1266cec4356666b275b2415">  152</a></span><span class="preprocessor">#define IS_FMC_SDRAM_BANK(__BANK__) (((__BANK__) == FMC_SDRAM_BANK1) || \</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">                                     ((__BANK__) == FMC_SDRAM_BANK2))</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gabb01c64da09cf165970746dcc232406f">  154</a></span><span class="preprocessor">#define IS_FMC_COLUMNBITS_NUMBER(__COLUMN__) (((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_8)  || \</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">                                              ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_9)  || \</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">                                              ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_10) || \</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">                                              ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_11))</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gaf456ae17edbf51e0ab9a961f81eab335">  158</a></span><span class="preprocessor">#define IS_FMC_ROWBITS_NUMBER(__ROW__) (((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_11) || \</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">                                        ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_12) || \</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">                                        ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_13))</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gabb6c4f17d25c769b8092373aa511cbaf">  161</a></span><span class="preprocessor">#define IS_FMC_INTERNALBANK_NUMBER(__NUMBER__) (((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_2) || \</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">                                                ((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_4))</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gac2fb8438e2864c275694bc4c3629bc71">  163</a></span><span class="preprocessor">#define IS_FMC_CAS_LATENCY(__LATENCY__) (((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_1) || \</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">                                         ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_2) || \</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">                                         ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_3))</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/* Exported typedef ----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">  178</a></span><span class="preprocessor">#define FMC_NORSRAM_TypeDef            FMC_Bank1_TypeDef</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">  179</a></span><span class="preprocessor">#define FMC_NORSRAM_EXTENDED_TypeDef   FMC_Bank1E_TypeDef</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">  180</a></span><span class="preprocessor">#define FMC_NAND_TypeDef               FMC_Bank3_TypeDef</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">  181</a></span><span class="preprocessor">#define FMC_SDRAM_TypeDef              FMC_Bank5_6_TypeDef</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___exported__typedef.html#ga9c2af2ebad5bc8404a246fa7b2f0b926">  183</a></span><span class="preprocessor">#define FMC_NORSRAM_DEVICE             FMC_Bank1_R</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___exported__typedef.html#ga3c82a799431ec0d711161bb1277c9a0b">  184</a></span><span class="preprocessor">#define FMC_NORSRAM_EXTENDED_DEVICE    FMC_Bank1E_R</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___exported__typedef.html#ga5cff4bb2c897afc003cc45726e1e959f">  185</a></span><span class="preprocessor">#define FMC_NAND_DEVICE                FMC_Bank3_R</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___exported__typedef.html#ga1071d01ea617b4dc4823a095e3670260">  186</a></span><span class="preprocessor">#define FMC_SDRAM_DEVICE               FMC_Bank5_6_R</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">  191</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>{</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7600cac759e0eacc1f8a266a6d9188e4">  193</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7600cac759e0eacc1f8a266a6d9188e4">NSBank</a>;                       </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a68ecc8c1940dc428f17a46dedae23134">  196</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a68ecc8c1940dc428f17a46dedae23134">DataAddressMux</a>;               </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a99e4a45c24a5573ee962b3b2e91d0762">  200</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a99e4a45c24a5573ee962b3b2e91d0762">MemoryType</a>;                   </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">  204</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">MemoryDataWidth</a>;              </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4962912dc6ad9d381a354c61cbc6052b">  207</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4962912dc6ad9d381a354c61cbc6052b">BurstAccessMode</a>;              </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a14d4216d4dbb59a2ba955ed98d718760">  211</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a14d4216d4dbb59a2ba955ed98d718760">WaitSignalPolarity</a>;           </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ab61cbe549054f4e69e7ca996962f3853">  215</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ab61cbe549054f4e69e7ca996962f3853">WaitSignalActive</a>;             </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ade840494c74f63e7e72aaa5eafd5d4cf">  220</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ade840494c74f63e7e72aaa5eafd5d4cf">WriteOperation</a>;               </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ab34d9616483186ea29a4404cc60c03cf">  223</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ab34d9616483186ea29a4404cc60c03cf">WaitSignal</a>;                   </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a8c1965c3c7e4f310cfc62fcc951ca299">  227</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a8c1965c3c7e4f310cfc62fcc951ca299">ExtendedMode</a>;                 </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#aa9157ae38555dda499d51a74bd1c818d">  230</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#aa9157ae38555dda499d51a74bd1c818d">AsynchronousWait</a>;             </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ac8ee9b40b1c5a9900da70cf436248d56">  234</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ac8ee9b40b1c5a9900da70cf436248d56">WriteBurst</a>;                   </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a3e3e984a2e525db2171e32e8456771cf">  237</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a3e3e984a2e525db2171e32e8456771cf">ContinuousClock</a>;              </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a95ce1b693338a51ee8e27520ca49fe16">  242</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a95ce1b693338a51ee8e27520ca49fe16">WriteFifo</a>;                    </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ad306bf1f21bcec4d48b73131ad2c174f">  247</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ad306bf1f21bcec4d48b73131ad2c174f">PageSize</a>;                     </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>} <a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">FMC_NORSRAM_InitTypeDef</a>;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">  254</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>{</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a343f5fa0ee5337da2dcc5e0030b98ebc">  256</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a343f5fa0ee5337da2dcc5e0030b98ebc">AddressSetupTime</a>;             </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad47d0e1b85091847eba7d27310ec4b3d">  261</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad47d0e1b85091847eba7d27310ec4b3d">AddressHoldTime</a>;              </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5541245850d61fd3306d7620853be7b2">  266</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5541245850d61fd3306d7620853be7b2">DataSetupTime</a>;                </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#af5dfbe4d45f02ff38382fea1fbdd0b68">  272</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#af5dfbe4d45f02ff38382fea1fbdd0b68">BusTurnAroundDuration</a>;        </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a9e04fdf4ceafaa002ecd083324bbf327">  277</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a9e04fdf4ceafaa002ecd083324bbf327">CLKDivision</a>;                  </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a1853dc663b50dfdafb5fe3a2274f43e6">  283</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a1853dc663b50dfdafb5fe3a2274f43e6">DataLatency</a>;                  </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5881d0ba0e6768140628ee122595c40b">  291</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5881d0ba0e6768140628ee122595c40b">AccessMode</a>;                   </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>} <a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html">  298</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>{</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#a662484d3210a1fdce1500f83fcb3ce40">  300</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a662484d3210a1fdce1500f83fcb3ce40">NandBank</a>;               </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#a431d385dc9ed763d0d1e4f221c71543c">  303</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a431d385dc9ed763d0d1e4f221c71543c">Waitfeature</a>;            </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">  306</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">MemoryDataWidth</a>;        </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#ada1d87c4ffa75c1c4e87b0608af46c9c">  309</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#ada1d87c4ffa75c1c4e87b0608af46c9c">EccComputation</a>;         </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#a41f8a09e79ca92318399f07cff759464">  312</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a41f8a09e79ca92318399f07cff759464">ECCPageSize</a>;            </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#a2540f2ca1a1d2d1a095f32d04b7cd6ba">  315</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a2540f2ca1a1d2d1a095f32d04b7cd6ba">TCLRSetupTime</a>;          </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#a672a705f158dc1d609641c743b859c98">  319</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_a_n_d___init_type_def.html#a672a705f158dc1d609641c743b859c98">TARSetupTime</a>;           </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>} <a class="code hl_struct" href="struct_f_m_c___n_a_n_d___init_type_def.html">FMC_NAND_InitTypeDef</a>;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">  327</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>{</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a1e748cf19bff9c906727857e203ba245">  329</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a1e748cf19bff9c906727857e203ba245">SetupTime</a>;            </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a770286e79b4d0176694482496912a4d9">  335</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a770286e79b4d0176694482496912a4d9">WaitSetupTime</a>;        </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a8b3b7705835f1b9af156860ffc03e0d8">  341</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a8b3b7705835f1b9af156860ffc03e0d8">HoldSetupTime</a>;        </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#aedfd0bf70fffb7922fd7127ebe5212c5">  348</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#aedfd0bf70fffb7922fd7127ebe5212c5">HiZSetupTime</a>;         </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>} <a class="code hl_struct" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html">  359</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>{</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a479911631ba9f327542552bb21a759fb">  361</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a479911631ba9f327542552bb21a759fb">SDBank</a>;                      </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#acbbfb0bee838a8a0a04982ffeb8a95a5">  364</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#acbbfb0bee838a8a0a04982ffeb8a95a5">ColumnBitsNumber</a>;            </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a1500cf40e0f5747c5a2bde595d223b22">  367</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a1500cf40e0f5747c5a2bde595d223b22">RowBitsNumber</a>;               </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">  370</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">MemoryDataWidth</a>;             </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2b4c8c6b060984db4056f6721390507b">  373</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2b4c8c6b060984db4056f6721390507b">InternalBankNumber</a>;          </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a544cf8496562a4ab2eda92daa2e5a293">  376</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a544cf8496562a4ab2eda92daa2e5a293">CASLatency</a>;                  </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aefcc23c240bc3c3a4fea3244db56bb42">  379</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aefcc23c240bc3c3a4fea3244db56bb42">WriteProtection</a>;             </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a0bac0f3d69aa0901f88497ae43425bf8">  382</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a0bac0f3d69aa0901f88497ae43425bf8">SDClockPeriod</a>;               </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a687019d20e8465ab5e2bd29d7d2696d5">  386</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a687019d20e8465ab5e2bd29d7d2696d5">ReadBurst</a>;                   </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a087d85bcc9a70a0f36d8baf81cc98ef6">  390</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a087d85bcc9a70a0f36d8baf81cc98ef6">ReadPipeDelay</a>;               </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>} <a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m___init_type_def.html">FMC_SDRAM_InitTypeDef</a>;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">  397</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>{</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0f5789baa8b6011855a2eacda1233960">  399</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0f5789baa8b6011855a2eacda1233960">LoadToActiveDelay</a>;            </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0187ada95f0f6bd759815ab0726f044c">  403</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0187ada95f0f6bd759815ab0726f044c">ExitSelfRefreshDelay</a>;         </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#ab3c404cd50c7929cec8a50eb807a4bf9">  407</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#ab3c404cd50c7929cec8a50eb807a4bf9">SelfRefreshTime</a>;              </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#abad82a3fc84ba674ad2be56e99462bee">  411</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#abad82a3fc84ba674ad2be56e99462bee">RowCycleDelay</a>;                </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a53fc20897927686901b6402366ce0629">  416</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a53fc20897927686901b6402366ce0629">WriteRecoveryTime</a>;            </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a5407d40d8106afbe24cb73d04d2dbae4">  419</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a5407d40d8106afbe24cb73d04d2dbae4">RPDelay</a>;                      </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0af8f0dd975acf4edfec5b950d26a451">  423</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0af8f0dd975acf4edfec5b950d26a451">RCDDelay</a>;                     </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>} <a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">FMC_SDRAM_TimingTypeDef</a>;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html">  431</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>{</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a18d8074e29522d689a7b9d05d8ca6239">  433</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a18d8074e29522d689a7b9d05d8ca6239">CommandMode</a>;                  </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a850837fdc643c233c69634e6f4669417">  436</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a850837fdc643c233c69634e6f4669417">CommandTarget</a>;                </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a3fb350812607ba38594ec98c1db594d1">  439</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a3fb350812607ba38594ec98c1db594d1">AutoRefreshNumber</a>;            </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#af50b3abf0250e42eb7014d164761cfa4">  443</a></span>  uint32_t <a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#af50b3abf0250e42eb7014d164761cfa4">ModeRegisterDefinition</a>;       </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>} <a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m___command_type_def.html">FMC_SDRAM_CommandTypeDef</a>;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#gae21fc4cb32bdf66a091f9b07542128c0">  461</a></span><span class="preprocessor">#define FMC_NORSRAM_BANK1                       (0x00000000U)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga62300a734aa0e396592f6f7635b634e9">  462</a></span><span class="preprocessor">#define FMC_NORSRAM_BANK2                       (0x00000002U)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga6f7b4268d1fd3acb923f92b8907968fe">  463</a></span><span class="preprocessor">#define FMC_NORSRAM_BANK3                       (0x00000004U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga3213b481ce2e43f7cfffc9d903060b97">  464</a></span><span class="preprocessor">#define FMC_NORSRAM_BANK4                       (0x00000006U)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group___f_m_c___data___address___bus___multiplexing.html#ga1419fde4656962a8a279ad72a0e6f57c">  472</a></span><span class="preprocessor">#define FMC_DATA_ADDRESS_MUX_DISABLE            (0x00000000U)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="group___f_m_c___data___address___bus___multiplexing.html#ga725254689d3e6d669c5cf71466d30958">  473</a></span><span class="preprocessor">#define FMC_DATA_ADDRESS_MUX_ENABLE             (0x00000002U)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="group___f_m_c___memory___type.html#gadfa4983431ac691268cdb7c639d2b3af">  481</a></span><span class="preprocessor">#define FMC_MEMORY_TYPE_SRAM                    (0x00000000U)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="group___f_m_c___memory___type.html#ga0da8ea1853bd5ef7e3adf05f12741ef2">  482</a></span><span class="preprocessor">#define FMC_MEMORY_TYPE_PSRAM                   (0x00000004U)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="group___f_m_c___memory___type.html#ga09cccfa7eb21563c0573214113a64ab5">  483</a></span><span class="preprocessor">#define FMC_MEMORY_TYPE_NOR                     (0x00000008U)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#gabfc59a8d291d1cc049e657d021ead97c">  491</a></span><span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_8             (0x00000000U)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#gab170b7221689e0db870c4173331ead46">  492</a></span><span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_16            (0x00000010U)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#ga705a55384cfbc4ff4492708a4efad6a3">  493</a></span><span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_32            (0x00000020U)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___flash___access.html#ga6d3f3cbae61452a085ff8dbe2b3ae7c9">  501</a></span><span class="preprocessor">#define FMC_NORSRAM_FLASH_ACCESS_ENABLE         (0x00000040U)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___flash___access.html#gada21371f712db11ebd92f152f712a2bf">  502</a></span><span class="preprocessor">#define FMC_NORSRAM_FLASH_ACCESS_DISABLE        (0x00000000U)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="group___f_m_c___burst___access___mode.html#ga7d07740e2e5b8bae56f9f78e07354bb9">  510</a></span><span class="preprocessor">#define FMC_BURST_ACCESS_MODE_DISABLE           (0x00000000U)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="group___f_m_c___burst___access___mode.html#gace7c535743e9e59f821645f923966b82">  511</a></span><span class="preprocessor">#define FMC_BURST_ACCESS_MODE_ENABLE            (0x00000100U)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="group___f_m_c___wait___signal___polarity.html#gac34b12eb54afdd02abeb853c09dfd6b2">  519</a></span><span class="preprocessor">#define FMC_WAIT_SIGNAL_POLARITY_LOW            (0x00000000U)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="group___f_m_c___wait___signal___polarity.html#gaca059707d16adc2986cf4716daf45d6a">  520</a></span><span class="preprocessor">#define FMC_WAIT_SIGNAL_POLARITY_HIGH           (0x00000200U)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="group___f_m_c___wait___timing.html#ga80ca167409942de2aff833b8c6675a14">  528</a></span><span class="preprocessor">#define FMC_WAIT_TIMING_BEFORE_WS               (0x00000000U)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="group___f_m_c___wait___timing.html#ga28a9487a32e1fa577ccc30af040807a1">  529</a></span><span class="preprocessor">#define FMC_WAIT_TIMING_DURING_WS               (0x00000800U)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="group___f_m_c___write___operation.html#ga092a1fcc2e841ea9b3498a5a10aa014d">  537</a></span><span class="preprocessor">#define FMC_WRITE_OPERATION_DISABLE             (0x00000000U)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group___f_m_c___write___operation.html#ga80e96126e1aa1194164504b1e76b5fb6">  538</a></span><span class="preprocessor">#define FMC_WRITE_OPERATION_ENABLE              (0x00001000U)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="group___f_m_c___wait___signal.html#ga31b172a3d02efb7051cbdf65c0534ffb">  546</a></span><span class="preprocessor">#define FMC_WAIT_SIGNAL_DISABLE                 (0x00000000U)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="group___f_m_c___wait___signal.html#ga36e1d48524ff618121a8ef7781d526dc">  547</a></span><span class="preprocessor">#define FMC_WAIT_SIGNAL_ENABLE                  (0x00002000U)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="group___f_m_c___extended___mode.html#ga68365a3a44310b097eaa8e81fa38fa8d">  555</a></span><span class="preprocessor">#define FMC_EXTENDED_MODE_DISABLE               (0x00000000U)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group___f_m_c___extended___mode.html#ga9239a72c8a1a58ee12189743905b8e29">  556</a></span><span class="preprocessor">#define FMC_EXTENDED_MODE_ENABLE                (0x00004000U)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="group___f_m_c___asynchronous_wait.html#ga1aa2d6b730db6e64217a0b1873af113e">  564</a></span><span class="preprocessor">#define FMC_ASYNCHRONOUS_WAIT_DISABLE           (0x00000000U)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="group___f_m_c___asynchronous_wait.html#gaa96144188a5b15be4095c33952c6371d">  565</a></span><span class="preprocessor">#define FMC_ASYNCHRONOUS_WAIT_ENABLE            (0x00008000U)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="group___f_m_c___page___size.html#gaa310b7443b738052ae4b44515d0127cf">  573</a></span><span class="preprocessor">#define FMC_PAGE_SIZE_NONE                      (0x00000000U)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="group___f_m_c___page___size.html#ga011ea57ad1e735287a8f39f0c05f5ccf">  574</a></span><span class="preprocessor">#define FMC_PAGE_SIZE_128                       FMC_BCRx_CPSIZE_0</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="group___f_m_c___page___size.html#ga8544fe7cee2b7e53c6f29f2d2812e9cb">  575</a></span><span class="preprocessor">#define FMC_PAGE_SIZE_256                       FMC_BCRx_CPSIZE_1</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="group___f_m_c___page___size.html#gade2059599b45251f081a5612a6211f1b">  576</a></span><span class="preprocessor">#define FMC_PAGE_SIZE_512                       (FMC_BCRx_CPSIZE_0\</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">                                                 | FMC_BCRx_CPSIZE_1)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group___f_m_c___page___size.html#gae360b96ac0493b3a8f4a29187a7f3848">  578</a></span><span class="preprocessor">#define FMC_PAGE_SIZE_1024                      FMC_BCRx_CPSIZE_2</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="group___f_m_c___write___burst.html#ga7e1852380a805bd6bf4fbea04c4a337a">  586</a></span><span class="preprocessor">#define FMC_WRITE_BURST_DISABLE                 (0x00000000U)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="group___f_m_c___write___burst.html#ga64927bd92465fbab6bcae780ebdf62ad">  587</a></span><span class="preprocessor">#define FMC_WRITE_BURST_ENABLE                  (0x00080000U)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="group___f_m_c___continous___clock.html#ga8d5f2f11df52b83013b7a49703ce9ebf">  595</a></span><span class="preprocessor">#define FMC_CONTINUOUS_CLOCK_SYNC_ONLY          (0x00000000U)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="group___f_m_c___continous___clock.html#gaa8893acc7cf9c703518f8182926679ed">  596</a></span><span class="preprocessor">#define FMC_CONTINUOUS_CLOCK_SYNC_ASYNC         (0x00100000U)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="group___f_m_c___write___f_i_f_o.html#ga396c155e0f664f909a2bff7e68f20aa1">  604</a></span><span class="preprocessor">#define FMC_WRITE_FIFO_DISABLE                  FMC_BCR1_WFDIS</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="group___f_m_c___write___f_i_f_o.html#gaeb5fd2f03bcdf1bbdd63cfdfe2b4088b">  605</a></span><span class="preprocessor">#define FMC_WRITE_FIFO_ENABLE                   (0x00000000U)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="group___f_m_c___access___mode.html#ga721ad1bb7db9ca6669b214c87cfcc803">  613</a></span><span class="preprocessor">#define FMC_ACCESS_MODE_A                       (0x00000000U)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="group___f_m_c___access___mode.html#gadee1873c02d935d656de66cc998ff9c5">  614</a></span><span class="preprocessor">#define FMC_ACCESS_MODE_B                       (0x10000000U)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="group___f_m_c___access___mode.html#ga22f235a332eabeb673cb05b931e6e30b">  615</a></span><span class="preprocessor">#define FMC_ACCESS_MODE_C                       (0x20000000U)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="group___f_m_c___access___mode.html#gaa98f7809223f4d9c5f8dec47fb5ad590">  616</a></span><span class="preprocessor">#define FMC_ACCESS_MODE_D                       (0x30000000U)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="group___f_m_c___n_a_n_d___bank.html#gaaabc5218c166c52562406f42a7a116d6">  632</a></span><span class="preprocessor">#define FMC_NAND_BANK3                          (0x00000100U)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="group___f_m_c___wait__feature.html#ga786f6ec5018f08a63751db49c5a6e504">  640</a></span><span class="preprocessor">#define FMC_NAND_WAIT_FEATURE_DISABLE           (0x00000000U)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="group___f_m_c___wait__feature.html#gabec9b7be17eabb7a382b7980d41341de">  641</a></span><span class="preprocessor">#define FMC_NAND_WAIT_FEATURE_ENABLE            (0x00000002U)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="group___f_m_c___p_c_r___memory___type.html#ga5c234a89c5d925a16c55eeee5d5173b2">  649</a></span><span class="preprocessor">#define FMC_PCR_MEMORY_TYPE_NAND                (0x00000008U)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___f_m_c___n_a_n_d___data___width.html#gaa469bab7e7c2618c993f702561913781">  657</a></span><span class="preprocessor">#define FMC_NAND_MEM_BUS_WIDTH_8                (0x00000000U)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="group___f_m_c___n_a_n_d___data___width.html#ga68c3dba3bf2f3af66f9f510d5a3f7253">  658</a></span><span class="preprocessor">#define FMC_NAND_MEM_BUS_WIDTH_16               (0x00000010U)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c.html#gaca6a47995e466cc4c4cf35fd6e3ded15">  666</a></span><span class="preprocessor">#define FMC_NAND_ECC_DISABLE                    (0x00000000U)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c.html#gae9dfe41aa7796772271738ee8f21bdf8">  667</a></span><span class="preprocessor">#define FMC_NAND_ECC_ENABLE                     (0x00000040U)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c___page___size.html#ga0f375c640fad597b2dfdda35e1c61e82">  675</a></span><span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_256BYTE          (0x00000000U)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c___page___size.html#gadd336e72d48c0d3c2f16d1e1a1c8e490">  676</a></span><span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_512BYTE          (0x00020000U)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c___page___size.html#ga8863e3415ae19dda54daa82f9ce1ed22">  677</a></span><span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_1024BYTE         (0x00040000U)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c___page___size.html#ga2875548ae2b5cd2f7545307561d550d9">  678</a></span><span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_2048BYTE         (0x00060000U)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c___page___size.html#gaa2e34fa611baf547461b930e6fae9c8a">  679</a></span><span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_4096BYTE         (0x00080000U)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c___page___size.html#ga8f7f54eaa946e9e35001cb2566def05a">  680</a></span><span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_8192BYTE         (0x000A0000U)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">  695</a></span><span class="preprocessor">#define FMC_SDRAM_BANK1                         (0x00000000U)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___bank.html#ga8006b2913c143929ed0e5bd4c38aa7e9">  696</a></span><span class="preprocessor">#define FMC_SDRAM_BANK2                         (0x00000001U)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___column___bits__number.html#gacff6ecebd16a4dcc371c8cf3d46ca35c">  704</a></span><span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_8             (0x00000000U)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___column___bits__number.html#gaa7b5ef2abd57e77c54328f3e378bcf61">  705</a></span><span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_9             (0x00000001U)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___column___bits__number.html#ga6e8ebd8ef747f00d4004056da4f4fac2">  706</a></span><span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_10            (0x00000002U)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___column___bits__number.html#ga1aff72b3751e633d64343bd265527294">  707</a></span><span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_11            (0x00000003U)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___row___bits__number.html#ga5c80f75ce6d6c0e68b8e28485490497e">  715</a></span><span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_11               (0x00000000U)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___row___bits__number.html#ga52c8df2a362f49cf52c215af794e5215">  716</a></span><span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_12               (0x00000004U)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___row___bits__number.html#gab254c8d54ab0702f69db399465f060b5">  717</a></span><span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_13               (0x00000008U)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___memory___bus___width.html#ga851dfc858c936259fc165d9819830a17">  725</a></span><span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_8               (0x00000000U)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___memory___bus___width.html#gaf43c45a557d1dc59ecd807ba07111cbf">  726</a></span><span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_16              (0x00000010U)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___memory___bus___width.html#gae450977a4eadfe2e4d6d0a1aaa9990fa">  727</a></span><span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_32              (0x00000020U)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___internal___banks___number.html#ga0adbd4c172efd2a3cf66dd6274f901c4">  735</a></span><span class="preprocessor">#define FMC_SDRAM_INTERN_BANKS_NUM_2            (0x00000000U)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___internal___banks___number.html#gaa7eda2b73174811f3a8a00ad924b020e">  736</a></span><span class="preprocessor">#define FMC_SDRAM_INTERN_BANKS_NUM_4            (0x00000040U)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___c_a_s___latency.html#ga21331e86a5b3fc0a722576393b345658">  744</a></span><span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_1                 (0x00000080U)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___c_a_s___latency.html#gac8d25370782fd7f6403cc50c7a326654">  745</a></span><span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_2                 (0x00000100U)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___c_a_s___latency.html#ga71368a9ab24ffc182e56c39173f409b9">  746</a></span><span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_3                 (0x00000180U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___write___protection.html#gac6012236dcde15a636bcff6a8361d081">  754</a></span><span class="preprocessor">#define FMC_SDRAM_WRITE_PROTECTION_DISABLE      (0x00000000U)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___write___protection.html#ga6ea4cf7132de5ff229c48cafd6998545">  755</a></span><span class="preprocessor">#define FMC_SDRAM_WRITE_PROTECTION_ENABLE       (0x00000200U)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___clock___period.html#ga7f461258f347622159b9e7ccb9d5b727">  763</a></span><span class="preprocessor">#define FMC_SDRAM_CLOCK_DISABLE                 (0x00000000U)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___clock___period.html#gad245ddc6c69736fd6dcfc5a9ca922e73">  764</a></span><span class="preprocessor">#define FMC_SDRAM_CLOCK_PERIOD_2                (0x00000800U)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___clock___period.html#ga0ba047762065d7a39f1f979c48c19c2b">  765</a></span><span class="preprocessor">#define FMC_SDRAM_CLOCK_PERIOD_3                (0x00000C00U)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___read___burst.html#ga8e364aed581a0c376a24e61201f1174d">  773</a></span><span class="preprocessor">#define FMC_SDRAM_RBURST_DISABLE                (0x00000000U)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___read___burst.html#ga1cdc6394b8810cf1643f2745bb4799b3">  774</a></span><span class="preprocessor">#define FMC_SDRAM_RBURST_ENABLE                 (0x00001000U)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___read___pipe___delay.html#gad9a15d936c86ced1dea32d8b11a484c5">  782</a></span><span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_0                 (0x00000000U)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___read___pipe___delay.html#ga096bcdebed749e90e8e35d2627503f7a">  783</a></span><span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_1                 (0x00002000U)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___read___pipe___delay.html#gac26caa2b462887e9f7fa0c5f90298a83">  784</a></span><span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_2                 (0x00004000U)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#gae77f3f49da601862158427a2d0928f28">  792</a></span><span class="preprocessor">#define FMC_SDRAM_CMD_NORMAL_MODE               (0x00000000U)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#gaf2f6a589a8110f2545385bcba6f9c80b">  793</a></span><span class="preprocessor">#define FMC_SDRAM_CMD_CLK_ENABLE                (0x00000001U)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#ga4609ad4c2f2b7080f2b60af54fb25e77">  794</a></span><span class="preprocessor">#define FMC_SDRAM_CMD_PALL                      (0x00000002U)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#ga8b389b643c0f9345b66d501048e9f999">  795</a></span><span class="preprocessor">#define FMC_SDRAM_CMD_AUTOREFRESH_MODE          (0x00000003U)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#gac06c7b73b2b0453b0c6fa8e863bbc698">  796</a></span><span class="preprocessor">#define FMC_SDRAM_CMD_LOAD_MODE                 (0x00000004U)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#ga52f01a3065f042e64ab20b2162a78f69">  797</a></span><span class="preprocessor">#define FMC_SDRAM_CMD_SELFREFRESH_MODE          (0x00000005U)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#gaded954e404bf8d89b5a3ee6b76664101">  798</a></span><span class="preprocessor">#define FMC_SDRAM_CMD_POWERDOWN_MODE            (0x00000006U)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___target.html#gae0394622e1c2e7abb15825a4c1941f59">  806</a></span><span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK2              FMC_SDCMR_CTB2</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___target.html#ga6b78f8593d1fd620f659406d5fc72a4c">  807</a></span><span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK1              FMC_SDCMR_CTB1</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___target.html#gac837eb624920f03c2849021b387306c3">  808</a></span><span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK1_2            (0x00000018U)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___mode___status.html#gab9ee9b57cae6b0db11b17d9ac798d741">  816</a></span><span class="preprocessor">#define FMC_SDRAM_NORMAL_MODE                   (0x00000000U)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___mode___status.html#ga52e55ef672c1038b560927fffc99d87d">  817</a></span><span class="preprocessor">#define FMC_SDRAM_SELF_REFRESH_MODE             FMC_SDSR_MODES1_0</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___mode___status.html#gaddad58a9df73cd00b183cd1e55d179ee">  818</a></span><span class="preprocessor">#define FMC_SDRAM_POWER_DOWN_MODE               FMC_SDSR_MODES1_1</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___interrupt__definition.html#ga6a73f7db63d0a0c1295916101954cfca">  831</a></span><span class="preprocessor">#define FMC_IT_RISING_EDGE                      (0x00000008U)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___interrupt__definition.html#ga6b575231b100951258acaebd3408101b">  832</a></span><span class="preprocessor">#define FMC_IT_LEVEL                            (0x00000010U)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___interrupt__definition.html#gabb1de5c7521639d0f954aa8d7899d696">  833</a></span><span class="preprocessor">#define FMC_IT_FALLING_EDGE                     (0x00000020U)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___interrupt__definition.html#gad80be6ea9a033869214a46a0a92f223d">  834</a></span><span class="preprocessor">#define FMC_IT_REFRESH_ERROR                    (0x00004000U)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#ga697cdef648bd297ceb4d0f381661f9b0">  842</a></span><span class="preprocessor">#define FMC_FLAG_RISING_EDGE                    (0x00000001U)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#gab2638c082cb1f005a12aaac211c2bca3">  843</a></span><span class="preprocessor">#define FMC_FLAG_LEVEL                          (0x00000002U)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#gadade0d8bc3889dee0e5cdb5c35ccb46c">  844</a></span><span class="preprocessor">#define FMC_FLAG_FALLING_EDGE                   (0x00000004U)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#gaea0e27112081804b8a00a6d1d51e3787">  845</a></span><span class="preprocessor">#define FMC_FLAG_FEMPT                          (0x00000040U)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#ga38dced18d685dc07368db56c22fd25a7">  846</a></span><span class="preprocessor">#define FMC_SDRAM_FLAG_REFRESH_IT               FMC_SDSR_RE</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#gaad4d11c914b1d4ac4190cab2a88cab3d">  847</a></span><span class="preprocessor">#define FMC_SDRAM_FLAG_BUSY                     FMC_SDSR_BUSY</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#ga0717e85128c2258f73881c815d4ee59f">  848</a></span><span class="preprocessor">#define FMC_SDRAM_FLAG_REFRESH_ERROR            FMC_SDRTR_CRE</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gaa70dc1be5acd3447f3a3cdb385825e0d">  869</a></span><span class="preprocessor">#define __FMC_ENABLE()  (FMC_Bank1_R-&gt;BTCR[0] |= FMC_BCR1_FMCEN)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gab86bfe948592db88d70151d910e46efb">  875</a></span><span class="preprocessor">#define __FMC_DISABLE()  (FMC_Bank1_R-&gt;BTCR[0] &amp;= ~FMC_BCR1_FMCEN)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_o_r___macros.html#ga3439ff665bae18ccd6442c12ec0f608b">  887</a></span><span class="preprocessor">#define __FMC_NORSRAM_ENABLE(__INSTANCE__, __BANK__)  ((__INSTANCE__)-&gt;BTCR[(__BANK__)]\</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="preprocessor">                                                       |= FMC_BCRx_MBKEN)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_o_r___macros.html#gafca44410b72dec386bf717bd0a5b878f">  896</a></span><span class="preprocessor">#define __FMC_NORSRAM_DISABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)-&gt;BTCR[(__BANK__)]\</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="preprocessor">                                                       &amp;= ~FMC_BCRx_MBKEN)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___macros.html#gacfd211f7ce45b8c81994e933027634dd">  913</a></span><span class="preprocessor">#define __FMC_NAND_ENABLE(__INSTANCE__)  ((__INSTANCE__)-&gt;PCR |= FMC_PCR_PBKEN)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___macros.html#ga0acd69e4346d06332021a4dea5e16666">  921</a></span><span class="preprocessor">#define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__) CLEAR_BIT((__INSTANCE__)-&gt;PCR, FMC_PCR_PBKEN)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span> </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___interrupt.html#gac987a19c7472bde0a1ab73b7beaa720c">  942</a></span><span class="preprocessor">#define __FMC_NAND_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR |= (__INTERRUPT__))</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___interrupt.html#ga1dd78a5561099971ebd2385e878ece44">  954</a></span><span class="preprocessor">#define __FMC_NAND_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR &amp;= ~(__INTERRUPT__))</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span> </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___interrupt.html#ga2d5410e74f47125ccd059b590c250aaa">  968</a></span><span class="preprocessor">#define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__INSTANCE__)-&gt;SR &amp;(__FLAG__)) == (__FLAG__))</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___interrupt.html#gac30546913de02eafcf354a95fc04407d">  981</a></span><span class="preprocessor">#define __FMC_NAND_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)-&gt;SR &amp;= ~(__FLAG__))</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___s_d_r_a_m___interrupt.html#gad1855e98b4d5300dc74042fa65f248be"> 1001</a></span><span class="preprocessor">#define __FMC_SDRAM_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SDRTR |= (__INTERRUPT__))</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___s_d_r_a_m___interrupt.html#ga61bc780f3e521a19d21dcb581c7e8fb8"> 1011</a></span><span class="preprocessor">#define __FMC_SDRAM_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SDRTR &amp;= ~(__INTERRUPT__))</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___s_d_r_a_m___interrupt.html#gabc8c6163b78fd62615941cb42cb731fc"> 1023</a></span><span class="preprocessor">#define __FMC_SDRAM_GET_FLAG(__INSTANCE__, __FLAG__)  (((__INSTANCE__)-&gt;SDSR &amp;(__FLAG__)) == (__FLAG__))</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___s_d_r_a_m___interrupt.html#ga86544f5ed4b78b20e59121e9f7c75d2d"> 1033</a></span><span class="preprocessor">#define __FMC_SDRAM_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)-&gt;SDRTR |= (__FLAG__))</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga69f71e9189dab5f8b384065a9165b8bd"> 1057</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga69f71e9189dab5f8b384065a9165b8bd">FMC_NORSRAM_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>                                    <a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">FMC_NORSRAM_InitTypeDef</a> *Init);</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga95dcf37fab03f8995bbacca99f7092ff"> 1059</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga95dcf37fab03f8995bbacca99f7092ff">FMC_NORSRAM_Timing_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>                                           <a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank);</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#gaf59154ca6a3208092f248fe25cd421c5"> 1061</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#gaf59154ca6a3208092f248fe25cd421c5">FMC_NORSRAM_Extended_Timing_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *Device,</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>                                                    <a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank,</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>                                                    uint32_t ExtendedMode);</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga5bdfef91b866a10a7c91385018db5618"> 1064</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga5bdfef91b866a10a7c91385018db5618">FMC_NORSRAM_DeInit</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>                                      <a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *ExDevice, uint32_t Bank);</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#gaf65abd6e124e49bf83af3c80b27ad332"> 1073</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#gaf65abd6e124e49bf83af3c80b27ad332">FMC_NORSRAM_WriteOperation_Enable</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#ga5db03521d17c15b98685cc34540d638d"> 1074</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#ga5db03521d17c15b98685cc34540d638d">FMC_NORSRAM_WriteOperation_Disable</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga350a12b485a4873077c17ea33e8135e6"> 1088</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga350a12b485a4873077c17ea33e8135e6">FMC_NAND_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, <a class="code hl_struct" href="struct_f_m_c___n_a_n_d___init_type_def.html">FMC_NAND_InitTypeDef</a> *Init);</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga1d4a635307ee611e2367ca2cba97d9d6"> 1089</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">FMC_NAND_CommonSpace_Timing_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device,</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>                                                    <a class="code hl_struct" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing, uint32_t Bank);</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga4466e188ee95374ab26afffaae8dd496"> 1091</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga4466e188ee95374ab26afffaae8dd496">FMC_NAND_AttributeSpace_Timing_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device,</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>                                                       <a class="code hl_struct" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing, uint32_t Bank);</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#gaa08341e94ce1b34d8008ca45b162c8b8"> 1093</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">FMC_NAND_DeInit</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga9f4f2bd5aac7047be227344b99b371a1"> 1101</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b"> 1102</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#gad992995f2c9337ca28d4fad0de69a8d3"> 1103</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t *ECCval, uint32_t Bank,</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>                                   uint32_t Timeout);</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#gac31e934f1ffb131dccc62b6fe6844560"> 1119</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#gac31e934f1ffb131dccc62b6fe6844560">FMC_SDRAM_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, <a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m___init_type_def.html">FMC_SDRAM_InitTypeDef</a> *Init);</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga7c28889074955caf3b854e8c99dced73"> 1120</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga7c28889074955caf3b854e8c99dced73">FMC_SDRAM_Timing_Init</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>                                         <a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">FMC_SDRAM_TimingTypeDef</a> *Timing, uint32_t Bank);</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga893cc61d8d10a5f828937665c32ae6a3"> 1122</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga893cc61d8d10a5f828937665c32ae6a3">FMC_SDRAM_DeInit</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gae479dff64b562136b1630ece63af9e98"> 1130</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gae479dff64b562136b1630ece63af9e98">FMC_SDRAM_WriteProtection_Enable</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga277d3d1a938a9482d66a14cd45ed1305"> 1131</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga277d3d1a938a9482d66a14cd45ed1305">FMC_SDRAM_WriteProtection_Disable</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gad35de253de4db9128388a51e4ba56e8f"> 1132</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gad35de253de4db9128388a51e4ba56e8f">FMC_SDRAM_SendCommand</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>                                         <a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m___command_type_def.html">FMC_SDRAM_CommandTypeDef</a> *Command, uint32_t Timeout);</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0"> 1134</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">FMC_SDRAM_ProgramRefreshRate</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t RefreshRate);</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga4f18f59507119e129bfdea88f25ca896"> 1135</a></span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga4f18f59507119e129bfdea88f25ca896">FMC_SDRAM_SetAutoRefreshNumber</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>                                                  uint32_t AutoRefreshNumber);</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb"> 1137</a></span>uint32_t           <a class="code hl_function" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">FMC_SDRAM_GetModeStatus</a>(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank);</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>}</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span> </div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H7xx_LL_FMC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span> </div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___f_m_c___l_l___exported__typedef_html_ga3c2be18a99209a78da8e80b28cf2f5b7"><div class="ttname"><a href="group___f_m_c___l_l___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00178">stm32h7xx_ll_fmc.h:178</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___exported__typedef_html_ga622edd64de89d4a45a09947818be1082"><div class="ttname"><a href="group___f_m_c___l_l___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_EXTENDED_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00179">stm32h7xx_ll_fmc.h:179</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___exported__typedef_html_ga6d8a647bc5306f6eed892982ffc88158"><div class="ttname"><a href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a></div><div class="ttdeci">#define FMC_NAND_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00180">stm32h7xx_ll_fmc.h:180</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___exported__typedef_html_gaba1c548ce7fd2d0d4da284ad845ab6f5"><div class="ttname"><a href="group___f_m_c___l_l___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a></div><div class="ttdeci">#define FMC_SDRAM_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00181">stm32h7xx_ll_fmc.h:181</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group1_html_ga1d4a635307ee611e2367ca2cba97d9d6"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">FMC_NAND_CommonSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group1_html_ga350a12b485a4873077c17ea33e8135e6"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga350a12b485a4873077c17ea33e8135e6">FMC_NAND_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group1_html_ga4466e188ee95374ab26afffaae8dd496"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga4466e188ee95374ab26afffaae8dd496">FMC_NAND_AttributeSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group1_html_gaa08341e94ce1b34d8008ca45b162c8b8"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">FMC_NAND_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group2_html_ga567e17faf0dd3db7148be9dd1dc1da4b"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group2_html_ga9f4f2bd5aac7047be227344b99b371a1"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_a_n_d___private___functions___group2_html_gad992995f2c9337ca28d4fad0de69a8d3"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_ga5bdfef91b866a10a7c91385018db5618"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga5bdfef91b866a10a7c91385018db5618">FMC_NORSRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_ga69f71e9189dab5f8b384065a9165b8bd"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga69f71e9189dab5f8b384065a9165b8bd">FMC_NORSRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef *Init)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_ga95dcf37fab03f8995bbacca99f7092ff"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga95dcf37fab03f8995bbacca99f7092ff">FMC_NORSRAM_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_gaf59154ca6a3208092f248fe25cd421c5"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#gaf59154ca6a3208092f248fe25cd421c5">FMC_NORSRAM_Extended_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_html_ga5db03521d17c15b98685cc34540d638d"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#ga5db03521d17c15b98685cc34540d638d">FMC_NORSRAM_WriteOperation_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_html_gaf65abd6e124e49bf83af3c80b27ad332"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#gaf65abd6e124e49bf83af3c80b27ad332">FMC_NORSRAM_WriteOperation_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group1_html_ga7c28889074955caf3b854e8c99dced73"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga7c28889074955caf3b854e8c99dced73">FMC_SDRAM_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group1_html_ga893cc61d8d10a5f828937665c32ae6a3"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga893cc61d8d10a5f828937665c32ae6a3">FMC_SDRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group1_html_gac31e934f1ffb131dccc62b6fe6844560"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#gac31e934f1ffb131dccc62b6fe6844560">FMC_SDRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_ga277d3d1a938a9482d66a14cd45ed1305"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga277d3d1a938a9482d66a14cd45ed1305">FMC_SDRAM_WriteProtection_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_ga4f18f59507119e129bfdea88f25ca896"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga4f18f59507119e129bfdea88f25ca896">FMC_SDRAM_SetAutoRefreshNumber</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNumber)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gacc01c14afaa0f4c1685a8ad52e0c9eeb"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">FMC_SDRAM_GetModeStatus</a></div><div class="ttdeci">uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gad35de253de4db9128388a51e4ba56e8f"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gad35de253de4db9128388a51e4ba56e8f">FMC_SDRAM_SendCommand</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gae479dff64b562136b1630ece63af9e98"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gae479dff64b562136b1630ece63af9e98">FMC_SDRAM_WriteProtection_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="agroup___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gaf8704a78ec9ae7b0fa92dd5ae5df95e0"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">FMC_SDRAM_ProgramRefreshRate</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)</div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html">stm32h7xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00040">stm32h7xx_hal_def.h:41</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html">FMC_NAND_InitTypeDef</a></div><div class="ttdoc">FMC NAND Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00298">stm32h7xx_ll_fmc.h:299</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_a2540f2ca1a1d2d1a095f32d04b7cd6ba"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a2540f2ca1a1d2d1a095f32d04b7cd6ba">FMC_NAND_InitTypeDef::TCLRSetupTime</a></div><div class="ttdeci">uint32_t TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00315">stm32h7xx_ll_fmc.h:315</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_a41f8a09e79ca92318399f07cff759464"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a41f8a09e79ca92318399f07cff759464">FMC_NAND_InitTypeDef::ECCPageSize</a></div><div class="ttdeci">uint32_t ECCPageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00312">stm32h7xx_ll_fmc.h:312</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_a431d385dc9ed763d0d1e4f221c71543c"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a431d385dc9ed763d0d1e4f221c71543c">FMC_NAND_InitTypeDef::Waitfeature</a></div><div class="ttdeci">uint32_t Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00303">stm32h7xx_ll_fmc.h:303</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_a662484d3210a1fdce1500f83fcb3ce40"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a662484d3210a1fdce1500f83fcb3ce40">FMC_NAND_InitTypeDef::NandBank</a></div><div class="ttdeci">uint32_t NandBank</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00300">stm32h7xx_ll_fmc.h:300</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_a672a705f158dc1d609641c743b859c98"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a672a705f158dc1d609641c743b859c98">FMC_NAND_InitTypeDef::TARSetupTime</a></div><div class="ttdeci">uint32_t TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00319">stm32h7xx_ll_fmc.h:319</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_ada1d87c4ffa75c1c4e87b0608af46c9c"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#ada1d87c4ffa75c1c4e87b0608af46c9c">FMC_NAND_InitTypeDef::EccComputation</a></div><div class="ttdeci">uint32_t EccComputation</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00309">stm32h7xx_ll_fmc.h:309</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___init_type_def_html_af0394bcbd36a3a795896fe8c61371ab2"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">FMC_NAND_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00306">stm32h7xx_ll_fmc.h:306</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a></div><div class="ttdoc">FMC NAND Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00327">stm32h7xx_ll_fmc.h:328</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_a1e748cf19bff9c906727857e203ba245"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a1e748cf19bff9c906727857e203ba245">FMC_NAND_PCC_TimingTypeDef::SetupTime</a></div><div class="ttdeci">uint32_t SetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00329">stm32h7xx_ll_fmc.h:329</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_a770286e79b4d0176694482496912a4d9"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a770286e79b4d0176694482496912a4d9">FMC_NAND_PCC_TimingTypeDef::WaitSetupTime</a></div><div class="ttdeci">uint32_t WaitSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00335">stm32h7xx_ll_fmc.h:335</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_a8b3b7705835f1b9af156860ffc03e0d8"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a8b3b7705835f1b9af156860ffc03e0d8">FMC_NAND_PCC_TimingTypeDef::HoldSetupTime</a></div><div class="ttdeci">uint32_t HoldSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00341">stm32h7xx_ll_fmc.h:341</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_aedfd0bf70fffb7922fd7127ebe5212c5"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#aedfd0bf70fffb7922fd7127ebe5212c5">FMC_NAND_PCC_TimingTypeDef::HiZSetupTime</a></div><div class="ttdeci">uint32_t HiZSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00348">stm32h7xx_ll_fmc.h:348</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">FMC_NORSRAM_InitTypeDef</a></div><div class="ttdoc">FMC NORSRAM Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00191">stm32h7xx_ll_fmc.h:192</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a14d4216d4dbb59a2ba955ed98d718760"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a14d4216d4dbb59a2ba955ed98d718760">FMC_NORSRAM_InitTypeDef::WaitSignalPolarity</a></div><div class="ttdeci">uint32_t WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00211">stm32h7xx_ll_fmc.h:211</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a3e3e984a2e525db2171e32e8456771cf"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a3e3e984a2e525db2171e32e8456771cf">FMC_NORSRAM_InitTypeDef::ContinuousClock</a></div><div class="ttdeci">uint32_t ContinuousClock</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00237">stm32h7xx_ll_fmc.h:237</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a4962912dc6ad9d381a354c61cbc6052b"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4962912dc6ad9d381a354c61cbc6052b">FMC_NORSRAM_InitTypeDef::BurstAccessMode</a></div><div class="ttdeci">uint32_t BurstAccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00207">stm32h7xx_ll_fmc.h:207</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a68ecc8c1940dc428f17a46dedae23134"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a68ecc8c1940dc428f17a46dedae23134">FMC_NORSRAM_InitTypeDef::DataAddressMux</a></div><div class="ttdeci">uint32_t DataAddressMux</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00196">stm32h7xx_ll_fmc.h:196</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a7600cac759e0eacc1f8a266a6d9188e4"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7600cac759e0eacc1f8a266a6d9188e4">FMC_NORSRAM_InitTypeDef::NSBank</a></div><div class="ttdeci">uint32_t NSBank</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00193">stm32h7xx_ll_fmc.h:193</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a8c1965c3c7e4f310cfc62fcc951ca299"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a8c1965c3c7e4f310cfc62fcc951ca299">FMC_NORSRAM_InitTypeDef::ExtendedMode</a></div><div class="ttdeci">uint32_t ExtendedMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00227">stm32h7xx_ll_fmc.h:227</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a95ce1b693338a51ee8e27520ca49fe16"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a95ce1b693338a51ee8e27520ca49fe16">FMC_NORSRAM_InitTypeDef::WriteFifo</a></div><div class="ttdeci">uint32_t WriteFifo</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00242">stm32h7xx_ll_fmc.h:242</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a99e4a45c24a5573ee962b3b2e91d0762"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a99e4a45c24a5573ee962b3b2e91d0762">FMC_NORSRAM_InitTypeDef::MemoryType</a></div><div class="ttdeci">uint32_t MemoryType</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00200">stm32h7xx_ll_fmc.h:200</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_aa9157ae38555dda499d51a74bd1c818d"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#aa9157ae38555dda499d51a74bd1c818d">FMC_NORSRAM_InitTypeDef::AsynchronousWait</a></div><div class="ttdeci">uint32_t AsynchronousWait</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00230">stm32h7xx_ll_fmc.h:230</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_ab34d9616483186ea29a4404cc60c03cf"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ab34d9616483186ea29a4404cc60c03cf">FMC_NORSRAM_InitTypeDef::WaitSignal</a></div><div class="ttdeci">uint32_t WaitSignal</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00223">stm32h7xx_ll_fmc.h:223</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_ab61cbe549054f4e69e7ca996962f3853"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ab61cbe549054f4e69e7ca996962f3853">FMC_NORSRAM_InitTypeDef::WaitSignalActive</a></div><div class="ttdeci">uint32_t WaitSignalActive</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00215">stm32h7xx_ll_fmc.h:215</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_ac8ee9b40b1c5a9900da70cf436248d56"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ac8ee9b40b1c5a9900da70cf436248d56">FMC_NORSRAM_InitTypeDef::WriteBurst</a></div><div class="ttdeci">uint32_t WriteBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00234">stm32h7xx_ll_fmc.h:234</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_ad306bf1f21bcec4d48b73131ad2c174f"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ad306bf1f21bcec4d48b73131ad2c174f">FMC_NORSRAM_InitTypeDef::PageSize</a></div><div class="ttdeci">uint32_t PageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00247">stm32h7xx_ll_fmc.h:247</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_ade840494c74f63e7e72aaa5eafd5d4cf"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ade840494c74f63e7e72aaa5eafd5d4cf">FMC_NORSRAM_InitTypeDef::WriteOperation</a></div><div class="ttdeci">uint32_t WriteOperation</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00220">stm32h7xx_ll_fmc.h:220</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_af0394bcbd36a3a795896fe8c61371ab2"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">FMC_NORSRAM_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00204">stm32h7xx_ll_fmc.h:204</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a></div><div class="ttdoc">FMC NORSRAM Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00254">stm32h7xx_ll_fmc.h:255</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a1853dc663b50dfdafb5fe3a2274f43e6"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a1853dc663b50dfdafb5fe3a2274f43e6">FMC_NORSRAM_TimingTypeDef::DataLatency</a></div><div class="ttdeci">uint32_t DataLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00283">stm32h7xx_ll_fmc.h:283</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a343f5fa0ee5337da2dcc5e0030b98ebc"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a343f5fa0ee5337da2dcc5e0030b98ebc">FMC_NORSRAM_TimingTypeDef::AddressSetupTime</a></div><div class="ttdeci">uint32_t AddressSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00256">stm32h7xx_ll_fmc.h:256</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a5541245850d61fd3306d7620853be7b2"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5541245850d61fd3306d7620853be7b2">FMC_NORSRAM_TimingTypeDef::DataSetupTime</a></div><div class="ttdeci">uint32_t DataSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00266">stm32h7xx_ll_fmc.h:266</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a5881d0ba0e6768140628ee122595c40b"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a5881d0ba0e6768140628ee122595c40b">FMC_NORSRAM_TimingTypeDef::AccessMode</a></div><div class="ttdeci">uint32_t AccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00291">stm32h7xx_ll_fmc.h:291</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a9e04fdf4ceafaa002ecd083324bbf327"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a9e04fdf4ceafaa002ecd083324bbf327">FMC_NORSRAM_TimingTypeDef::CLKDivision</a></div><div class="ttdeci">uint32_t CLKDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00277">stm32h7xx_ll_fmc.h:277</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_ad47d0e1b85091847eba7d27310ec4b3d"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad47d0e1b85091847eba7d27310ec4b3d">FMC_NORSRAM_TimingTypeDef::AddressHoldTime</a></div><div class="ttdeci">uint32_t AddressHoldTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00261">stm32h7xx_ll_fmc.h:261</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_af5dfbe4d45f02ff38382fea1fbdd0b68"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#af5dfbe4d45f02ff38382fea1fbdd0b68">FMC_NORSRAM_TimingTypeDef::BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00272">stm32h7xx_ll_fmc.h:272</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___command_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html">FMC_SDRAM_CommandTypeDef</a></div><div class="ttdoc">SDRAM command parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00431">stm32h7xx_ll_fmc.h:432</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___command_type_def_html_a18d8074e29522d689a7b9d05d8ca6239"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a18d8074e29522d689a7b9d05d8ca6239">FMC_SDRAM_CommandTypeDef::CommandMode</a></div><div class="ttdeci">uint32_t CommandMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00433">stm32h7xx_ll_fmc.h:433</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___command_type_def_html_a3fb350812607ba38594ec98c1db594d1"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a3fb350812607ba38594ec98c1db594d1">FMC_SDRAM_CommandTypeDef::AutoRefreshNumber</a></div><div class="ttdeci">uint32_t AutoRefreshNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00439">stm32h7xx_ll_fmc.h:439</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___command_type_def_html_a850837fdc643c233c69634e6f4669417"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a850837fdc643c233c69634e6f4669417">FMC_SDRAM_CommandTypeDef::CommandTarget</a></div><div class="ttdeci">uint32_t CommandTarget</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00436">stm32h7xx_ll_fmc.h:436</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___command_type_def_html_af50b3abf0250e42eb7014d164761cfa4"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#af50b3abf0250e42eb7014d164761cfa4">FMC_SDRAM_CommandTypeDef::ModeRegisterDefinition</a></div><div class="ttdeci">uint32_t ModeRegisterDefinition</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00443">stm32h7xx_ll_fmc.h:443</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html">FMC_SDRAM_InitTypeDef</a></div><div class="ttdoc">FMC SDRAM Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00359">stm32h7xx_ll_fmc.h:360</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a087d85bcc9a70a0f36d8baf81cc98ef6"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a087d85bcc9a70a0f36d8baf81cc98ef6">FMC_SDRAM_InitTypeDef::ReadPipeDelay</a></div><div class="ttdeci">uint32_t ReadPipeDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00390">stm32h7xx_ll_fmc.h:390</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a0bac0f3d69aa0901f88497ae43425bf8"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a0bac0f3d69aa0901f88497ae43425bf8">FMC_SDRAM_InitTypeDef::SDClockPeriod</a></div><div class="ttdeci">uint32_t SDClockPeriod</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00382">stm32h7xx_ll_fmc.h:382</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a1500cf40e0f5747c5a2bde595d223b22"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a1500cf40e0f5747c5a2bde595d223b22">FMC_SDRAM_InitTypeDef::RowBitsNumber</a></div><div class="ttdeci">uint32_t RowBitsNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00367">stm32h7xx_ll_fmc.h:367</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a2b4c8c6b060984db4056f6721390507b"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2b4c8c6b060984db4056f6721390507b">FMC_SDRAM_InitTypeDef::InternalBankNumber</a></div><div class="ttdeci">uint32_t InternalBankNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00373">stm32h7xx_ll_fmc.h:373</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a479911631ba9f327542552bb21a759fb"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a479911631ba9f327542552bb21a759fb">FMC_SDRAM_InitTypeDef::SDBank</a></div><div class="ttdeci">uint32_t SDBank</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00361">stm32h7xx_ll_fmc.h:361</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a544cf8496562a4ab2eda92daa2e5a293"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a544cf8496562a4ab2eda92daa2e5a293">FMC_SDRAM_InitTypeDef::CASLatency</a></div><div class="ttdeci">uint32_t CASLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00376">stm32h7xx_ll_fmc.h:376</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_a687019d20e8465ab5e2bd29d7d2696d5"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a687019d20e8465ab5e2bd29d7d2696d5">FMC_SDRAM_InitTypeDef::ReadBurst</a></div><div class="ttdeci">uint32_t ReadBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00386">stm32h7xx_ll_fmc.h:386</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_acbbfb0bee838a8a0a04982ffeb8a95a5"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#acbbfb0bee838a8a0a04982ffeb8a95a5">FMC_SDRAM_InitTypeDef::ColumnBitsNumber</a></div><div class="ttdeci">uint32_t ColumnBitsNumber</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00364">stm32h7xx_ll_fmc.h:364</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_aefcc23c240bc3c3a4fea3244db56bb42"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aefcc23c240bc3c3a4fea3244db56bb42">FMC_SDRAM_InitTypeDef::WriteProtection</a></div><div class="ttdeci">uint32_t WriteProtection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00379">stm32h7xx_ll_fmc.h:379</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___init_type_def_html_af0394bcbd36a3a795896fe8c61371ab2"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af0394bcbd36a3a795896fe8c61371ab2">FMC_SDRAM_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00370">stm32h7xx_ll_fmc.h:370</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">FMC_SDRAM_TimingTypeDef</a></div><div class="ttdoc">FMC SDRAM Timing parameters structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00397">stm32h7xx_ll_fmc.h:398</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_a0187ada95f0f6bd759815ab0726f044c"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0187ada95f0f6bd759815ab0726f044c">FMC_SDRAM_TimingTypeDef::ExitSelfRefreshDelay</a></div><div class="ttdeci">uint32_t ExitSelfRefreshDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00403">stm32h7xx_ll_fmc.h:403</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_a0af8f0dd975acf4edfec5b950d26a451"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0af8f0dd975acf4edfec5b950d26a451">FMC_SDRAM_TimingTypeDef::RCDDelay</a></div><div class="ttdeci">uint32_t RCDDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00423">stm32h7xx_ll_fmc.h:423</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_a0f5789baa8b6011855a2eacda1233960"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a0f5789baa8b6011855a2eacda1233960">FMC_SDRAM_TimingTypeDef::LoadToActiveDelay</a></div><div class="ttdeci">uint32_t LoadToActiveDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00399">stm32h7xx_ll_fmc.h:399</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_a53fc20897927686901b6402366ce0629"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a53fc20897927686901b6402366ce0629">FMC_SDRAM_TimingTypeDef::WriteRecoveryTime</a></div><div class="ttdeci">uint32_t WriteRecoveryTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00416">stm32h7xx_ll_fmc.h:416</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_a5407d40d8106afbe24cb73d04d2dbae4"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a5407d40d8106afbe24cb73d04d2dbae4">FMC_SDRAM_TimingTypeDef::RPDelay</a></div><div class="ttdeci">uint32_t RPDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00419">stm32h7xx_ll_fmc.h:419</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_ab3c404cd50c7929cec8a50eb807a4bf9"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#ab3c404cd50c7929cec8a50eb807a4bf9">FMC_SDRAM_TimingTypeDef::SelfRefreshTime</a></div><div class="ttdeci">uint32_t SelfRefreshTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00407">stm32h7xx_ll_fmc.h:407</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m___timing_type_def_html_abad82a3fc84ba674ad2be56e99462bee"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#abad82a3fc84ba674ad2be56e99462bee">FMC_SDRAM_TimingTypeDef::RowCycleDelay</a></div><div class="ttdeci">uint32_t RowCycleDelay</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__ll__fmc_8h_source.html#l00411">stm32h7xx_ll_fmc.h:411</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
