Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Jul 27 14:13:04 2025
| Host         : THANDA running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file trafficlight_controller_timing_summary_routed.rpt -pb trafficlight_controller_timing_summary_routed.pb -rpx trafficlight_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : trafficlight_controller
| Device       : 7s50-fgga484
| Speed File   : -1Q  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   21          inf        0.000                      0                   21           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hwy[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.923ns  (logic 3.097ns (62.912%)  route 1.826ns (37.088%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           1.826     2.282    hwy_OBUF[1]
    AB20                 OBUF (Prop_obuf_I_O)         2.641     4.923 r  hwy_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.923    hwy[1]
    AB20                                                              r  hwy[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            road[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.839ns  (logic 3.100ns (64.059%)  route 1.739ns (35.941%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           1.739     2.195    road_OBUF[1]
    AB21                 OBUF (Prop_obuf_I_O)         2.644     4.839 r  road_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.839    road[1]
    AB21                                                              r  road[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            road[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.833ns  (logic 3.098ns (64.097%)  route 1.735ns (35.903%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           1.735     2.191    road_OBUF[0]
    AB19                 OBUF (Prop_obuf_I_O)         2.642     4.833 r  road_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.833    road[0]
    AB19                                                              r  road[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            hwy[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.768ns  (logic 3.076ns (64.522%)  route 1.692ns (35.478%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDSE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X1Y1           FDSE (Prop_fdse_C_Q)         0.456     0.456 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.692     2.148    hwy_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         2.620     4.768 r  hwy_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.768    hwy[0]
    V18                                                               r  hwy[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.821ns  (logic 1.160ns (41.112%)  route 1.661ns (58.888%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    V19                  IBUF (Prop_ibuf_I_O)         1.036     1.036 r  x_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.106    x_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.124     2.230 r  FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.591     2.821    FSM_onehot_state[4]_i_1_n_0
    SLICE_X1Y1           FDSE                                         r  FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.632ns  (logic 1.160ns (44.069%)  route 1.472ns (55.931%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    V19                  IBUF (Prop_ibuf_I_O)         1.036     1.036 r  x_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.106    x_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.124     2.230 r  FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.402     2.632    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.632ns  (logic 1.160ns (44.069%)  route 1.472ns (55.931%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    V19                  IBUF (Prop_ibuf_I_O)         1.036     1.036 r  x_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.106    x_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.124     2.230 r  FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.402     2.632    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.632ns  (logic 1.160ns (44.069%)  route 1.472ns (55.931%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    V19                  IBUF (Prop_ibuf_I_O)         1.036     1.036 r  x_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.106    x_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.124     2.230 r  FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.402     2.632    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.632ns  (logic 1.160ns (44.069%)  route 1.472ns (55.931%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    V19                  IBUF (Prop_ibuf_I_O)         1.036     1.036 r  x_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.106    x_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.124     2.230 r  FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.402     2.632    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            delay_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.291ns  (logic 1.125ns (49.125%)  route 1.165ns (50.875%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    T16                  IBUF (Prop_ibuf_I_O)         1.001     1.001 f  clear_IBUF_inst/O
                         net (fo=7, routed)           1.165     2.167    clear_IBUF
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.124     2.291 r  delay[1]_i_1/O
                         net (fo=1, routed)           0.000     2.291    delay[1]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  delay_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.857%)  route 0.196ns (58.143%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.196     0.337    hwy_OBUF[1]
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.539%)  route 0.198ns (58.461%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           0.198     0.339    road_OBUF[1]
    SLICE_X1Y1           FDSE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.445%)  route 0.199ns (58.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.199     0.340    FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.392%)  route 0.208ns (59.608%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.208     0.349    road_OBUF[0]
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delay_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.861%)  route 0.180ns (49.139%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.180     0.321    FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.045     0.366 r  delay[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    delay[1]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delay_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.722%)  route 0.181ns (49.278%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.181     0.322    FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.045     0.367 r  delay[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    delay[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.141ns (36.161%)  route 0.249ns (63.839%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDSE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X1Y1           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.249     0.390    hwy_OBUF[0]
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.530%)  route 0.251ns (57.470%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDSE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X1Y1           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.121     0.262    hwy_OBUF[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.045     0.307 r  FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.130     0.437    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.530%)  route 0.251ns (57.470%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDSE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X1Y1           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.121     0.262    hwy_OBUF[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.045     0.307 r  FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.130     0.437    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.530%)  route 0.251ns (57.470%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDSE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X1Y1           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.121     0.262    hwy_OBUF[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.045     0.307 r  FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.130     0.437    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------





