<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-Enhanced/impl/gwsynthesis/a2n20v2_enhanced.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-Enhanced/hdl/a2n20v2_enhanced.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-Enhanced/hdl/a2n20v2_enhanced.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 11 12:14:50 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>23840</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11359</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>4</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
<tr>
<td>5</td>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>9.259</td>
<td>0.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>55.555</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>88.104(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>81.262(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.771</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.678</td>
</tr>
<tr>
<td>2</td>
<td>6.771</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.678</td>
</tr>
<tr>
<td>3</td>
<td>6.970</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.479</td>
</tr>
<tr>
<td>4</td>
<td>7.122</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.326</td>
</tr>
<tr>
<td>5</td>
<td>7.168</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.315</td>
</tr>
<tr>
<td>6</td>
<td>7.282</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_6_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.202</td>
</tr>
<tr>
<td>7</td>
<td>7.297</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.186</td>
</tr>
<tr>
<td>8</td>
<td>7.297</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_9_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.186</td>
</tr>
<tr>
<td>9</td>
<td>7.297</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.186</td>
</tr>
<tr>
<td>10</td>
<td>7.303</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.181</td>
</tr>
<tr>
<td>11</td>
<td>7.340</td>
<td>apple_bus/addr_r_3_s0/Q</td>
<td>apple_bus/a2_bridge_d_o_0_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.143</td>
</tr>
<tr>
<td>12</td>
<td>7.367</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.116</td>
</tr>
<tr>
<td>13</td>
<td>7.399</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.085</td>
</tr>
<tr>
<td>14</td>
<td>7.402</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.081</td>
</tr>
<tr>
<td>15</td>
<td>7.402</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.081</td>
</tr>
<tr>
<td>16</td>
<td>7.405</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.079</td>
</tr>
<tr>
<td>17</td>
<td>7.428</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_8_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.055</td>
</tr>
<tr>
<td>18</td>
<td>7.428</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_14_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.055</td>
</tr>
<tr>
<td>19</td>
<td>7.428</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.055</td>
</tr>
<tr>
<td>20</td>
<td>7.428</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_20_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.055</td>
</tr>
<tr>
<td>21</td>
<td>7.434</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.050</td>
</tr>
<tr>
<td>22</td>
<td>7.434</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_2_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.050</td>
</tr>
<tr>
<td>23</td>
<td>7.447</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_16_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.037</td>
</tr>
<tr>
<td>24</td>
<td>7.447</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.037</td>
</tr>
<tr>
<td>25</td>
<td>7.447</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.037</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.202</td>
<td>apple_bus/data_r_0_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>2</td>
<td>0.220</td>
<td>apple_bus/data_r_5_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
<tr>
<td>3</td>
<td>0.300</td>
<td>vgc/vram_addr_r_1_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[2]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.453</td>
</tr>
<tr>
<td>4</td>
<td>0.304</td>
<td>vgc/vram_addr_r_3_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[4]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.457</td>
</tr>
<tr>
<td>5</td>
<td>0.306</td>
<td>vgc/vram_addr_r_7_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[8]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.459</td>
</tr>
<tr>
<td>6</td>
<td>0.306</td>
<td>vgc/vram_addr_r_6_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[7]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.459</td>
</tr>
<tr>
<td>7</td>
<td>0.314</td>
<td>vgc/vram_addr_r_12_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[13]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>8</td>
<td>0.316</td>
<td>sg/doc5503/target_control_din_r_2_s0/Q</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>9</td>
<td>0.316</td>
<td>sg/doc5503/target_control_din_r_1_s0/Q</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>10</td>
<td>0.316</td>
<td>sg/doc5503/target_wtp_din_r_6_s0/Q</td>
<td>sg/doc5503/wtp_ram/osc_reg_r_osc_reg_r_1_1_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>11</td>
<td>0.316</td>
<td>sg/doc5503/target_wtp_din_r_4_s0/Q</td>
<td>sg/doc5503/wtp_ram/osc_reg_r_osc_reg_r_1_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>12</td>
<td>0.316</td>
<td>sg/doc5503/target_fh_din_r_5_s0/Q</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_1_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>13</td>
<td>0.316</td>
<td>sg/doc5503/target_fh_din_r_4_s0/Q</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>14</td>
<td>0.316</td>
<td>sg/doc5503/target_fl_din_r_6_s0/Q</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>15</td>
<td>0.316</td>
<td>sg/doc5503/target_fl_din_r_4_s0/Q</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>16</td>
<td>0.316</td>
<td>sg/doc5503/target_rts_din_r_2_s0/Q</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_0_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>17</td>
<td>0.316</td>
<td>sg/doc5503/target_fl_din_r_5_s0/Q</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>18</td>
<td>0.317</td>
<td>vgc/vram_addr_r_5_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[6]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>19</td>
<td>0.318</td>
<td>vgc/vram_addr_r_1_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s/ADB[2]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>20</td>
<td>0.318</td>
<td>vgc/vram_addr_r_2_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s/ADB[3]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>21</td>
<td>0.318</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_en_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>22</td>
<td>0.320</td>
<td>vgc/vram_addr_r_2_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[3]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>23</td>
<td>0.328</td>
<td>vgc/vram_addr_r_1_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/ADB[2]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.481</td>
</tr>
<tr>
<td>24</td>
<td>0.328</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_sec_sr_11_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>25</td>
<td>0.338</td>
<td>apple_bus/data_r_4_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.587</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>2</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>3</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>4</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>5</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>6</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>7</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>8</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>9</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>10</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>11</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>12</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>13</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>14</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>15</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>16</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>17</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>18</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>19</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>20</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>21</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>22</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>23</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>24</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
<tr>
<td>25</td>
<td>12.072</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>6.412</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>2</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>3</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>4</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>5</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>6</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>7</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>8</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>9</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>10</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>11</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>12</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>13</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>14</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>15</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>16</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>17</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>18</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>19</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>20</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>21</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>22</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>23</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>24</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
<tr>
<td>25</td>
<td>1.852</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_20_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.863</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_3_s1</td>
</tr>
<tr>
<td>2</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td>5</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>cdc_phi1/i_sync1_s1</td>
</tr>
<tr>
<td>6</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_rd_prev_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_q[3]_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/SDRAM_DQM_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_byte_en_queue_port_byte_en_queue_RAMREG_2_G[3]_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sg/doc5503/curr_osc_r_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R26C39[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>22.010</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr2_8_s1/I2</td>
</tr>
<tr>
<td>22.381</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr2_8_s1/F</td>
</tr>
<tr>
<td>25.871</td>
<td>3.489</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C46</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_13_1_s/AD[0]</td>
</tr>
<tr>
<td>26.388</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C46</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_13_1_s/DO[3]</td>
</tr>
<tr>
<td>27.315</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>27.870</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>27.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>27.973</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>27.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>28.076</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>28.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>28.179</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>28.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>28.282</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C43[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>29.253</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>29.624</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>30.142</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>30.595</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>31.280</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s1/I2</td>
</tr>
<tr>
<td>31.651</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s1/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s0/I0</td>
</tr>
<tr>
<td>32.468</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>32.468</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>39.308</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0/CLK</td>
</tr>
<tr>
<td>39.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
<tr>
<td>39.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.620, 30.998%; route: 7.826, 67.015%; tC2Q: 0.232, 1.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R26C39[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>22.010</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr2_8_s1/I2</td>
</tr>
<tr>
<td>22.381</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr2_8_s1/F</td>
</tr>
<tr>
<td>25.871</td>
<td>3.489</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C46</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_13_1_s/AD[0]</td>
</tr>
<tr>
<td>26.388</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C46</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_13_1_s/DO[3]</td>
</tr>
<tr>
<td>27.315</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>27.870</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>27.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>27.973</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>27.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>28.076</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>28.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>28.179</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>28.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>28.282</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C43[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>29.253</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>29.624</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>30.142</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>30.595</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>31.280</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_4_s1/I2</td>
</tr>
<tr>
<td>31.651</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>32.468</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>32.468</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>39.308</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0/CLK</td>
</tr>
<tr>
<td>39.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
<tr>
<td>39.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.620, 30.998%; route: 7.826, 67.015%; tC2Q: 0.232, 1.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R26C39[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>22.010</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr2_8_s1/I2</td>
</tr>
<tr>
<td>22.381</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr2_8_s1/F</td>
</tr>
<tr>
<td>25.871</td>
<td>3.489</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C46</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_13_1_s/AD[0]</td>
</tr>
<tr>
<td>26.388</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C46</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_13_1_s/DO[3]</td>
</tr>
<tr>
<td>27.315</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>27.870</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>27.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>27.973</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>27.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>28.076</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>28.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>28.179</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>28.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>28.282</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C43[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>29.253</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>29.624</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>30.142</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>30.595</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>31.280</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_3_s1/I2</td>
</tr>
<tr>
<td>31.651</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_3_s1/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_3_s0/I0</td>
</tr>
<tr>
<td>32.269</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>32.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>39.308</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0/CLK</td>
</tr>
<tr>
<td>39.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0</td>
</tr>
<tr>
<td>39.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.421, 29.802%; route: 7.826, 68.177%; tC2Q: 0.232, 2.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C39[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R26C39[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>22.010</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr2_8_s1/I2</td>
</tr>
<tr>
<td>22.381</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R18C42[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr2_8_s1/F</td>
</tr>
<tr>
<td>25.871</td>
<td>3.489</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C46</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_13_1_s/AD[0]</td>
</tr>
<tr>
<td>26.388</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C46</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_13_1_s/DO[3]</td>
</tr>
<tr>
<td>27.315</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s26/I0</td>
</tr>
<tr>
<td>27.870</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>27.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>27.973</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>27.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>28.076</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>28.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>28.179</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>28.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>28.282</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C43[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>29.253</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>29.624</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>30.142</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>30.595</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>30.783</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_1_s1/I2</td>
</tr>
<tr>
<td>31.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_1_s1/F</td>
</tr>
<tr>
<td>31.567</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_1_s0/I0</td>
</tr>
<tr>
<td>32.116</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>32.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>39.308</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/CLK</td>
</tr>
<tr>
<td>39.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
<tr>
<td>39.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.599, 31.776%; route: 7.495, 66.176%; tC2Q: 0.232, 2.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R47C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n172_s1/I1</td>
</tr>
<tr>
<td>3.230</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n172_s1/F</td>
</tr>
<tr>
<td>3.658</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n169_s1/I3</td>
</tr>
<tr>
<td>4.207</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n169_s1/F</td>
</tr>
<tr>
<td>4.212</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s1/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C51[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s1/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n163_s1/I3</td>
</tr>
<tr>
<td>5.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n163_s1/F</td>
</tr>
<tr>
<td>5.844</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/n162_s1/I1</td>
</tr>
<tr>
<td>6.306</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C51[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n162_s1/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s1/I3</td>
</tr>
<tr>
<td>7.035</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s1/F</td>
</tr>
<tr>
<td>7.712</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s1/I3</td>
</tr>
<tr>
<td>8.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s1/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s4/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C51[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>9.412</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_1_s7/I1</td>
</tr>
<tr>
<td>9.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_1_s7/F</td>
</tr>
<tr>
<td>10.201</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_0_s8/I1</td>
</tr>
<tr>
<td>10.663</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n108_s0/I0</td>
</tr>
<tr>
<td>11.214</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n108_s0/COUT</td>
</tr>
<tr>
<td>11.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/n109_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C50[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n109_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n110_s0/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n110_s0/COUT</td>
</tr>
<tr>
<td>11.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s2/I2</td>
</tr>
<tr>
<td>12.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R45C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s2/F</td>
</tr>
<tr>
<td>13.017</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s0/I3</td>
</tr>
<tr>
<td>13.587</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C52[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s0/F</td>
</tr>
<tr>
<td>13.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.729, 59.472%; route: 4.354, 38.477%; tC2Q: 0.232, 2.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R48C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.937</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.399</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.576</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.131</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.560</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C49[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.310</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>6.293</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.863</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.865</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>7.318</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.730</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>8.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I1</td>
</tr>
<tr>
<td>8.977</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>9.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.780</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[2][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s12/I0</td>
</tr>
<tr>
<td>10.350</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C47[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>10.524</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C47[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/I0</td>
</tr>
<tr>
<td>11.041</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R50C47[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>11.686</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>12.203</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R49C47[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>12.903</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n188_s0/I3</td>
</tr>
<tr>
<td>13.473</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n188_s0/F</td>
</tr>
<tr>
<td>13.473</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.534, 58.331%; route: 4.436, 39.598%; tC2Q: 0.232, 2.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R48C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.937</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.399</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.576</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.131</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.560</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C49[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.310</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>6.293</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.863</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.865</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>7.318</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.730</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>8.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I1</td>
</tr>
<tr>
<td>8.977</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>9.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.780</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[2][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s12/I0</td>
</tr>
<tr>
<td>10.350</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C47[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>10.524</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C47[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/I0</td>
</tr>
<tr>
<td>11.041</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R50C47[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>11.686</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>12.203</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R49C47[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>12.909</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s0/I3</td>
</tr>
<tr>
<td>13.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s0/F</td>
</tr>
<tr>
<td>13.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.513, 58.223%; route: 4.441, 39.703%; tC2Q: 0.232, 2.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R48C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.937</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.399</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.576</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.131</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.560</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C49[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.310</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>6.293</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.863</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.865</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>7.318</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.730</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>8.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I1</td>
</tr>
<tr>
<td>8.977</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>9.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.780</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[2][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s12/I0</td>
</tr>
<tr>
<td>10.350</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C47[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>10.524</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C47[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/I0</td>
</tr>
<tr>
<td>11.041</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R50C47[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>11.686</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>12.203</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R49C47[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>12.909</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n185_s0/I3</td>
</tr>
<tr>
<td>13.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n185_s0/F</td>
</tr>
<tr>
<td>13.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C49[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C49[1][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C49[1][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.513, 58.223%; route: 4.441, 39.703%; tC2Q: 0.232, 2.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R48C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.937</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.399</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.576</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.131</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.560</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C49[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.310</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>6.293</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.863</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.865</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>7.318</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.730</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>8.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I1</td>
</tr>
<tr>
<td>8.977</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>9.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.780</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[2][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s12/I0</td>
</tr>
<tr>
<td>10.350</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C47[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>10.524</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C47[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/I0</td>
</tr>
<tr>
<td>11.041</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R50C47[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>11.686</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>12.203</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R49C47[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>12.909</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[2][A]</td>
<td>superserial/COM2/uart_rx_inst/n186_s0/I3</td>
</tr>
<tr>
<td>13.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C49[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n186_s0/F</td>
</tr>
<tr>
<td>13.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C49[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C49[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C49[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.513, 58.223%; route: 4.441, 39.703%; tC2Q: 0.232, 2.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R48C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.937</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.399</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.576</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.131</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.560</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C49[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.310</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>6.293</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.863</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.865</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>7.318</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.730</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>8.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I1</td>
</tr>
<tr>
<td>8.977</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>9.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.780</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[2][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s12/I0</td>
</tr>
<tr>
<td>10.350</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C47[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>10.524</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C47[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/I0</td>
</tr>
<tr>
<td>11.041</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R50C47[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>11.686</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>12.203</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R49C47[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>12.903</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C50[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n183_s0/I3</td>
</tr>
<tr>
<td>13.452</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C50[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n183_s0/F</td>
</tr>
<tr>
<td>13.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C50[0][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.513, 58.253%; route: 4.436, 39.672%; tC2Q: 0.232, 2.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_bus/a2_bridge_d_o_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C41[1][B]</td>
<td>apple_bus/addr_r_3_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R50C41[1][B]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_3_s0/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>4.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>apple_memory/n946_s1/I1</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">apple_memory/n946_s1/F</td>
</tr>
<tr>
<td>9.520</td>
<td>1.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C45[2][A]</td>
<td>apple_bus/n632_s20/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C45[2][A]</td>
<td style=" background: #97FFFF;">apple_bus/n632_s20/F</td>
</tr>
<tr>
<td>9.983</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C45[1][B]</td>
<td>apple_bus/n632_s16/I0</td>
</tr>
<tr>
<td>10.436</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C45[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/n632_s16/F</td>
</tr>
<tr>
<td>10.849</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C43[3][A]</td>
<td>apple_bus/n632_s14/I1</td>
</tr>
<tr>
<td>11.404</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C43[3][A]</td>
<td style=" background: #97FFFF;">apple_bus/n632_s14/F</td>
</tr>
<tr>
<td>13.414</td>
<td>2.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td style=" font-weight:bold;">apple_bus/a2_bridge_d_o_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[B]</td>
<td>apple_bus/a2_bridge_d_o_0_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[B]</td>
<td>apple_bus/a2_bridge_d_o_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.987, 17.832%; route: 8.924, 80.086%; tC2Q: 0.232, 2.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R47C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n172_s1/I1</td>
</tr>
<tr>
<td>3.230</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n172_s1/F</td>
</tr>
<tr>
<td>3.658</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n169_s1/I3</td>
</tr>
<tr>
<td>4.207</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n169_s1/F</td>
</tr>
<tr>
<td>4.212</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s1/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C51[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s1/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n163_s1/I3</td>
</tr>
<tr>
<td>5.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n163_s1/F</td>
</tr>
<tr>
<td>5.844</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/n162_s1/I1</td>
</tr>
<tr>
<td>6.306</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C51[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n162_s1/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s1/I3</td>
</tr>
<tr>
<td>7.035</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s1/F</td>
</tr>
<tr>
<td>7.712</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s1/I3</td>
</tr>
<tr>
<td>8.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s1/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s4/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C51[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>9.412</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_1_s7/I1</td>
</tr>
<tr>
<td>9.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_1_s7/F</td>
</tr>
<tr>
<td>10.201</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_0_s8/I1</td>
</tr>
<tr>
<td>10.663</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n108_s0/I0</td>
</tr>
<tr>
<td>11.214</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n108_s0/COUT</td>
</tr>
<tr>
<td>11.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/n109_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C50[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n109_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n110_s0/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n110_s0/COUT</td>
</tr>
<tr>
<td>11.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s2/I2</td>
</tr>
<tr>
<td>12.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R45C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s2/F</td>
</tr>
<tr>
<td>13.017</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td>superserial/COM2/uart_tx_inst/n173_s0/I3</td>
</tr>
<tr>
<td>13.388</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n173_s0/F</td>
</tr>
<tr>
<td>13.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[0][B]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.530, 58.747%; route: 4.354, 39.166%; tC2Q: 0.232, 2.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R48C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.937</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.399</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.576</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.131</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.560</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C49[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.310</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>6.293</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.863</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.865</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>7.318</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.730</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>8.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I1</td>
</tr>
<tr>
<td>8.977</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>9.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.780</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[2][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s12/I0</td>
</tr>
<tr>
<td>10.350</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C47[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>10.524</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C47[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/I0</td>
</tr>
<tr>
<td>11.041</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R50C47[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>11.686</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>12.203</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R49C47[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>12.894</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n182_s0/I3</td>
</tr>
<tr>
<td>13.356</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n182_s0/F</td>
</tr>
<tr>
<td>13.356</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.426, 57.972%; route: 4.427, 39.935%; tC2Q: 0.232, 2.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R48C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.937</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.399</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.576</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.131</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.560</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C49[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.310</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>6.293</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.863</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.865</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>7.318</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.730</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>8.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I1</td>
</tr>
<tr>
<td>8.977</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>9.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.780</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[2][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s12/I0</td>
</tr>
<tr>
<td>10.350</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C47[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>10.524</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C47[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/I0</td>
</tr>
<tr>
<td>11.041</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R50C47[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>11.686</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>12.203</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R49C47[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>12.891</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n179_s0/I3</td>
</tr>
<tr>
<td>13.353</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n179_s0/F</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.426, 57.990%; route: 4.423, 39.917%; tC2Q: 0.232, 2.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R48C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.937</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.399</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.576</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.131</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.560</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C49[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.310</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>6.293</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.863</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.865</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>7.318</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.730</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>8.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I1</td>
</tr>
<tr>
<td>8.977</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>9.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.780</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[2][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s12/I0</td>
</tr>
<tr>
<td>10.350</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C47[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>10.524</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C47[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/I0</td>
</tr>
<tr>
<td>11.041</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R50C47[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>11.686</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>12.203</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R49C47[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>12.891</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n194_s0/I2</td>
</tr>
<tr>
<td>13.353</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n194_s0/F</td>
</tr>
<tr>
<td>13.353</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.426, 57.990%; route: 4.423, 39.917%; tC2Q: 0.232, 2.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R48C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.937</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.399</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R50C49[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.576</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.131</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R50C50[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.560</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C49[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.130</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R51C49[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.310</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R51C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>6.293</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.863</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.865</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>7.318</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.730</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>8.183</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s4/I1</td>
</tr>
<tr>
<td>8.977</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/bit_cnt_2_s4/F</td>
</tr>
<tr>
<td>9.234</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[3][A]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>9.605</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R50C47[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.780</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[2][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s12/I0</td>
</tr>
<tr>
<td>10.350</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C47[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>10.524</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R50C47[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/I0</td>
</tr>
<tr>
<td>11.041</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R50C47[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>11.686</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I2</td>
</tr>
<tr>
<td>12.203</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R49C47[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>12.801</td>
<td>0.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n193_s0/I3</td>
</tr>
<tr>
<td>13.350</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C49[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n193_s0/F</td>
</tr>
<tr>
<td>13.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C49[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.513, 58.789%; route: 4.334, 39.117%; tC2Q: 0.232, 2.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R47C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n172_s1/I1</td>
</tr>
<tr>
<td>3.230</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n172_s1/F</td>
</tr>
<tr>
<td>3.658</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n169_s1/I3</td>
</tr>
<tr>
<td>4.207</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n169_s1/F</td>
</tr>
<tr>
<td>4.212</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s1/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C51[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s1/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n163_s1/I3</td>
</tr>
<tr>
<td>5.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n163_s1/F</td>
</tr>
<tr>
<td>5.844</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/n162_s1/I1</td>
</tr>
<tr>
<td>6.306</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C51[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n162_s1/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s1/I3</td>
</tr>
<tr>
<td>7.035</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s1/F</td>
</tr>
<tr>
<td>7.712</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s1/I3</td>
</tr>
<tr>
<td>8.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s1/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s4/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C51[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>9.412</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_1_s7/I1</td>
</tr>
<tr>
<td>9.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_1_s7/F</td>
</tr>
<tr>
<td>10.201</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_0_s8/I1</td>
</tr>
<tr>
<td>10.663</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n108_s0/I0</td>
</tr>
<tr>
<td>11.214</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n108_s0/COUT</td>
</tr>
<tr>
<td>11.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/n109_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C50[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n109_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n110_s0/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n110_s0/COUT</td>
</tr>
<tr>
<td>11.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s2/I2</td>
</tr>
<tr>
<td>12.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R45C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s2/F</td>
</tr>
<tr>
<td>12.777</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n168_s0/I3</td>
</tr>
<tr>
<td>13.326</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C51[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n168_s0/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.708, 60.682%; route: 4.115, 37.219%; tC2Q: 0.232, 2.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R47C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n172_s1/I1</td>
</tr>
<tr>
<td>3.230</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n172_s1/F</td>
</tr>
<tr>
<td>3.658</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n169_s1/I3</td>
</tr>
<tr>
<td>4.207</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n169_s1/F</td>
</tr>
<tr>
<td>4.212</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s1/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C51[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s1/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n163_s1/I3</td>
</tr>
<tr>
<td>5.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n163_s1/F</td>
</tr>
<tr>
<td>5.844</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/n162_s1/I1</td>
</tr>
<tr>
<td>6.306</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C51[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n162_s1/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s1/I3</td>
</tr>
<tr>
<td>7.035</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s1/F</td>
</tr>
<tr>
<td>7.712</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s1/I3</td>
</tr>
<tr>
<td>8.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s1/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s4/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C51[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>9.412</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_1_s7/I1</td>
</tr>
<tr>
<td>9.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_1_s7/F</td>
</tr>
<tr>
<td>10.201</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_0_s8/I1</td>
</tr>
<tr>
<td>10.663</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n108_s0/I0</td>
</tr>
<tr>
<td>11.214</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n108_s0/COUT</td>
</tr>
<tr>
<td>11.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/n109_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C50[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n109_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n110_s0/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n110_s0/COUT</td>
</tr>
<tr>
<td>11.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s2/I2</td>
</tr>
<tr>
<td>12.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R45C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s2/F</td>
</tr>
<tr>
<td>12.777</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n162_s0/I3</td>
</tr>
<tr>
<td>13.326</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n162_s0/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C51[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.708, 60.682%; route: 4.115, 37.219%; tC2Q: 0.232, 2.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R47C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n172_s1/I1</td>
</tr>
<tr>
<td>3.230</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n172_s1/F</td>
</tr>
<tr>
<td>3.658</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n169_s1/I3</td>
</tr>
<tr>
<td>4.207</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n169_s1/F</td>
</tr>
<tr>
<td>4.212</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s1/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C51[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s1/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n163_s1/I3</td>
</tr>
<tr>
<td>5.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n163_s1/F</td>
</tr>
<tr>
<td>5.844</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/n162_s1/I1</td>
</tr>
<tr>
<td>6.306</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C51[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n162_s1/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s1/I3</td>
</tr>
<tr>
<td>7.035</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s1/F</td>
</tr>
<tr>
<td>7.712</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s1/I3</td>
</tr>
<tr>
<td>8.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s1/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s4/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C51[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>9.412</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_1_s7/I1</td>
</tr>
<tr>
<td>9.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_1_s7/F</td>
</tr>
<tr>
<td>10.201</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_0_s8/I1</td>
</tr>
<tr>
<td>10.663</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n108_s0/I0</td>
</tr>
<tr>
<td>11.214</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n108_s0/COUT</td>
</tr>
<tr>
<td>11.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/n109_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C50[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n109_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n110_s0/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n110_s0/COUT</td>
</tr>
<tr>
<td>11.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s2/I2</td>
</tr>
<tr>
<td>12.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R45C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s2/F</td>
</tr>
<tr>
<td>12.777</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n157_s0/I3</td>
</tr>
<tr>
<td>13.326</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C51[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n157_s0/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C51[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.708, 60.682%; route: 4.115, 37.219%; tC2Q: 0.232, 2.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R47C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n172_s1/I1</td>
</tr>
<tr>
<td>3.230</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n172_s1/F</td>
</tr>
<tr>
<td>3.658</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n169_s1/I3</td>
</tr>
<tr>
<td>4.207</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n169_s1/F</td>
</tr>
<tr>
<td>4.212</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s1/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C51[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s1/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n163_s1/I3</td>
</tr>
<tr>
<td>5.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n163_s1/F</td>
</tr>
<tr>
<td>5.844</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/n162_s1/I1</td>
</tr>
<tr>
<td>6.306</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C51[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n162_s1/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s1/I3</td>
</tr>
<tr>
<td>7.035</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s1/F</td>
</tr>
<tr>
<td>7.712</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s1/I3</td>
</tr>
<tr>
<td>8.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s1/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s4/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C51[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>9.412</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_1_s7/I1</td>
</tr>
<tr>
<td>9.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_1_s7/F</td>
</tr>
<tr>
<td>10.201</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_0_s8/I1</td>
</tr>
<tr>
<td>10.663</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n108_s0/I0</td>
</tr>
<tr>
<td>11.214</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n108_s0/COUT</td>
</tr>
<tr>
<td>11.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/n109_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C50[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n109_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n110_s0/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n110_s0/COUT</td>
</tr>
<tr>
<td>11.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s2/I2</td>
</tr>
<tr>
<td>12.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R45C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s2/F</td>
</tr>
<tr>
<td>12.777</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s0/I3</td>
</tr>
<tr>
<td>13.326</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C51[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s0/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.708, 60.682%; route: 4.115, 37.219%; tC2Q: 0.232, 2.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R47C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n172_s1/I1</td>
</tr>
<tr>
<td>3.230</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n172_s1/F</td>
</tr>
<tr>
<td>3.658</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n169_s1/I3</td>
</tr>
<tr>
<td>4.207</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n169_s1/F</td>
</tr>
<tr>
<td>4.212</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s1/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C51[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s1/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n163_s1/I3</td>
</tr>
<tr>
<td>5.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n163_s1/F</td>
</tr>
<tr>
<td>5.844</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/n162_s1/I1</td>
</tr>
<tr>
<td>6.306</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C51[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n162_s1/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s1/I3</td>
</tr>
<tr>
<td>7.035</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s1/F</td>
</tr>
<tr>
<td>7.712</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s1/I3</td>
</tr>
<tr>
<td>8.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s1/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s4/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C51[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>9.412</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_1_s7/I1</td>
</tr>
<tr>
<td>9.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_1_s7/F</td>
</tr>
<tr>
<td>10.201</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_0_s8/I1</td>
</tr>
<tr>
<td>10.663</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n108_s0/I0</td>
</tr>
<tr>
<td>11.214</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n108_s0/COUT</td>
</tr>
<tr>
<td>11.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/n109_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C50[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n109_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n110_s0/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n110_s0/COUT</td>
</tr>
<tr>
<td>11.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s2/I2</td>
</tr>
<tr>
<td>12.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R45C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s2/F</td>
</tr>
<tr>
<td>12.859</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[1][B]</td>
<td>superserial/COM2/uart_tx_inst/n176_s0/I2</td>
</tr>
<tr>
<td>13.321</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C52[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n176_s0/F</td>
</tr>
<tr>
<td>13.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[1][B]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[1][B]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.621, 59.925%; route: 4.196, 37.976%; tC2Q: 0.232, 2.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R47C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n172_s1/I1</td>
</tr>
<tr>
<td>3.230</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n172_s1/F</td>
</tr>
<tr>
<td>3.658</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n169_s1/I3</td>
</tr>
<tr>
<td>4.207</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n169_s1/F</td>
</tr>
<tr>
<td>4.212</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s1/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C51[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s1/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n163_s1/I3</td>
</tr>
<tr>
<td>5.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n163_s1/F</td>
</tr>
<tr>
<td>5.844</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/n162_s1/I1</td>
</tr>
<tr>
<td>6.306</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C51[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n162_s1/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s1/I3</td>
</tr>
<tr>
<td>7.035</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s1/F</td>
</tr>
<tr>
<td>7.712</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s1/I3</td>
</tr>
<tr>
<td>8.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s1/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s4/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C51[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>9.412</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_1_s7/I1</td>
</tr>
<tr>
<td>9.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_1_s7/F</td>
</tr>
<tr>
<td>10.201</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_0_s8/I1</td>
</tr>
<tr>
<td>10.663</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n108_s0/I0</td>
</tr>
<tr>
<td>11.214</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n108_s0/COUT</td>
</tr>
<tr>
<td>11.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/n109_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C50[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n109_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n110_s0/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n110_s0/COUT</td>
</tr>
<tr>
<td>11.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s2/I2</td>
</tr>
<tr>
<td>12.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R45C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s2/F</td>
</tr>
<tr>
<td>12.859</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n174_s0/I3</td>
</tr>
<tr>
<td>13.321</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n174_s0/F</td>
</tr>
<tr>
<td>13.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.621, 59.925%; route: 4.196, 37.976%; tC2Q: 0.232, 2.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R47C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n172_s1/I1</td>
</tr>
<tr>
<td>3.230</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n172_s1/F</td>
</tr>
<tr>
<td>3.658</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n169_s1/I3</td>
</tr>
<tr>
<td>4.207</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n169_s1/F</td>
</tr>
<tr>
<td>4.212</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s1/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C51[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s1/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n163_s1/I3</td>
</tr>
<tr>
<td>5.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n163_s1/F</td>
</tr>
<tr>
<td>5.844</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/n162_s1/I1</td>
</tr>
<tr>
<td>6.306</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C51[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n162_s1/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s1/I3</td>
</tr>
<tr>
<td>7.035</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s1/F</td>
</tr>
<tr>
<td>7.712</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s1/I3</td>
</tr>
<tr>
<td>8.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s1/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s4/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C51[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>9.412</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_1_s7/I1</td>
</tr>
<tr>
<td>9.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_1_s7/F</td>
</tr>
<tr>
<td>10.201</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_0_s8/I1</td>
</tr>
<tr>
<td>10.663</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n108_s0/I0</td>
</tr>
<tr>
<td>11.214</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n108_s0/COUT</td>
</tr>
<tr>
<td>11.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/n109_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C50[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n109_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n110_s0/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n110_s0/COUT</td>
</tr>
<tr>
<td>11.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s2/I2</td>
</tr>
<tr>
<td>12.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R45C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s2/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n160_s0/I3</td>
</tr>
<tr>
<td>13.308</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C52[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n160_s0/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C52[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.708, 60.782%; route: 4.097, 37.116%; tC2Q: 0.232, 2.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R47C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n172_s1/I1</td>
</tr>
<tr>
<td>3.230</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n172_s1/F</td>
</tr>
<tr>
<td>3.658</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n169_s1/I3</td>
</tr>
<tr>
<td>4.207</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n169_s1/F</td>
</tr>
<tr>
<td>4.212</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s1/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C51[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s1/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n163_s1/I3</td>
</tr>
<tr>
<td>5.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n163_s1/F</td>
</tr>
<tr>
<td>5.844</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/n162_s1/I1</td>
</tr>
<tr>
<td>6.306</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C51[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n162_s1/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s1/I3</td>
</tr>
<tr>
<td>7.035</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s1/F</td>
</tr>
<tr>
<td>7.712</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s1/I3</td>
</tr>
<tr>
<td>8.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s1/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s4/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C51[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>9.412</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_1_s7/I1</td>
</tr>
<tr>
<td>9.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_1_s7/F</td>
</tr>
<tr>
<td>10.201</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_0_s8/I1</td>
</tr>
<tr>
<td>10.663</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n108_s0/I0</td>
</tr>
<tr>
<td>11.214</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n108_s0/COUT</td>
</tr>
<tr>
<td>11.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/n109_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C50[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n109_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n110_s0/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n110_s0/COUT</td>
</tr>
<tr>
<td>11.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s2/I2</td>
</tr>
<tr>
<td>12.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R45C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s2/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/n164_s0/I3</td>
</tr>
<tr>
<td>13.308</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C52[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n164_s0/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.708, 60.782%; route: 4.097, 37.116%; tC2Q: 0.232, 2.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R47C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n172_s1/I1</td>
</tr>
<tr>
<td>3.230</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n172_s1/F</td>
</tr>
<tr>
<td>3.658</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n169_s1/I3</td>
</tr>
<tr>
<td>4.207</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R45C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n169_s1/F</td>
</tr>
<tr>
<td>4.212</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s1/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R45C51[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s1/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n163_s1/I3</td>
</tr>
<tr>
<td>5.413</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R45C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n163_s1/F</td>
</tr>
<tr>
<td>5.844</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/n162_s1/I1</td>
</tr>
<tr>
<td>6.306</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C51[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n162_s1/F</td>
</tr>
<tr>
<td>6.480</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n159_s1/I3</td>
</tr>
<tr>
<td>7.035</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n159_s1/F</td>
</tr>
<tr>
<td>7.712</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s1/I3</td>
</tr>
<tr>
<td>8.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R47C51[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s1/F</td>
</tr>
<tr>
<td>8.284</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s4/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R47C51[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/tx_data_ready_s4/F</td>
</tr>
<tr>
<td>9.412</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_1_s7/I1</td>
</tr>
<tr>
<td>9.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_1_s7/F</td>
</tr>
<tr>
<td>10.201</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/next_state_0_s8/I1</td>
</tr>
<tr>
<td>10.663</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/next_state_0_s8/F</td>
</tr>
<tr>
<td>10.665</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n108_s0/I0</td>
</tr>
<tr>
<td>11.214</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n108_s0/COUT</td>
</tr>
<tr>
<td>11.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/n109_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C50[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n109_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n110_s0/CIN</td>
</tr>
<tr>
<td>11.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n110_s0/COUT</td>
</tr>
<tr>
<td>11.759</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[3][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s2/I2</td>
</tr>
<tr>
<td>12.314</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R45C50[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s2/F</td>
</tr>
<tr>
<td>12.759</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[1][B]</td>
<td>superserial/COM2/uart_tx_inst/n165_s0/I3</td>
</tr>
<tr>
<td>13.308</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C52[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n165_s0/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C52[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C52[1][B]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C52[1][B]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.708, 60.782%; route: 4.097, 37.116%; tC2Q: 0.232, 2.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C40[0][A]</td>
<td>apple_bus/data_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R48C40[0][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_0_s0/Q</td>
</tr>
<tr>
<td>1.962</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.200%; tC2Q: 0.202, 44.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C40[0][B]</td>
<td>apple_bus/data_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R48C40[0][B]</td>
<td style=" font-weight:bold;">apple_bus/data_r_5_s0/Q</td>
</tr>
<tr>
<td>1.980</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 56.925%; tC2Q: 0.202, 43.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[2][B]</td>
<td>vgc/vram_addr_r_1_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R47C30[2][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_1_s1/Q</td>
</tr>
<tr>
<td>1.965</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 55.441%; tC2Q: 0.202, 44.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>vgc/vram_addr_r_3_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R44C30[1][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_3_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.828%; tC2Q: 0.202, 44.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][B]</td>
<td>vgc/vram_addr_r_7_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R48C29[0][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_7_s1/Q</td>
</tr>
<tr>
<td>1.970</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 55.946%; tC2Q: 0.202, 44.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>vgc/vram_addr_r_6_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R48C29[0][A]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_6_s1/Q</td>
</tr>
<tr>
<td>1.970</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 55.946%; tC2Q: 0.202, 44.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C30[2][B]</td>
<td>vgc/vram_addr_r_12_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R49C30[2][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_12_s1/Q</td>
</tr>
<tr>
<td>1.979</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.771%; tC2Q: 0.202, 43.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/target_control_din_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][B]</td>
<td>sg/doc5503/target_control_din_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C13[0][B]</td>
<td style=" font-weight:bold;">sg/doc5503/target_control_din_r_2_s0/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/target_control_din_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[1][A]</td>
<td>sg/doc5503/target_control_din_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C13[1][A]</td>
<td style=" font-weight:bold;">sg/doc5503/target_control_din_r_1_s0/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/target_wtp_din_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/wtp_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][B]</td>
<td>sg/doc5503/target_wtp_din_r_6_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C11[2][B]</td>
<td style=" font-weight:bold;">sg/doc5503/target_wtp_din_r_6_s0/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11</td>
<td style=" font-weight:bold;">sg/doc5503/wtp_ram/osc_reg_r_osc_reg_r_1_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11</td>
<td>sg/doc5503/wtp_ram/osc_reg_r_osc_reg_r_1_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11</td>
<td>sg/doc5503/wtp_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/target_wtp_din_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/wtp_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>sg/doc5503/target_wtp_din_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C11[1][B]</td>
<td style=" font-weight:bold;">sg/doc5503/target_wtp_din_r_4_s0/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11</td>
<td style=" font-weight:bold;">sg/doc5503/wtp_ram/osc_reg_r_osc_reg_r_1_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11</td>
<td>sg/doc5503/wtp_ram/osc_reg_r_osc_reg_r_1_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11</td>
<td>sg/doc5503/wtp_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/target_fh_din_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>sg/doc5503/target_fh_din_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td style=" font-weight:bold;">sg/doc5503/target_fh_din_r_5_s0/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10</td>
<td style=" font-weight:bold;">sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/target_fh_din_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>sg/doc5503/target_fh_din_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">sg/doc5503/target_fh_din_r_4_s0/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10</td>
<td style=" font-weight:bold;">sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/target_fl_din_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>sg/doc5503/target_fl_din_r_6_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[2][B]</td>
<td style=" font-weight:bold;">sg/doc5503/target_fl_din_r_6_s0/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14</td>
<td style=" font-weight:bold;">sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/target_fl_din_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>sg/doc5503/target_fl_din_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">sg/doc5503/target_fl_din_r_4_s0/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14</td>
<td style=" font-weight:bold;">sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/target_rts_din_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[1][A]</td>
<td>sg/doc5503/target_rts_din_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C6[1][A]</td>
<td style=" font-weight:bold;">sg/doc5503/target_rts_din_r_2_s0/Q</td>
</tr>
<tr>
<td>1.838</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6</td>
<td style=" font-weight:bold;">sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_0_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C6</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/target_fl_din_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>sg/doc5503/target_fl_din_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C12[1][B]</td>
<td style=" font-weight:bold;">sg/doc5503/target_fl_din_r_5_s0/Q</td>
</tr>
<tr>
<td>1.838</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td style=" font-weight:bold;">sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[0][A]</td>
<td>vgc/vram_addr_r_5_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R43C29[0][A]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_5_s1/Q</td>
</tr>
<tr>
<td>1.981</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.996%; tC2Q: 0.202, 43.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[2][B]</td>
<td>vgc/vram_addr_r_1_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R47C30[2][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_1_s1/Q</td>
</tr>
<tr>
<td>1.982</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>vgc/vram_addr_r_2_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R47C30[0][A]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_2_s1/Q</td>
</tr>
<tr>
<td>1.982</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.107%; tC2Q: 0.202, 42.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_en_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/horz_en_s0/Q</td>
</tr>
<tr>
<td>1.840</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C40[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.638%; tC2Q: 0.202, 61.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>vgc/vram_addr_r_2_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R47C30[0][A]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_2_s1/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.319%; tC2Q: 0.202, 42.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1139</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[2][B]</td>
<td>vgc/vram_addr_r_1_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R47C30[2][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_1_s1/Q</td>
</tr>
<tr>
<td>1.992</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 57.968%; tC2Q: 0.202, 42.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_sec_sr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R32C39[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>1.850</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/cnt_sec_sr_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_sec_sr_11_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C39[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_sec_sr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.408%; tC2Q: 0.202, 59.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[1][A]</td>
<td>apple_bus/data_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R49C40[1][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_4_s0/Q</td>
</tr>
<tr>
<td>2.098</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.578%; tC2Q: 0.202, 34.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C50[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][A]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C50[2][A]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C49[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C51[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C51[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C51[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C51[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C51[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C51[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C51[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C51[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C52[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C52[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C52[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C52[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C52[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C50[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C50[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C50[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C49[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C46[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C46[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C46[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>4.005</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>4.560</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>6.442</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C46[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C46[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 14.442%; route: 5.254, 81.940%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[0][A]</td>
<td>superserial/COM2/TX_BUFFER_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C48[0][A]</td>
<td>superserial/COM2/TX_BUFFER_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[0][A]</td>
<td>superserial/COM2/TX_BUFFER_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C49[0][A]</td>
<td>superserial/COM2/TX_BUFFER_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[0][B]</td>
<td>superserial/COM2/TX_BUFFER_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C49[0][B]</td>
<td>superserial/COM2/TX_BUFFER_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C50[1][A]</td>
<td>superserial/COM2/TX_BUFFER_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C50[1][A]</td>
<td>superserial/COM2/TX_BUFFER_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C50[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C50[1][B]</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C50[1][B]</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[0][B]</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C47[0][B]</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C47[2][A]</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[0][A]</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C47[0][A]</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C45[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C45[2][A]</td>
<td>superserial/COM2/CTL_REG_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C45[2][A]</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[0][B]</td>
<td>superserial/COM2/CTL_REG_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C45[0][B]</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>superserial/COM2/CTL_REG_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C45[1][A]</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[0][A]</td>
<td>superserial/COM2/CTL_REG_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C45[0][A]</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][B]</td>
<td>superserial/COM2/CTL_REG_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C51[1][B]</td>
<td>superserial/COM2/CTL_REG_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[0][B]</td>
<td>superserial/COM2/CTL_REG_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C51[0][B]</td>
<td>superserial/COM2/CTL_REG_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[1][B]</td>
<td>superserial/COM2/CTL_REG_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C45[1][B]</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[1][A]</td>
<td>superserial/COM2/CTL_REG_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C48[1][A]</td>
<td>superserial/COM2/CTL_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>superserial/COM2/CMD_REG_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C45[0][A]</td>
<td>superserial/COM2/CMD_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[2][A]</td>
<td>superserial/COM2/CMD_REG_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C48[2][A]</td>
<td>superserial/COM2/CMD_REG_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[2][B]</td>
<td>superserial/COM2/CMD_REG_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C48[2][B]</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[1][A]</td>
<td>superserial/COM2/CMD_REG_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C46[1][A]</td>
<td>superserial/COM2/CMD_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>superserial/COM2/CMD_REG_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>superserial/COM2/CMD_REG_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[2][B]</td>
<td>superserial/COM2/CMD_REG_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C46[2][B]</td>
<td>superserial/COM2/CMD_REG_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[2][A]</td>
<td>superserial/COM2/CMD_REG_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C45[2][A]</td>
<td>superserial/COM2/CMD_REG_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[2][B]</td>
<td>superserial/COM2/CMD_REG_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C45[2][B]</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.829</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C44[3][A]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R43C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.375</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2859</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C51[1][B]</td>
<td>superserial/COM2/cycle_20_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C51[1][B]</td>
<td>superserial/COM2/cycle_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.985%; route: 1.271, 68.228%; tC2Q: 0.201, 10.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>led_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>led_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cdc_phi1/i_sync1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_phi1/i_sync1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_phi1/i_sync1_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_rd_prev_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_rd_prev_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_rd_prev_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_q[3]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_q[3]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_q[3]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/SDRAM_DQM_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/SDRAM_DQM_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/SDRAM_DQM_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_byte_en_queue_port_byte_en_queue_RAMREG_2_G[3]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_byte_en_queue_port_byte_en_queue_RAMREG_2_G[3]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_byte_en_queue_port_byte_en_queue_RAMREG_2_G[3]_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sg/doc5503/curr_osc_r_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sg/doc5503/curr_osc_r_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sg/doc5503/curr_osc_r_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2859</td>
<td>clk_logic_w</td>
<td>6.771</td>
<td>2.274</td>
</tr>
<tr>
<td>1139</td>
<td>clk_pixel_w</td>
<td>10.297</td>
<td>2.442</td>
</tr>
<tr>
<td>434</td>
<td>n29_11</td>
<td>13.954</td>
<td>2.241</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current</td>
<td>32.212</td>
<td>1.823</td>
</tr>
<tr>
<td>226</td>
<td>a2bus_if.addr[0]</td>
<td>11.088</td>
<td>3.181</td>
</tr>
<tr>
<td>164</td>
<td>n931_6</td>
<td>14.481</td>
<td>1.628</td>
</tr>
<tr>
<td>157</td>
<td>reset_n_r</td>
<td>13.265</td>
<td>1.784</td>
</tr>
<tr>
<td>146</td>
<td>gpu_pause</td>
<td>9.930</td>
<td>2.521</td>
</tr>
<tr>
<td>144</td>
<td>addr1[0]</td>
<td>11.033</td>
<td>0.857</td>
</tr>
<tr>
<td>144</td>
<td>addr2[0]</td>
<td>10.746</td>
<td>1.056</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C11</td>
<td>94.44%</td>
</tr>
<tr>
<td>R25C26</td>
<td>90.28%</td>
</tr>
<tr>
<td>R31C43</td>
<td>90.28%</td>
</tr>
<tr>
<td>R25C25</td>
<td>88.89%</td>
</tr>
<tr>
<td>R31C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R21C48</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C30</td>
<td>86.11%</td>
</tr>
<tr>
<td>R49C41</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C37</td>
<td>86.11%</td>
</tr>
<tr>
<td>R30C11</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 2 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
