
*** Running vivado
    with args -log PSDesign_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PSDesign_wrapper.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source PSDesign_wrapper.tcl -notrace
current_fileset: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.441 ; gain = 3.016 ; free physical = 8349 ; free virtual = 10602
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_sorinalupu/VIvado_XILINX/Vivado/2016.3/ZTurnPs/ZTurnPs.srcs/sources_1/bd/PSDesign/ip/PSDesign_processing_system7_0_0/PSDesign_processing_system7_0_0.xdc] for cell 'PSDesign_i/processing_system7_0/inst'
Finished Parsing XDC File [/media/sf_sorinalupu/VIvado_XILINX/Vivado/2016.3/ZTurnPs/ZTurnPs.srcs/sources_1/bd/PSDesign/ip/PSDesign_processing_system7_0_0/PSDesign_processing_system7_0_0.xdc] for cell 'PSDesign_i/processing_system7_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1273.090 ; gain = 259.648 ; free physical = 8098 ; free virtual = 10357
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1293.098 ; gain = 20.008 ; free physical = 8089 ; free virtual = 10348
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 12ea1fd65

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 177e069b7

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1655.590 ; gain = 0.000 ; free physical = 7727 ; free virtual = 9986

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 177e069b7

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1655.590 ; gain = 0.000 ; free physical = 7727 ; free virtual = 9986

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 16 unconnected nets.
INFO: [Opt 31-11] Eliminated 88 unconnected cells.
Phase 3 Sweep | Checksum: 1342290a4

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1655.590 ; gain = 0.000 ; free physical = 7727 ; free virtual = 9986

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1342290a4

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:01 . Memory (MB): peak = 1655.590 ; gain = 0.000 ; free physical = 7727 ; free virtual = 9986

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1655.590 ; gain = 0.000 ; free physical = 7727 ; free virtual = 9986
Ending Logic Optimization Task | Checksum: 1342290a4

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:01 . Memory (MB): peak = 1655.590 ; gain = 0.000 ; free physical = 7727 ; free virtual = 9986

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1342290a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1655.590 ; gain = 0.000 ; free physical = 7727 ; free virtual = 9986
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1655.590 ; gain = 382.500 ; free physical = 7727 ; free virtual = 9986
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1679.602 ; gain = 0.000 ; free physical = 7723 ; free virtual = 9985
INFO: [Common 17-1381] The checkpoint '/media/sf_sorinalupu/VIvado_XILINX/Vivado/2016.3/ZTurnPs/ZTurnPs.runs/impl_1/PSDesign_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_sorinalupu/VIvado_XILINX/Vivado/2016.3/ZTurnPs/ZTurnPs.runs/impl_1/PSDesign_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1679.602 ; gain = 0.000 ; free physical = 7719 ; free virtual = 9981
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1679.602 ; gain = 0.000 ; free physical = 7720 ; free virtual = 9981
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1679.602 ; gain = 0.000 ; free physical = 7720 ; free virtual = 9981

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10f3373b7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.602 ; gain = 1.000 ; free physical = 7715 ; free virtual = 9976

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 20855d186

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.602 ; gain = 1.000 ; free physical = 7714 ; free virtual = 9975

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 20855d186

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.602 ; gain = 1.000 ; free physical = 7714 ; free virtual = 9975
Phase 1 Placer Initialization | Checksum: 20855d186

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.602 ; gain = 1.000 ; free physical = 7714 ; free virtual = 9975

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 20855d186

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.602 ; gain = 1.000 ; free physical = 7714 ; free virtual = 9975
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 10f3373b7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.602 ; gain = 1.000 ; free physical = 7714 ; free virtual = 9975
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1680.602 ; gain = 1.000 ; free physical = 7714 ; free virtual = 9975
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1688.605 ; gain = 0.000 ; free physical = 7713 ; free virtual = 9976
INFO: [Common 17-1381] The checkpoint '/media/sf_sorinalupu/VIvado_XILINX/Vivado/2016.3/ZTurnPs/ZTurnPs.runs/impl_1/PSDesign_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1691.605 ; gain = 3.000 ; free physical = 7708 ; free virtual = 9972
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1691.605 ; gain = 0.000 ; free physical = 7709 ; free virtual = 9972
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1691.605 ; gain = 0.000 ; free physical = 7708 ; free virtual = 9972
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 98566580 ConstDB: 0 ShapeSum: 76dd0e37 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6bc140de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1757.605 ; gain = 66.000 ; free physical = 7643 ; free virtual = 9906

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 6bc140de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.605 ; gain = 73.000 ; free physical = 7636 ; free virtual = 9899

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6bc140de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.605 ; gain = 73.000 ; free physical = 7636 ; free virtual = 9899
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 175ea9854

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1767.605 ; gain = 76.000 ; free physical = 7632 ; free virtual = 9895

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 11ef2003f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1767.605 ; gain = 76.000 ; free physical = 7632 ; free virtual = 9895

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 11ef2003f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1767.605 ; gain = 76.000 ; free physical = 7632 ; free virtual = 9895

Phase 4.2 Global Iteration 1
Phase 4.2 Global Iteration 1 | Checksum: 11ef2003f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1767.605 ; gain = 76.000 ; free physical = 7632 ; free virtual = 9895

Phase 4.3 Global Iteration 2
Phase 4.3 Global Iteration 2 | Checksum: 11ef2003f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1767.605 ; gain = 76.000 ; free physical = 7632 ; free virtual = 9895

Phase 4.4 Global Iteration 3
Phase 4.4 Global Iteration 3 | Checksum: 11ef2003f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1767.605 ; gain = 76.000 ; free physical = 7632 ; free virtual = 9895

Phase 4.5 Global Iteration 4
Phase 4.5 Global Iteration 4 | Checksum: 11ef2003f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1767.605 ; gain = 76.000 ; free physical = 7632 ; free virtual = 9895
Phase 4 Rip-up And Reroute | Checksum: 11ef2003f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1767.605 ; gain = 76.000 ; free physical = 7632 ; free virtual = 9895

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 11ef2003f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1767.605 ; gain = 76.000 ; free physical = 7632 ; free virtual = 9895

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 11ef2003f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1767.605 ; gain = 76.000 ; free physical = 7632 ; free virtual = 9895
Phase 6 Post Hold Fix | Checksum: 11ef2003f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1767.605 ; gain = 76.000 ; free physical = 7632 ; free virtual = 9895

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
Phase 7 Route finalize | Checksum: 11ef2003f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1767.605 ; gain = 76.000 ; free physical = 7631 ; free virtual = 9895

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11ef2003f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1769.605 ; gain = 78.000 ; free physical = 7629 ; free virtual = 9893

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11ef2003f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1769.605 ; gain = 78.000 ; free physical = 7629 ; free virtual = 9893
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1769.605 ; gain = 78.000 ; free physical = 7629 ; free virtual = 9892

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1781.785 ; gain = 90.180 ; free physical = 7628 ; free virtual = 9891
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1781.785 ; gain = 0.000 ; free physical = 7626 ; free virtual = 9891
INFO: [Common 17-1381] The checkpoint '/media/sf_sorinalupu/VIvado_XILINX/Vivado/2016.3/ZTurnPs/ZTurnPs.runs/impl_1/PSDesign_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_sorinalupu/VIvado_XILINX/Vivado/2016.3/ZTurnPs/ZTurnPs.runs/impl_1/PSDesign_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1784.664 ; gain = 2.879 ; free physical = 7622 ; free virtual = 9888
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/sf_sorinalupu/VIvado_XILINX/Vivado/2016.3/ZTurnPs/ZTurnPs.runs/impl_1/PSDesign_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: report_power -file PSDesign_wrapper_power_routed.rpt -pb PSDesign_wrapper_power_summary_routed.pb -rpx PSDesign_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Nov 22 19:00:41 2016...

*** Running vivado
    with args -log PSDesign_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PSDesign_wrapper.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source PSDesign_wrapper.tcl -notrace
Command: open_checkpoint PSDesign_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1002.426 ; gain = 0.000 ; free physical = 8344 ; free virtual = 10610
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_sorinalupu/VIvado_XILINX/Vivado/2016.3/ZTurnPs/ZTurnPs.runs/impl_1/.Xil/Vivado-7580-sorina/dcp/PSDesign_wrapper_early.xdc]
Finished Parsing XDC File [/media/sf_sorinalupu/VIvado_XILINX/Vivado/2016.3/ZTurnPs/ZTurnPs.runs/impl_1/.Xil/Vivado-7580-sorina/dcp/PSDesign_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1265.105 ; gain = 0.000 ; free physical = 8087 ; free virtual = 10360
Restored from archive | CPU: 0.480000 secs | Memory: 0.083961 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1265.105 ; gain = 0.000 ; free physical = 8087 ; free virtual = 10360
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1265.105 ; gain = 262.680 ; free physical = 8087 ; free virtual = 10360
Command: write_bitstream -force -no_partial_bitfile PSDesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PSDesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1648.207 ; gain = 383.102 ; free physical = 7724 ; free virtual = 9997
INFO: [Common 17-206] Exiting Vivado at Tue Nov 22 19:05:21 2016...

*** Running vivado
    with args -log PSDesign_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PSDesign_wrapper.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source PSDesign_wrapper.tcl -notrace
Command: open_checkpoint PSDesign_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1002.434 ; gain = 0.000 ; free physical = 156 ; free virtual = 7689
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/opt/Xilinx/Vivado/2016.3/ZturnPS/ZturnPS.runs/impl_1/.Xil/Vivado-8001-sorina/dcp/PSDesign_wrapper_early.xdc]
Finished Parsing XDC File [/opt/Xilinx/Vivado/2016.3/ZturnPS/ZturnPS.runs/impl_1/.Xil/Vivado-8001-sorina/dcp/PSDesign_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1264.113 ; gain = 0.000 ; free physical = 128 ; free virtual = 7457
Restored from archive | CPU: 0.470000 secs | Memory: 0.083977 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1264.113 ; gain = 0.000 ; free physical = 128 ; free virtual = 7457
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1264.113 ; gain = 261.680 ; free physical = 130 ; free virtual = 7456
Command: write_bitstream -force -no_partial_bitfile PSDesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PSDesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/opt/Xilinx/Vivado/2016.3/ZturnPS/ZturnPS.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Nov 23 11:48:45 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1647.215 ; gain = 383.102 ; free physical = 147 ; free virtual = 7113
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 11:48:45 2016...

*** Running vivado
    with args -log PSDesign_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PSDesign_wrapper.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source PSDesign_wrapper.tcl -notrace
Command: open_checkpoint PSDesign_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 995.832 ; gain = 0.000 ; free physical = 6591 ; free virtual = 9106
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/HelloWorld/ZturnPS.runs/impl_1/.Xil/Vivado-9355-sorina/dcp/PSDesign_wrapper_early.xdc]
Finished Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/HelloWorld/ZturnPS.runs/impl_1/.Xil/Vivado-9355-sorina/dcp/PSDesign_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1258.512 ; gain = 0.000 ; free physical = 6358 ; free virtual = 8877
Restored from archive | CPU: 0.370000 secs | Memory: 0.083977 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1258.512 ; gain = 0.000 ; free physical = 6358 ; free virtual = 8877
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.512 ; gain = 262.680 ; free physical = 6359 ; free virtual = 8875
Command: write_bitstream -force -no_partial_bitfile PSDesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PSDesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/opt/Xilinx/Vivado/CERN_projects/HelloWorld/ZturnPS.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Nov 26 12:41:34 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.613 ; gain = 382.102 ; free physical = 6000 ; free virtual = 8518
INFO: [Common 17-206] Exiting Vivado at Sat Nov 26 12:41:34 2016...

*** Running vivado
    with args -log PSDesign_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PSDesign_wrapper.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source PSDesign_wrapper.tcl -notrace
Command: open_checkpoint PSDesign_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 995.832 ; gain = 0.000 ; free physical = 8526 ; free virtual = 10507
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/HelloWorld/ZturnPS.runs/impl_1/.Xil/Vivado-2919-sorina/dcp/PSDesign_wrapper_early.xdc]
Finished Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/HelloWorld/ZturnPS.runs/impl_1/.Xil/Vivado-2919-sorina/dcp/PSDesign_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1258.512 ; gain = 0.000 ; free physical = 8241 ; free virtual = 10273
Restored from archive | CPU: 0.490000 secs | Memory: 0.083977 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1258.512 ; gain = 0.000 ; free physical = 8241 ; free virtual = 10273
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.3 (64-bit) build 1682563
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1258.512 ; gain = 262.680 ; free physical = 8243 ; free virtual = 10273
Command: write_bitstream -force -no_partial_bitfile PSDesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PSDesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/opt/Xilinx/Vivado/CERN_projects/HelloWorld/ZturnPS.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Nov 26 14:25:33 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1640.613 ; gain = 382.102 ; free physical = 7872 ; free virtual = 9917
INFO: [Common 17-206] Exiting Vivado at Sat Nov 26 14:25:33 2016...
