/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Apr 22 17:23:51 2010
 *                 MD5 Checksum         e645cb91be669b614b9400e5da71f4fa
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_UPG1_INTR2_H__
#define BCHP_UPG1_INTR2_H__

/***************************************************************************
 *UPG1_INTR2 - UPG Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_UPG1_INTR2_CPU_STATUS               0x004073c0 /* CPU interrupt Status Register */
#define BCHP_UPG1_INTR2_CPU_SET                  0x004073c4 /* CPU interrupt Set Register */
#define BCHP_UPG1_INTR2_CPU_CLEAR                0x004073c8 /* CPU interrupt Clear Register */
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS          0x004073cc /* CPU interrupt Mask Status Register */
#define BCHP_UPG1_INTR2_CPU_MASK_SET             0x004073d0 /* CPU interrupt Mask Set Register */
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR           0x004073d4 /* CPU interrupt Mask Clear Register */
#define BCHP_UPG1_INTR2_PCI_STATUS               0x004073d8 /* PCI interrupt Status Register */
#define BCHP_UPG1_INTR2_PCI_SET                  0x004073dc /* PCI interrupt Set Register */
#define BCHP_UPG1_INTR2_PCI_CLEAR                0x004073e0 /* PCI interrupt Clear Register */
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS          0x004073e4 /* PCI interrupt Mask Status Register */
#define BCHP_UPG1_INTR2_PCI_MASK_SET             0x004073e8 /* PCI interrupt Mask Set Register */
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR           0x004073ec /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* UPG1_INTR2 :: CPU_STATUS :: reserved0 [31:13] */
#define BCHP_UPG1_INTR2_CPU_STATUS_reserved0_MASK                  0xffffe000
#define BCHP_UPG1_INTR2_CPU_STATUS_reserved0_SHIFT                 13

/* UPG1_INTR2 :: CPU_STATUS :: reserved_for_eco1 [12:09] */
#define BCHP_UPG1_INTR2_CPU_STATUS_reserved_for_eco1_MASK          0x00001e00
#define BCHP_UPG1_INTR2_CPU_STATUS_reserved_for_eco1_SHIFT         9

/* UPG1_INTR2 :: CPU_STATUS :: ctk_key_event [08:08] */
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_key_event_MASK              0x00000100
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_key_event_SHIFT             8

/* UPG1_INTR2 :: CPU_STATUS :: ctk_app_reg_written [07:07] */
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_app_reg_written_MASK        0x00000080
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_app_reg_written_SHIFT       7

/* UPG1_INTR2 :: CPU_STATUS :: ctk_irq_status_read [06:06] */
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_irq_status_read_MASK        0x00000040
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_irq_status_read_SHIFT       6

/* UPG1_INTR2 :: CPU_STATUS :: ctk_re_cal [05:05] */
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_re_cal_MASK                 0x00000020
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_re_cal_SHIFT                5

/* UPG1_INTR2 :: CPU_STATUS :: ctk_potential_touch [04:04] */
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_potential_touch_MASK        0x00000010
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_potential_touch_SHIFT       4

/* UPG1_INTR2 :: CPU_STATUS :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_fifo_underflow_MASK         0x00000008
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_fifo_underflow_SHIFT        3

/* UPG1_INTR2 :: CPU_STATUS :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_fifo_overflow_MASK          0x00000004
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_fifo_overflow_SHIFT         2

/* UPG1_INTR2 :: CPU_STATUS :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_fifo_inact_event_MASK       0x00000002
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_fifo_inact_event_SHIFT      1

/* UPG1_INTR2 :: CPU_STATUS :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_fifo_lvl_event_MASK         0x00000001
#define BCHP_UPG1_INTR2_CPU_STATUS_ctk_fifo_lvl_event_SHIFT        0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* UPG1_INTR2 :: CPU_SET :: reserved0 [31:13] */
#define BCHP_UPG1_INTR2_CPU_SET_reserved0_MASK                     0xffffe000
#define BCHP_UPG1_INTR2_CPU_SET_reserved0_SHIFT                    13

/* UPG1_INTR2 :: CPU_SET :: reserved_for_eco1 [12:09] */
#define BCHP_UPG1_INTR2_CPU_SET_reserved_for_eco1_MASK             0x00001e00
#define BCHP_UPG1_INTR2_CPU_SET_reserved_for_eco1_SHIFT            9

/* UPG1_INTR2 :: CPU_SET :: ctk_key_event [08:08] */
#define BCHP_UPG1_INTR2_CPU_SET_ctk_key_event_MASK                 0x00000100
#define BCHP_UPG1_INTR2_CPU_SET_ctk_key_event_SHIFT                8

/* UPG1_INTR2 :: CPU_SET :: ctk_app_reg_written [07:07] */
#define BCHP_UPG1_INTR2_CPU_SET_ctk_app_reg_written_MASK           0x00000080
#define BCHP_UPG1_INTR2_CPU_SET_ctk_app_reg_written_SHIFT          7

/* UPG1_INTR2 :: CPU_SET :: ctk_irq_status_read [06:06] */
#define BCHP_UPG1_INTR2_CPU_SET_ctk_irq_status_read_MASK           0x00000040
#define BCHP_UPG1_INTR2_CPU_SET_ctk_irq_status_read_SHIFT          6

/* UPG1_INTR2 :: CPU_SET :: ctk_re_cal [05:05] */
#define BCHP_UPG1_INTR2_CPU_SET_ctk_re_cal_MASK                    0x00000020
#define BCHP_UPG1_INTR2_CPU_SET_ctk_re_cal_SHIFT                   5

/* UPG1_INTR2 :: CPU_SET :: ctk_potential_touch [04:04] */
#define BCHP_UPG1_INTR2_CPU_SET_ctk_potential_touch_MASK           0x00000010
#define BCHP_UPG1_INTR2_CPU_SET_ctk_potential_touch_SHIFT          4

/* UPG1_INTR2 :: CPU_SET :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG1_INTR2_CPU_SET_ctk_fifo_underflow_MASK            0x00000008
#define BCHP_UPG1_INTR2_CPU_SET_ctk_fifo_underflow_SHIFT           3

/* UPG1_INTR2 :: CPU_SET :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG1_INTR2_CPU_SET_ctk_fifo_overflow_MASK             0x00000004
#define BCHP_UPG1_INTR2_CPU_SET_ctk_fifo_overflow_SHIFT            2

/* UPG1_INTR2 :: CPU_SET :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG1_INTR2_CPU_SET_ctk_fifo_inact_event_MASK          0x00000002
#define BCHP_UPG1_INTR2_CPU_SET_ctk_fifo_inact_event_SHIFT         1

/* UPG1_INTR2 :: CPU_SET :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG1_INTR2_CPU_SET_ctk_fifo_lvl_event_MASK            0x00000001
#define BCHP_UPG1_INTR2_CPU_SET_ctk_fifo_lvl_event_SHIFT           0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* UPG1_INTR2 :: CPU_CLEAR :: reserved0 [31:13] */
#define BCHP_UPG1_INTR2_CPU_CLEAR_reserved0_MASK                   0xffffe000
#define BCHP_UPG1_INTR2_CPU_CLEAR_reserved0_SHIFT                  13

/* UPG1_INTR2 :: CPU_CLEAR :: reserved_for_eco1 [12:09] */
#define BCHP_UPG1_INTR2_CPU_CLEAR_reserved_for_eco1_MASK           0x00001e00
#define BCHP_UPG1_INTR2_CPU_CLEAR_reserved_for_eco1_SHIFT          9

/* UPG1_INTR2 :: CPU_CLEAR :: ctk_key_event [08:08] */
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_key_event_MASK               0x00000100
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_key_event_SHIFT              8

/* UPG1_INTR2 :: CPU_CLEAR :: ctk_app_reg_written [07:07] */
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_app_reg_written_MASK         0x00000080
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_app_reg_written_SHIFT        7

/* UPG1_INTR2 :: CPU_CLEAR :: ctk_irq_status_read [06:06] */
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_irq_status_read_MASK         0x00000040
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_irq_status_read_SHIFT        6

/* UPG1_INTR2 :: CPU_CLEAR :: ctk_re_cal [05:05] */
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_re_cal_MASK                  0x00000020
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_re_cal_SHIFT                 5

/* UPG1_INTR2 :: CPU_CLEAR :: ctk_potential_touch [04:04] */
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_potential_touch_MASK         0x00000010
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_potential_touch_SHIFT        4

/* UPG1_INTR2 :: CPU_CLEAR :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_fifo_underflow_MASK          0x00000008
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_fifo_underflow_SHIFT         3

/* UPG1_INTR2 :: CPU_CLEAR :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_fifo_overflow_MASK           0x00000004
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_fifo_overflow_SHIFT          2

/* UPG1_INTR2 :: CPU_CLEAR :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_fifo_inact_event_MASK        0x00000002
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_fifo_inact_event_SHIFT       1

/* UPG1_INTR2 :: CPU_CLEAR :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_fifo_lvl_event_MASK          0x00000001
#define BCHP_UPG1_INTR2_CPU_CLEAR_ctk_fifo_lvl_event_SHIFT         0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* UPG1_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:13] */
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_reserved0_MASK             0xffffe000
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            13

/* UPG1_INTR2 :: CPU_MASK_STATUS :: reserved_for_eco1 [12:09] */
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_reserved_for_eco1_MASK     0x00001e00
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_reserved_for_eco1_SHIFT    9

/* UPG1_INTR2 :: CPU_MASK_STATUS :: ctk_key_event [08:08] */
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_key_event_MASK         0x00000100
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_key_event_SHIFT        8

/* UPG1_INTR2 :: CPU_MASK_STATUS :: ctk_app_reg_written [07:07] */
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_app_reg_written_MASK   0x00000080
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_app_reg_written_SHIFT  7

/* UPG1_INTR2 :: CPU_MASK_STATUS :: ctk_irq_status_read [06:06] */
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_irq_status_read_MASK   0x00000040
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_irq_status_read_SHIFT  6

/* UPG1_INTR2 :: CPU_MASK_STATUS :: ctk_re_cal [05:05] */
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_re_cal_MASK            0x00000020
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_re_cal_SHIFT           5

/* UPG1_INTR2 :: CPU_MASK_STATUS :: ctk_potential_touch [04:04] */
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_potential_touch_MASK   0x00000010
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_potential_touch_SHIFT  4

/* UPG1_INTR2 :: CPU_MASK_STATUS :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_fifo_underflow_MASK    0x00000008
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_fifo_underflow_SHIFT   3

/* UPG1_INTR2 :: CPU_MASK_STATUS :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_fifo_overflow_MASK     0x00000004
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_fifo_overflow_SHIFT    2

/* UPG1_INTR2 :: CPU_MASK_STATUS :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_fifo_inact_event_MASK  0x00000002
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_fifo_inact_event_SHIFT 1

/* UPG1_INTR2 :: CPU_MASK_STATUS :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_fifo_lvl_event_MASK    0x00000001
#define BCHP_UPG1_INTR2_CPU_MASK_STATUS_ctk_fifo_lvl_event_SHIFT   0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* UPG1_INTR2 :: CPU_MASK_SET :: reserved0 [31:13] */
#define BCHP_UPG1_INTR2_CPU_MASK_SET_reserved0_MASK                0xffffe000
#define BCHP_UPG1_INTR2_CPU_MASK_SET_reserved0_SHIFT               13

/* UPG1_INTR2 :: CPU_MASK_SET :: reserved_for_eco1 [12:09] */
#define BCHP_UPG1_INTR2_CPU_MASK_SET_reserved_for_eco1_MASK        0x00001e00
#define BCHP_UPG1_INTR2_CPU_MASK_SET_reserved_for_eco1_SHIFT       9

/* UPG1_INTR2 :: CPU_MASK_SET :: ctk_key_event [08:08] */
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_key_event_MASK            0x00000100
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_key_event_SHIFT           8

/* UPG1_INTR2 :: CPU_MASK_SET :: ctk_app_reg_written [07:07] */
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_app_reg_written_MASK      0x00000080
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_app_reg_written_SHIFT     7

/* UPG1_INTR2 :: CPU_MASK_SET :: ctk_irq_status_read [06:06] */
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_irq_status_read_MASK      0x00000040
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_irq_status_read_SHIFT     6

/* UPG1_INTR2 :: CPU_MASK_SET :: ctk_re_cal [05:05] */
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_re_cal_MASK               0x00000020
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_re_cal_SHIFT              5

/* UPG1_INTR2 :: CPU_MASK_SET :: ctk_potential_touch [04:04] */
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_potential_touch_MASK      0x00000010
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_potential_touch_SHIFT     4

/* UPG1_INTR2 :: CPU_MASK_SET :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_fifo_underflow_MASK       0x00000008
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_fifo_underflow_SHIFT      3

/* UPG1_INTR2 :: CPU_MASK_SET :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_fifo_overflow_MASK        0x00000004
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_fifo_overflow_SHIFT       2

/* UPG1_INTR2 :: CPU_MASK_SET :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_fifo_inact_event_MASK     0x00000002
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_fifo_inact_event_SHIFT    1

/* UPG1_INTR2 :: CPU_MASK_SET :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_fifo_lvl_event_MASK       0x00000001
#define BCHP_UPG1_INTR2_CPU_MASK_SET_ctk_fifo_lvl_event_SHIFT      0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* UPG1_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:13] */
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0xffffe000
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             13

/* UPG1_INTR2 :: CPU_MASK_CLEAR :: reserved_for_eco1 [12:09] */
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_reserved_for_eco1_MASK      0x00001e00
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_reserved_for_eco1_SHIFT     9

/* UPG1_INTR2 :: CPU_MASK_CLEAR :: ctk_key_event [08:08] */
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_key_event_MASK          0x00000100
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_key_event_SHIFT         8

/* UPG1_INTR2 :: CPU_MASK_CLEAR :: ctk_app_reg_written [07:07] */
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_app_reg_written_MASK    0x00000080
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_app_reg_written_SHIFT   7

/* UPG1_INTR2 :: CPU_MASK_CLEAR :: ctk_irq_status_read [06:06] */
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_irq_status_read_MASK    0x00000040
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_irq_status_read_SHIFT   6

/* UPG1_INTR2 :: CPU_MASK_CLEAR :: ctk_re_cal [05:05] */
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_re_cal_MASK             0x00000020
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_re_cal_SHIFT            5

/* UPG1_INTR2 :: CPU_MASK_CLEAR :: ctk_potential_touch [04:04] */
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_potential_touch_MASK    0x00000010
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_potential_touch_SHIFT   4

/* UPG1_INTR2 :: CPU_MASK_CLEAR :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_fifo_underflow_MASK     0x00000008
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_fifo_underflow_SHIFT    3

/* UPG1_INTR2 :: CPU_MASK_CLEAR :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_fifo_overflow_MASK      0x00000004
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_fifo_overflow_SHIFT     2

/* UPG1_INTR2 :: CPU_MASK_CLEAR :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_fifo_inact_event_MASK   0x00000002
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_fifo_inact_event_SHIFT  1

/* UPG1_INTR2 :: CPU_MASK_CLEAR :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_fifo_lvl_event_MASK     0x00000001
#define BCHP_UPG1_INTR2_CPU_MASK_CLEAR_ctk_fifo_lvl_event_SHIFT    0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* UPG1_INTR2 :: PCI_STATUS :: reserved0 [31:13] */
#define BCHP_UPG1_INTR2_PCI_STATUS_reserved0_MASK                  0xffffe000
#define BCHP_UPG1_INTR2_PCI_STATUS_reserved0_SHIFT                 13

/* UPG1_INTR2 :: PCI_STATUS :: reserved_for_eco1 [12:09] */
#define BCHP_UPG1_INTR2_PCI_STATUS_reserved_for_eco1_MASK          0x00001e00
#define BCHP_UPG1_INTR2_PCI_STATUS_reserved_for_eco1_SHIFT         9

/* UPG1_INTR2 :: PCI_STATUS :: ctk_key_event [08:08] */
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_key_event_MASK              0x00000100
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_key_event_SHIFT             8

/* UPG1_INTR2 :: PCI_STATUS :: ctk_app_reg_written [07:07] */
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_app_reg_written_MASK        0x00000080
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_app_reg_written_SHIFT       7

/* UPG1_INTR2 :: PCI_STATUS :: ctk_irq_status_read [06:06] */
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_irq_status_read_MASK        0x00000040
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_irq_status_read_SHIFT       6

/* UPG1_INTR2 :: PCI_STATUS :: ctk_re_cal [05:05] */
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_re_cal_MASK                 0x00000020
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_re_cal_SHIFT                5

/* UPG1_INTR2 :: PCI_STATUS :: ctk_potential_touch [04:04] */
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_potential_touch_MASK        0x00000010
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_potential_touch_SHIFT       4

/* UPG1_INTR2 :: PCI_STATUS :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_fifo_underflow_MASK         0x00000008
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_fifo_underflow_SHIFT        3

/* UPG1_INTR2 :: PCI_STATUS :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_fifo_overflow_MASK          0x00000004
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_fifo_overflow_SHIFT         2

/* UPG1_INTR2 :: PCI_STATUS :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_fifo_inact_event_MASK       0x00000002
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_fifo_inact_event_SHIFT      1

/* UPG1_INTR2 :: PCI_STATUS :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_fifo_lvl_event_MASK         0x00000001
#define BCHP_UPG1_INTR2_PCI_STATUS_ctk_fifo_lvl_event_SHIFT        0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* UPG1_INTR2 :: PCI_SET :: reserved0 [31:13] */
#define BCHP_UPG1_INTR2_PCI_SET_reserved0_MASK                     0xffffe000
#define BCHP_UPG1_INTR2_PCI_SET_reserved0_SHIFT                    13

/* UPG1_INTR2 :: PCI_SET :: reserved_for_eco1 [12:09] */
#define BCHP_UPG1_INTR2_PCI_SET_reserved_for_eco1_MASK             0x00001e00
#define BCHP_UPG1_INTR2_PCI_SET_reserved_for_eco1_SHIFT            9

/* UPG1_INTR2 :: PCI_SET :: ctk_key_event [08:08] */
#define BCHP_UPG1_INTR2_PCI_SET_ctk_key_event_MASK                 0x00000100
#define BCHP_UPG1_INTR2_PCI_SET_ctk_key_event_SHIFT                8

/* UPG1_INTR2 :: PCI_SET :: ctk_app_reg_written [07:07] */
#define BCHP_UPG1_INTR2_PCI_SET_ctk_app_reg_written_MASK           0x00000080
#define BCHP_UPG1_INTR2_PCI_SET_ctk_app_reg_written_SHIFT          7

/* UPG1_INTR2 :: PCI_SET :: ctk_irq_status_read [06:06] */
#define BCHP_UPG1_INTR2_PCI_SET_ctk_irq_status_read_MASK           0x00000040
#define BCHP_UPG1_INTR2_PCI_SET_ctk_irq_status_read_SHIFT          6

/* UPG1_INTR2 :: PCI_SET :: ctk_re_cal [05:05] */
#define BCHP_UPG1_INTR2_PCI_SET_ctk_re_cal_MASK                    0x00000020
#define BCHP_UPG1_INTR2_PCI_SET_ctk_re_cal_SHIFT                   5

/* UPG1_INTR2 :: PCI_SET :: ctk_potential_touch [04:04] */
#define BCHP_UPG1_INTR2_PCI_SET_ctk_potential_touch_MASK           0x00000010
#define BCHP_UPG1_INTR2_PCI_SET_ctk_potential_touch_SHIFT          4

/* UPG1_INTR2 :: PCI_SET :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG1_INTR2_PCI_SET_ctk_fifo_underflow_MASK            0x00000008
#define BCHP_UPG1_INTR2_PCI_SET_ctk_fifo_underflow_SHIFT           3

/* UPG1_INTR2 :: PCI_SET :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG1_INTR2_PCI_SET_ctk_fifo_overflow_MASK             0x00000004
#define BCHP_UPG1_INTR2_PCI_SET_ctk_fifo_overflow_SHIFT            2

/* UPG1_INTR2 :: PCI_SET :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG1_INTR2_PCI_SET_ctk_fifo_inact_event_MASK          0x00000002
#define BCHP_UPG1_INTR2_PCI_SET_ctk_fifo_inact_event_SHIFT         1

/* UPG1_INTR2 :: PCI_SET :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG1_INTR2_PCI_SET_ctk_fifo_lvl_event_MASK            0x00000001
#define BCHP_UPG1_INTR2_PCI_SET_ctk_fifo_lvl_event_SHIFT           0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* UPG1_INTR2 :: PCI_CLEAR :: reserved0 [31:13] */
#define BCHP_UPG1_INTR2_PCI_CLEAR_reserved0_MASK                   0xffffe000
#define BCHP_UPG1_INTR2_PCI_CLEAR_reserved0_SHIFT                  13

/* UPG1_INTR2 :: PCI_CLEAR :: reserved_for_eco1 [12:09] */
#define BCHP_UPG1_INTR2_PCI_CLEAR_reserved_for_eco1_MASK           0x00001e00
#define BCHP_UPG1_INTR2_PCI_CLEAR_reserved_for_eco1_SHIFT          9

/* UPG1_INTR2 :: PCI_CLEAR :: ctk_key_event [08:08] */
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_key_event_MASK               0x00000100
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_key_event_SHIFT              8

/* UPG1_INTR2 :: PCI_CLEAR :: ctk_app_reg_written [07:07] */
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_app_reg_written_MASK         0x00000080
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_app_reg_written_SHIFT        7

/* UPG1_INTR2 :: PCI_CLEAR :: ctk_irq_status_read [06:06] */
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_irq_status_read_MASK         0x00000040
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_irq_status_read_SHIFT        6

/* UPG1_INTR2 :: PCI_CLEAR :: ctk_re_cal [05:05] */
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_re_cal_MASK                  0x00000020
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_re_cal_SHIFT                 5

/* UPG1_INTR2 :: PCI_CLEAR :: ctk_potential_touch [04:04] */
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_potential_touch_MASK         0x00000010
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_potential_touch_SHIFT        4

/* UPG1_INTR2 :: PCI_CLEAR :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_fifo_underflow_MASK          0x00000008
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_fifo_underflow_SHIFT         3

/* UPG1_INTR2 :: PCI_CLEAR :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_fifo_overflow_MASK           0x00000004
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_fifo_overflow_SHIFT          2

/* UPG1_INTR2 :: PCI_CLEAR :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_fifo_inact_event_MASK        0x00000002
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_fifo_inact_event_SHIFT       1

/* UPG1_INTR2 :: PCI_CLEAR :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_fifo_lvl_event_MASK          0x00000001
#define BCHP_UPG1_INTR2_PCI_CLEAR_ctk_fifo_lvl_event_SHIFT         0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* UPG1_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:13] */
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_reserved0_MASK             0xffffe000
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            13

/* UPG1_INTR2 :: PCI_MASK_STATUS :: reserved_for_eco1 [12:09] */
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_reserved_for_eco1_MASK     0x00001e00
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_reserved_for_eco1_SHIFT    9

/* UPG1_INTR2 :: PCI_MASK_STATUS :: ctk_key_event [08:08] */
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_key_event_MASK         0x00000100
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_key_event_SHIFT        8

/* UPG1_INTR2 :: PCI_MASK_STATUS :: ctk_app_reg_written [07:07] */
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_app_reg_written_MASK   0x00000080
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_app_reg_written_SHIFT  7

/* UPG1_INTR2 :: PCI_MASK_STATUS :: ctk_irq_status_read [06:06] */
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_irq_status_read_MASK   0x00000040
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_irq_status_read_SHIFT  6

/* UPG1_INTR2 :: PCI_MASK_STATUS :: ctk_re_cal [05:05] */
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_re_cal_MASK            0x00000020
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_re_cal_SHIFT           5

/* UPG1_INTR2 :: PCI_MASK_STATUS :: ctk_potential_touch [04:04] */
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_potential_touch_MASK   0x00000010
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_potential_touch_SHIFT  4

/* UPG1_INTR2 :: PCI_MASK_STATUS :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_fifo_underflow_MASK    0x00000008
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_fifo_underflow_SHIFT   3

/* UPG1_INTR2 :: PCI_MASK_STATUS :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_fifo_overflow_MASK     0x00000004
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_fifo_overflow_SHIFT    2

/* UPG1_INTR2 :: PCI_MASK_STATUS :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_fifo_inact_event_MASK  0x00000002
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_fifo_inact_event_SHIFT 1

/* UPG1_INTR2 :: PCI_MASK_STATUS :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_fifo_lvl_event_MASK    0x00000001
#define BCHP_UPG1_INTR2_PCI_MASK_STATUS_ctk_fifo_lvl_event_SHIFT   0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* UPG1_INTR2 :: PCI_MASK_SET :: reserved0 [31:13] */
#define BCHP_UPG1_INTR2_PCI_MASK_SET_reserved0_MASK                0xffffe000
#define BCHP_UPG1_INTR2_PCI_MASK_SET_reserved0_SHIFT               13

/* UPG1_INTR2 :: PCI_MASK_SET :: reserved_for_eco1 [12:09] */
#define BCHP_UPG1_INTR2_PCI_MASK_SET_reserved_for_eco1_MASK        0x00001e00
#define BCHP_UPG1_INTR2_PCI_MASK_SET_reserved_for_eco1_SHIFT       9

/* UPG1_INTR2 :: PCI_MASK_SET :: ctk_key_event [08:08] */
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_key_event_MASK            0x00000100
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_key_event_SHIFT           8

/* UPG1_INTR2 :: PCI_MASK_SET :: ctk_app_reg_written [07:07] */
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_app_reg_written_MASK      0x00000080
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_app_reg_written_SHIFT     7

/* UPG1_INTR2 :: PCI_MASK_SET :: ctk_irq_status_read [06:06] */
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_irq_status_read_MASK      0x00000040
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_irq_status_read_SHIFT     6

/* UPG1_INTR2 :: PCI_MASK_SET :: ctk_re_cal [05:05] */
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_re_cal_MASK               0x00000020
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_re_cal_SHIFT              5

/* UPG1_INTR2 :: PCI_MASK_SET :: ctk_potential_touch [04:04] */
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_potential_touch_MASK      0x00000010
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_potential_touch_SHIFT     4

/* UPG1_INTR2 :: PCI_MASK_SET :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_fifo_underflow_MASK       0x00000008
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_fifo_underflow_SHIFT      3

/* UPG1_INTR2 :: PCI_MASK_SET :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_fifo_overflow_MASK        0x00000004
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_fifo_overflow_SHIFT       2

/* UPG1_INTR2 :: PCI_MASK_SET :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_fifo_inact_event_MASK     0x00000002
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_fifo_inact_event_SHIFT    1

/* UPG1_INTR2 :: PCI_MASK_SET :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_fifo_lvl_event_MASK       0x00000001
#define BCHP_UPG1_INTR2_PCI_MASK_SET_ctk_fifo_lvl_event_SHIFT      0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* UPG1_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:13] */
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0xffffe000
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             13

/* UPG1_INTR2 :: PCI_MASK_CLEAR :: reserved_for_eco1 [12:09] */
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_reserved_for_eco1_MASK      0x00001e00
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_reserved_for_eco1_SHIFT     9

/* UPG1_INTR2 :: PCI_MASK_CLEAR :: ctk_key_event [08:08] */
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_key_event_MASK          0x00000100
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_key_event_SHIFT         8

/* UPG1_INTR2 :: PCI_MASK_CLEAR :: ctk_app_reg_written [07:07] */
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_app_reg_written_MASK    0x00000080
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_app_reg_written_SHIFT   7

/* UPG1_INTR2 :: PCI_MASK_CLEAR :: ctk_irq_status_read [06:06] */
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_irq_status_read_MASK    0x00000040
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_irq_status_read_SHIFT   6

/* UPG1_INTR2 :: PCI_MASK_CLEAR :: ctk_re_cal [05:05] */
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_re_cal_MASK             0x00000020
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_re_cal_SHIFT            5

/* UPG1_INTR2 :: PCI_MASK_CLEAR :: ctk_potential_touch [04:04] */
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_potential_touch_MASK    0x00000010
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_potential_touch_SHIFT   4

/* UPG1_INTR2 :: PCI_MASK_CLEAR :: ctk_fifo_underflow [03:03] */
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_fifo_underflow_MASK     0x00000008
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_fifo_underflow_SHIFT    3

/* UPG1_INTR2 :: PCI_MASK_CLEAR :: ctk_fifo_overflow [02:02] */
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_fifo_overflow_MASK      0x00000004
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_fifo_overflow_SHIFT     2

/* UPG1_INTR2 :: PCI_MASK_CLEAR :: ctk_fifo_inact_event [01:01] */
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_fifo_inact_event_MASK   0x00000002
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_fifo_inact_event_SHIFT  1

/* UPG1_INTR2 :: PCI_MASK_CLEAR :: ctk_fifo_lvl_event [00:00] */
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_fifo_lvl_event_MASK     0x00000001
#define BCHP_UPG1_INTR2_PCI_MASK_CLEAR_ctk_fifo_lvl_event_SHIFT    0

#endif /* #ifndef BCHP_UPG1_INTR2_H__ */

/* End of File */
