{
    "PDK": "sky130A",
    "DESIGN_NAME": "clarke",
    "VERILOG_FILES": ["clarke.sv"],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10,
    "DESIGN_IS_CORE": false,
    "FP_PIN_ORDER_CFG": "clarke_pins.cfg"
}

