

Implementation tool: Xilinx Vivado v.2017.2
Project:             advios_ip
Solution:            solution1
Device target:       xc7z010clg400-1
Report date:         Mon Oct 08 19:29:26 +0200 2018

#=== Post-Implementation Resource usage ===
SLICE:           24
LUT:             22
FF:              41
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    8.000
CP achieved post-synthesis:    4.588
CP achieved post-implementation:    NA
No Sequential Path
