

================================================================
== Vitis HLS Report for 'durbin_Pipeline_VITIS_LOOP_29_4'
================================================================
* Date:           Tue May  6 12:10:00 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        durbin
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.428 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       41|  15.000 ns|  0.205 us|    3|   41|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_29_4  |        1|       39|         2|          1|          1|  1 ~ 39|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       25|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       15|       61|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_90_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln29_fu_84_p2  |      icmp|   0|  0|  10|           6|           6|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  25|          13|           9|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    6|         12|
    |i_fu_40                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_cast_reg_121         |  6|   0|   64|         58|
    |i_fu_40                  |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   73|         58|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_29_4|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_29_4|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_29_4|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_29_4|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_29_4|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  durbin_Pipeline_VITIS_LOOP_29_4|  return value|
|k           |   in|    6|     ap_none|                                k|        scalar|
|z_address0  |  out|    6|   ap_memory|                                z|         array|
|z_ce0       |  out|    1|   ap_memory|                                z|         array|
|z_q0        |   in|   64|   ap_memory|                                z|         array|
|y_address0  |  out|    6|   ap_memory|                                y|         array|
|y_ce0       |  out|    1|   ap_memory|                                y|         array|
|y_we0       |  out|    1|   ap_memory|                                y|         array|
|y_d0        |  out|   64|   ap_memory|                                y|         array|
+------------+-----+-----+------------+---------------------------------+--------------+

