
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k blob_merge.v

yosys> verific -vlog2k blob_merge.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'blob_merge.v'

yosys> synth_rs -top RLE_BlobMerging -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top RLE_BlobMerging

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] blob_merge.v:92: compiling module 'RLE_BlobMerging'
VERIFIC-INFO [VERI-1018] blob_merge.v:1367: compiling module 'divider'
Importing module RLE_BlobMerging.
Importing module divider.

3.4.1. Analyzing design hierarchy..
Top module:  \RLE_BlobMerging
Used module:     \divider

3.4.2. Analyzing design hierarchy..
Top module:  \RLE_BlobMerging
Used module:     \divider
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module divider.
<suppressed ~18 debug messages>
Optimizing module RLE_BlobMerging.
<suppressed ~72 debug messages>

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module divider.
<suppressed ~2 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
<suppressed ~1625 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 62 unused cells and 463 unused wires.
<suppressed ~245 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module RLE_BlobMerging...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\inst_x.$verific$mux_100$blob_merge.v:1560$3276: \inst_x.diff7 -> { 1'0 \inst_x.diff7 [9:0] }
      Replacing known input bits on port A of cell $flatten\inst_x.$verific$mux_13$blob_merge.v:1467$3240: \inst_x.diff1 -> { 1'0 \inst_x.diff1 [9:0] }
      Replacing known input bits on port A of cell $flatten\inst_x.$verific$mux_25$blob_merge.v:1482$3246: \inst_x.diff2 -> { 1'0 \inst_x.diff2 [9:0] }
      Replacing known input bits on port A of cell $flatten\inst_x.$verific$mux_38$blob_merge.v:1498$3252: \inst_x.diff3 -> { 1'0 \inst_x.diff3 [9:0] }
      Replacing known input bits on port A of cell $flatten\inst_x.$verific$mux_52$blob_merge.v:1514$3258: \inst_x.diff4 -> { 1'0 \inst_x.diff4 [9:0] }
      Replacing known input bits on port A of cell $flatten\inst_x.$verific$mux_67$blob_merge.v:1529$3264: \inst_x.diff5 -> { 1'0 \inst_x.diff5 [9:0] }
      Replacing known input bits on port A of cell $flatten\inst_x.$verific$mux_83$blob_merge.v:1544$3270: \inst_x.diff6 -> { 1'0 \inst_x.diff6 [9:0] }
      Replacing known input bits on port A of cell $flatten\inst_y.$verific$mux_100$blob_merge.v:1560$3276: \inst_y.diff7 -> { 1'0 \inst_y.diff7 [9:0] }
      Replacing known input bits on port A of cell $flatten\inst_y.$verific$mux_13$blob_merge.v:1467$3240: \inst_y.diff1 -> { 1'0 \inst_y.diff1 [9:0] }
      Replacing known input bits on port A of cell $flatten\inst_y.$verific$mux_25$blob_merge.v:1482$3246: \inst_y.diff2 -> { 1'0 \inst_y.diff2 [9:0] }
      Replacing known input bits on port A of cell $flatten\inst_y.$verific$mux_38$blob_merge.v:1498$3252: \inst_y.diff3 -> { 1'0 \inst_y.diff3 [9:0] }
      Replacing known input bits on port A of cell $flatten\inst_y.$verific$mux_52$blob_merge.v:1514$3258: \inst_y.diff4 -> { 1'0 \inst_y.diff4 [9:0] }
      Replacing known input bits on port A of cell $flatten\inst_y.$verific$mux_67$blob_merge.v:1529$3264: \inst_y.diff5 -> { 1'0 \inst_y.diff5 [9:0] }
      Replacing known input bits on port A of cell $flatten\inst_y.$verific$mux_83$blob_merge.v:1544$3270: \inst_y.diff6 -> { 1'0 \inst_y.diff6 [9:0] }
      Replacing known input bits on port B of cell $auto$bmuxmap.cc:60:execute$5776: \state -> { 4'1111 \state [0] }
      Replacing known input bits on port B of cell $auto$bmuxmap.cc:60:execute$5766: \state -> 5'11101
      Replacing known input bits on port A of cell $verific$mux_1505$blob_merge.v:1118$2814: \state -> 5'01101
      Replacing known input bits on port A of cell $auto$bmuxmap.cc:60:execute$5754: \state -> 5'00100
      Replacing known input bits on port B of cell $verific$mux_673$blob_merge.v:835$2047: \state -> 5'00011
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~84 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
    New ctrl vector for $pmux cell $verific$select_661$blob_merge.v:823$2036: { $verific$n6191$156 $verific$n6192$157 $verific$n6193$158 $verific$n6194$159 $verific$n6195$160 $verific$n6196$161 }
    New ctrl vector for $pmux cell $verific$select_665$blob_merge.v:823$2040: { $verific$n6191$156 $verific$n6192$157 $verific$n6193$158 $verific$n6194$159 $verific$n6195$160 $verific$n6196$161 }
    New ctrl vector for $pmux cell $verific$select_667$blob_merge.v:823$2042: { $auto$opt_reduce.cc:134:opt_pmux$6004 $verific$n6197$162 }
    New ctrl vector for $pmux cell $verific$select_668$blob_merge.v:823$2043: { $auto$opt_reduce.cc:134:opt_pmux$6006 $verific$n6197$162 }
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 4 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $verific$write_result_pointer_reg$blob_merge.v:1294$3156 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$state_reg$blob_merge.v:1294$3122 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$run_start_y_reg$blob_merge.v:1294$3168 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$run_start_x_reg$blob_merge.v:1294$3167 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$run_length_reg$blob_merge.v:1294$3166 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$oWriteBlobData_reg$blob_merge.v:1294$3157 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$oAvgSizeYaxis_reg$blob_merge.v:1294$3162 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$oAvgSizeXaxis_reg$blob_merge.v:1294$3161 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$countDetectedBlobs_reg$blob_merge.v:1294$3160 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$checkResult_reg$blob_merge.v:1294$3172 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob6minY_reg$blob_merge.v:1294$3154 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob6minX_reg$blob_merge.v:1294$3150 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob6maxY_reg$blob_merge.v:1294$3152 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob6maxX_reg$blob_merge.v:1294$3151 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob6Y_com_center_reg$blob_merge.v:1294$3196 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob6Y_bb_center_reg$blob_merge.v:1294$3184 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob6X_com_center_reg$blob_merge.v:1294$3195 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob6X_bb_center_reg$blob_merge.v:1294$3183 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob5minY_reg$blob_merge.v:1294$3126 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob5minX_reg$blob_merge.v:1294$3125 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob5maxY_reg$blob_merge.v:1294$3124 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob5maxX_reg$blob_merge.v:1294$3123 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob5Y_com_center_reg$blob_merge.v:1294$3194 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob5Y_bb_center_reg$blob_merge.v:1294$3182 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob5X_com_center_reg$blob_merge.v:1294$3193 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob5X_bb_center_reg$blob_merge.v:1294$3181 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob4minY_reg$blob_merge.v:1294$3132 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob4minX_reg$blob_merge.v:1294$3131 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob4maxY_reg$blob_merge.v:1294$3130 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob4maxX_reg$blob_merge.v:1294$3129 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob4Y_com_center_reg$blob_merge.v:1294$3192 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob4Y_bb_center_reg$blob_merge.v:1294$3180 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob4X_com_center_reg$blob_merge.v:1294$3191 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob4X_bb_center_reg$blob_merge.v:1294$3179 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob3minY_reg$blob_merge.v:1294$3136 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob3minX_reg$blob_merge.v:1294$3135 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob3maxY_reg$blob_merge.v:1294$3134 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob3maxX_reg$blob_merge.v:1294$3133 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob3Y_com_center_reg$blob_merge.v:1294$3190 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob3Y_bb_center_reg$blob_merge.v:1294$3178 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob3X_com_center_reg$blob_merge.v:1294$3189 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob3X_bb_center_reg$blob_merge.v:1294$3177 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob2minY_reg$blob_merge.v:1294$3140 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob2minX_reg$blob_merge.v:1294$3139 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob2maxY_reg$blob_merge.v:1294$3138 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob2maxX_reg$blob_merge.v:1294$3137 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob2Y_com_center_reg$blob_merge.v:1294$3188 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob2Y_bb_center_reg$blob_merge.v:1294$3176 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob2X_com_center_reg$blob_merge.v:1294$3187 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob2X_bb_center_reg$blob_merge.v:1294$3175 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob1minY_reg$blob_merge.v:1294$3144 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob1minX_reg$blob_merge.v:1294$3143 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob1maxY_reg$blob_merge.v:1294$3142 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob1maxX_reg$blob_merge.v:1294$3141 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob1Y_com_center_reg$blob_merge.v:1294$3186 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob1Y_bb_center_reg$blob_merge.v:1294$3174 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob1X_com_center_reg$blob_merge.v:1294$3185 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$blob1X_bb_center_reg$blob_merge.v:1294$3173 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$avgSizeYaxis_reg$blob_merge.v:1294$3158 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$avgSizeXaxis_reg$blob_merge.v:1294$3159 ($aldff) from module RLE_BlobMerging.
Removing never-active async load on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($aldff) from module RLE_BlobMerging.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~90 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
MAX OPT ITERATION = 2

yosys> fsm -encoding binary

3.32. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.32.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking RLE_BlobMerging.blob1X_com_center as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RLE_BlobMerging.blob1Y_com_center as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RLE_BlobMerging.blob2X_com_center as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RLE_BlobMerging.blob2Y_com_center as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RLE_BlobMerging.blob3X_com_center as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RLE_BlobMerging.blob3Y_com_center as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RLE_BlobMerging.blob4X_com_center as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RLE_BlobMerging.blob4Y_com_center as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RLE_BlobMerging.blob5X_com_center as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RLE_BlobMerging.blob5Y_com_center as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RLE_BlobMerging.blob6X_com_center as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RLE_BlobMerging.blob6Y_com_center as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking RLE_BlobMerging.oAvgSizeXaxis as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking RLE_BlobMerging.oAvgSizeYaxis as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.32.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.32.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..

yosys> fsm_opt

3.32.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.

yosys> opt_merge -nomux

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~90 debug messages>

yosys> opt_reduce

3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_share

3.38. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.39. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$write_result_pointer_reg$blob_merge.v:1294$3156 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4774 [3:0], Q = \write_result_pointer).
Adding EN signal on $verific$state_reg$blob_merge.v:1294$3122 ($dff) from module RLE_BlobMerging (D = $verific$n12842$1487 [0], Q = \state [0]).
Adding EN signal on $verific$run_start_y_reg$blob_merge.v:1294$3168 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4337 [10:0], Q = \run_start_y).
Adding EN signal on $verific$run_start_x_reg$blob_merge.v:1294$3167 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4373 [10:0], Q = \run_start_x).
Adding EN signal on $verific$run_length_reg$blob_merge.v:1294$3166 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4409 [9:0], Q = \run_length).
Adding EN signal on $verific$oWriteRequest_reg$blob_merge.v:1294$3155 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4810 [0], Q = \oWriteRequest).
Adding EN signal on $verific$oWriteBlobData_reg$blob_merge.v:1294$3157 ($dff) from module RLE_BlobMerging (D = $verific$n6198$1043, Q = \oWriteBlobData).
Adding EN signal on $verific$oReadFifoRequest_reg$blob_merge.v:1294$3163 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4517 [0], Q = \oReadFifoRequest).
Adding EN signal on $verific$oAvgSizeYaxis_reg$blob_merge.v:1294$3162 ($dff) from module RLE_BlobMerging (D = $verific$n6327$1050, Q = \oAvgSizeYaxis).
Adding EN signal on $verific$oAvgSizeXaxis_reg$blob_merge.v:1294$3161 ($dff) from module RLE_BlobMerging (D = $verific$n6315$1049, Q = \oAvgSizeXaxis).
Adding EN signal on $verific$countDetectedBlobs_reg$blob_merge.v:1294$3160 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4630 [3:0], Q = \countDetectedBlobs).
Adding EN signal on $verific$checkResult_reg$blob_merge.v:1294$3172 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4193 [1], Q = \checkResult [1]).
Adding EN signal on $verific$checkResult_reg$blob_merge.v:1294$3172 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4193 [4], Q = \checkResult [4]).
Adding EN signal on $verific$checkResult_reg$blob_merge.v:1294$3172 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4193 [7], Q = \checkResult [7]).
Adding EN signal on $verific$checkResult_reg$blob_merge.v:1294$3172 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4193 [10], Q = \checkResult [10]).
Adding EN signal on $verific$checkResult_reg$blob_merge.v:1294$3172 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4193 [13], Q = \checkResult [13]).
Adding EN signal on $verific$checkResult_reg$blob_merge.v:1294$3172 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4193 [16], Q = \checkResult [16]).
Adding EN signal on $verific$checkResult_reg$blob_merge.v:1294$3172 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4193 [2], Q = \checkResult [2]).
Adding EN signal on $verific$checkResult_reg$blob_merge.v:1294$3172 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4193 [5], Q = \checkResult [5]).
Adding EN signal on $verific$checkResult_reg$blob_merge.v:1294$3172 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4193 [8], Q = \checkResult [8]).
Adding EN signal on $verific$checkResult_reg$blob_merge.v:1294$3172 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4193 [11], Q = \checkResult [11]).
Adding EN signal on $verific$checkResult_reg$blob_merge.v:1294$3172 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4193 [14], Q = \checkResult [14]).
Adding EN signal on $verific$checkResult_reg$blob_merge.v:1294$3172 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4193 [17], Q = \checkResult [17]).
Adding EN signal on $verific$checkResult_reg$blob_merge.v:1294$3172 ($dff) from module RLE_BlobMerging (D = { $auto$bmuxmap.cc:58:execute$4193 [15] $auto$bmuxmap.cc:58:execute$4193 [12] $auto$bmuxmap.cc:58:execute$4193 [9] $auto$bmuxmap.cc:58:execute$4193 [6] $auto$bmuxmap.cc:58:execute$4193 [3] $auto$bmuxmap.cc:58:execute$4193 [0] }, Q = { \checkResult [15] \checkResult [12] \checkResult [9] \checkResult [6] \checkResult [3] \checkResult [0] }).
Adding EN signal on $verific$blob6minY_reg$blob_merge.v:1294$3154 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4846 [10:0], Q = \blob6minY).
Adding EN signal on $verific$blob6minX_reg$blob_merge.v:1294$3150 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4990 [10:0], Q = \blob6minX).
Adding EN signal on $verific$blob6maxY_reg$blob_merge.v:1294$3152 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4918 [10:0], Q = \blob6maxY).
Adding EN signal on $verific$blob6maxX_reg$blob_merge.v:1294$3151 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4954 [10:0], Q = \blob6maxX).
Adding EN signal on $verific$blob6empty_reg$blob_merge.v:1294$3128 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5821, Q = \blob6empty).
Adding EN signal on $verific$blob6Y_com_center_reg$blob_merge.v:1294$3196 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob6Y_com_center).
Adding EN signal on $verific$blob6Y_bb_center_reg$blob_merge.v:1294$3184 ($dff) from module RLE_BlobMerging (D = { 1'0 $verific$n4082$919 [10:1] }, Q = \blob6Y_bb_center).
Adding EN signal on $verific$blob6X_com_center_reg$blob_merge.v:1294$3195 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob6X_com_center).
Adding EN signal on $verific$blob6X_bb_center_reg$blob_merge.v:1294$3183 ($dff) from module RLE_BlobMerging (D = { 1'0 $verific$n4057$917 [10:1] }, Q = \blob6X_bb_center).
Adding EN signal on $verific$blob5minY_reg$blob_merge.v:1294$3126 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5893, Q = \blob5minY).
Adding EN signal on $verific$blob5minX_reg$blob_merge.v:1294$3125 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5929, Q = \blob5minX).
Adding EN signal on $verific$blob5maxY_reg$blob_merge.v:1294$3124 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5965, Q = \blob5maxY).
Adding EN signal on $verific$blob5maxX_reg$blob_merge.v:1294$3123 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$6001, Q = \blob5maxX).
Adding EN signal on $verific$blob5empty_reg$blob_merge.v:1294$3145 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5173, Q = \blob5empty).
Adding EN signal on $verific$blob5Y_com_center_reg$blob_merge.v:1294$3194 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob5Y_com_center).
Adding EN signal on $verific$blob5Y_bb_center_reg$blob_merge.v:1294$3182 ($dff) from module RLE_BlobMerging (D = { 1'0 $verific$n4032$915 [10:1] }, Q = \blob5Y_bb_center).
Adding EN signal on $verific$blob5X_com_center_reg$blob_merge.v:1294$3193 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob5X_com_center).
Adding EN signal on $verific$blob5X_bb_center_reg$blob_merge.v:1294$3181 ($dff) from module RLE_BlobMerging (D = { 1'0 $verific$n4007$913 [10:1] }, Q = \blob5X_bb_center).
Adding EN signal on $verific$blob4minY_reg$blob_merge.v:1294$3132 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5641, Q = \blob4minY).
Adding EN signal on $verific$blob4minX_reg$blob_merge.v:1294$3131 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5677, Q = \blob4minX).
Adding EN signal on $verific$blob4maxY_reg$blob_merge.v:1294$3130 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5713, Q = \blob4maxY).
Adding EN signal on $verific$blob4maxX_reg$blob_merge.v:1294$3129 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5749, Q = \blob4maxX).
Adding EN signal on $verific$blob4empty_reg$blob_merge.v:1294$3146 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5137, Q = \blob4empty).
Adding EN signal on $verific$blob4Y_com_center_reg$blob_merge.v:1294$3192 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob4Y_com_center).
Adding EN signal on $verific$blob4Y_bb_center_reg$blob_merge.v:1294$3180 ($dff) from module RLE_BlobMerging (D = { 1'0 $verific$n3982$911 [10:1] }, Q = \blob4Y_bb_center).
Adding EN signal on $verific$blob4X_com_center_reg$blob_merge.v:1294$3191 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob4X_com_center).
Adding EN signal on $verific$blob4X_bb_center_reg$blob_merge.v:1294$3179 ($dff) from module RLE_BlobMerging (D = { 1'0 $verific$n3957$909 [10:1] }, Q = \blob4X_bb_center).
Adding EN signal on $verific$blob3minY_reg$blob_merge.v:1294$3136 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5497, Q = \blob3minY).
Adding EN signal on $verific$blob3minX_reg$blob_merge.v:1294$3135 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5533, Q = \blob3minX).
Adding EN signal on $verific$blob3maxY_reg$blob_merge.v:1294$3134 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5569, Q = \blob3maxY).
Adding EN signal on $verific$blob3maxX_reg$blob_merge.v:1294$3133 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5605, Q = \blob3maxX).
Adding EN signal on $verific$blob3empty_reg$blob_merge.v:1294$3147 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5101, Q = \blob3empty).
Adding EN signal on $verific$blob3Y_com_center_reg$blob_merge.v:1294$3190 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob3Y_com_center).
Adding EN signal on $verific$blob3Y_bb_center_reg$blob_merge.v:1294$3178 ($dff) from module RLE_BlobMerging (D = { 1'0 $verific$n3932$907 [10:1] }, Q = \blob3Y_bb_center).
Adding EN signal on $verific$blob3X_com_center_reg$blob_merge.v:1294$3189 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob3X_com_center).
Adding EN signal on $verific$blob3X_bb_center_reg$blob_merge.v:1294$3177 ($dff) from module RLE_BlobMerging (D = { 1'0 $verific$n3907$905 [10:1] }, Q = \blob3X_bb_center).
Adding EN signal on $verific$blob2minY_reg$blob_merge.v:1294$3140 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5353, Q = \blob2minY).
Adding EN signal on $verific$blob2minX_reg$blob_merge.v:1294$3139 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5389, Q = \blob2minX).
Adding EN signal on $verific$blob2maxY_reg$blob_merge.v:1294$3138 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5425, Q = \blob2maxY).
Adding EN signal on $verific$blob2maxX_reg$blob_merge.v:1294$3137 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5461, Q = \blob2maxX).
Adding EN signal on $verific$blob2empty_reg$blob_merge.v:1294$3148 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5062 [0], Q = \blob2empty).
Adding EN signal on $verific$blob2Y_com_center_reg$blob_merge.v:1294$3188 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob2Y_com_center).
Adding EN signal on $verific$blob2Y_bb_center_reg$blob_merge.v:1294$3176 ($dff) from module RLE_BlobMerging (D = { 1'0 $verific$n3882$903 [10:1] }, Q = \blob2Y_bb_center).
Adding EN signal on $verific$blob2X_com_center_reg$blob_merge.v:1294$3187 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob2X_com_center).
Adding EN signal on $verific$blob2X_bb_center_reg$blob_merge.v:1294$3175 ($dff) from module RLE_BlobMerging (D = { 1'0 $verific$n3857$901 [10:1] }, Q = \blob2X_bb_center).
Adding EN signal on $verific$blob1minY_reg$blob_merge.v:1294$3144 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5209, Q = \blob1minY).
Adding EN signal on $verific$blob1minX_reg$blob_merge.v:1294$3143 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5245, Q = \blob1minX).
Adding EN signal on $verific$blob1maxY_reg$blob_merge.v:1294$3142 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5281, Q = \blob1maxY).
Adding EN signal on $verific$blob1maxX_reg$blob_merge.v:1294$3141 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5317, Q = \blob1maxX).
Adding EN signal on $verific$blob1empty_reg$blob_merge.v:1294$3153 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4882 [0], Q = \blob1empty).
Adding EN signal on $verific$blob1Y_com_center_reg$blob_merge.v:1294$3186 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob1Y_com_center).
Adding EN signal on $verific$blob1Y_bb_center_reg$blob_merge.v:1294$3174 ($dff) from module RLE_BlobMerging (D = { 1'0 $verific$n3832$899 [10:1] }, Q = \blob1Y_bb_center).
Adding EN signal on $verific$blob1X_com_center_reg$blob_merge.v:1294$3185 ($dff) from module RLE_BlobMerging (D = 36'000000000000000000000000000000000000, Q = \blob1X_com_center).
Adding EN signal on $verific$blob1X_bb_center_reg$blob_merge.v:1294$3173 ($dff) from module RLE_BlobMerging (D = { 1'0 $verific$n3807$897 [10:1] }, Q = \blob1X_bb_center).
Adding EN signal on $verific$avgSizeYaxis_reg$blob_merge.v:1294$3158 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4702 [10:0], Q = \avgSizeYaxis).
Adding EN signal on $verific$avgSizeXaxis_reg$blob_merge.v:1294$3159 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$4666 [10:0], Q = \avgSizeXaxis).
Adding EN signal on $verific$RunAdded_reg$blob_merge.v:1294$3149 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5026 [0], Q = \RunAdded).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [0], Q = \ContainerAdjacentResult [0]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [1], Q = \ContainerAdjacentResult [1]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [2], Q = \ContainerAdjacentResult [2]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [3], Q = \ContainerAdjacentResult [3]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [10], Q = \ContainerAdjacentResult [10]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [4], Q = \ContainerAdjacentResult [4]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [5], Q = \ContainerAdjacentResult [5]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [6], Q = \ContainerAdjacentResult [6]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [11], Q = \ContainerAdjacentResult [11]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [7], Q = \ContainerAdjacentResult [7]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [8], Q = \ContainerAdjacentResult [8]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [12], Q = \ContainerAdjacentResult [12]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [9], Q = \ContainerAdjacentResult [9]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [13], Q = \ContainerAdjacentResult [13]).
Adding EN signal on $verific$ContainerAdjacentResult_reg$blob_merge.v:1294$3127 ($dff) from module RLE_BlobMerging (D = $auto$bmuxmap.cc:58:execute$5857 [14], Q = \ContainerAdjacentResult [14]).
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7833 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$7818 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7807 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$7792 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7598 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$7583 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7572 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$7557 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7355 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$7340 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7329 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$7314 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7124 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$7109 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7098 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$7083 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$6895 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$6880 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$6869 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$6854 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$6678 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$6663 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$6652 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$6637 ($dffe) from module RLE_BlobMerging.

yosys> opt_clean

3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 310 unused cells and 310 unused wires.
<suppressed ~311 debug messages>

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
<suppressed ~20 debug messages>

yosys> opt_muxtree

3.42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

yosys> opt_reduce

3.43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
<suppressed ~2925 debug messages>
Removed a total of 975 cells.

yosys> opt_share

3.45. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.46. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 0 unused cells and 894 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

3.56. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6317 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6233 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6422 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6338 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6359 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6380 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6401 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6443 ($ne).
Removed top 3 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6212 ($ne).
Removed top 2 bits (of 3) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6216 ($ne).
Removed top 1 bits (of 3) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6239 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6254 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6275 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6296 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8529 ($ne).
Removed top 1 bits (of 2) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6113 ($ne).
Removed top 2 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6149 ($ne).
Removed top 2 bits (of 5) from mux cell RLE_BlobMerging.$verific$mux_65$blob_merge.v:364$1643 ($mux).
Removed top 2 bits (of 5) from mux cell RLE_BlobMerging.$verific$mux_84$blob_merge.v:391$1656 ($mux).
Removed top 7 bits (of 10) from port B of cell RLE_BlobMerging.$verific$add_99$blob_merge.v:407$1666 ($add).
Removed top 7 bits (of 10) from port B of cell RLE_BlobMerging.$verific$add_101$blob_merge.v:407$1668 ($add).
Removed top 1 bits (of 11) from port B of cell RLE_BlobMerging.$verific$add_104$blob_merge.v:408$1671 ($add).
Removed top 7 bits (of 10) from port B of cell RLE_BlobMerging.$verific$add_105$blob_merge.v:408$1672 ($add).
Removed top 7 bits (of 10) from port B of cell RLE_BlobMerging.$verific$add_116$blob_merge.v:414$1679 ($add).
Removed top 7 bits (of 10) from port B of cell RLE_BlobMerging.$verific$add_131$blob_merge.v:421$1688 ($add).
Removed top 7 bits (of 10) from port B of cell RLE_BlobMerging.$verific$add_146$blob_merge.v:428$1697 ($add).
Removed top 7 bits (of 10) from port B of cell RLE_BlobMerging.$verific$add_161$blob_merge.v:435$1706 ($add).
Removed top 7 bits (of 10) from port B of cell RLE_BlobMerging.$verific$add_176$blob_merge.v:441$1715 ($add).
Removed top 10 bits (of 11) from port B of cell RLE_BlobMerging.$verific$add_189$blob_merge.v:447$1723 ($add).
Removed top 1 bits (of 12) from port A of cell RLE_BlobMerging.$verific$equal_190$blob_merge.v:447$1724 ($eq).
Removed top 10 bits (of 11) from port B of cell RLE_BlobMerging.$verific$add_195$blob_merge.v:451$1728 ($add).
Removed top 1 bits (of 12) from port A of cell RLE_BlobMerging.$verific$equal_196$blob_merge.v:451$1729 ($eq).
Removed top 10 bits (of 11) from port B of cell RLE_BlobMerging.$verific$add_201$blob_merge.v:455$1733 ($add).
Removed top 1 bits (of 12) from port A of cell RLE_BlobMerging.$verific$equal_202$blob_merge.v:455$1734 ($eq).
Removed top 10 bits (of 11) from port B of cell RLE_BlobMerging.$verific$add_207$blob_merge.v:459$1738 ($add).
Removed top 1 bits (of 12) from port A of cell RLE_BlobMerging.$verific$equal_208$blob_merge.v:459$1739 ($eq).
Removed top 10 bits (of 11) from port B of cell RLE_BlobMerging.$verific$add_213$blob_merge.v:463$1743 ($add).
Removed top 1 bits (of 12) from port A of cell RLE_BlobMerging.$verific$equal_214$blob_merge.v:463$1744 ($eq).
Removed top 10 bits (of 11) from port B of cell RLE_BlobMerging.$verific$add_219$blob_merge.v:467$1748 ($add).
Removed top 1 bits (of 12) from port A of cell RLE_BlobMerging.$verific$equal_220$blob_merge.v:467$1749 ($eq).
Removed top 2 bits (of 5) from mux cell RLE_BlobMerging.$verific$mux_356$blob_merge.v:550$1835 ($mux).
Removed top 3 bits (of 4) from port B of cell RLE_BlobMerging.$verific$add_498$blob_merge.v:695$1943 ($add).
Removed top 3 bits (of 4) from port B of cell RLE_BlobMerging.$verific$add_501$blob_merge.v:699$1945 ($add).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$verific$mux_508$blob_merge.v:701$1951 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$verific$mux_536$blob_merge.v:723$1965 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$verific$mux_564$blob_merge.v:745$1979 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$verific$mux_592$blob_merge.v:767$1993 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$verific$mux_620$blob_merge.v:789$2007 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$verific$mux_648$blob_merge.v:812$2022 ($mux).
Removed top 3 bits (of 4) from port B of cell RLE_BlobMerging.$verific$equal_655$blob_merge.v:704$2028 ($eq).
Removed top 2 bits (of 4) from port B of cell RLE_BlobMerging.$verific$equal_656$blob_merge.v:726$2029 ($eq).
Removed top 2 bits (of 4) from port B of cell RLE_BlobMerging.$verific$equal_657$blob_merge.v:748$2030 ($eq).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$verific$equal_658$blob_merge.v:770$2031 ($eq).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$verific$equal_659$blob_merge.v:792$2032 ($eq).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$verific$select_665$blob_merge.v:823$2040 ($pmux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$verific$mux_673$blob_merge.v:835$2047 ($mux).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_682$blob_merge.v:847$2050 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_684$blob_merge.v:847$2052 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_687$blob_merge.v:848$2055 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_690$blob_merge.v:848$2058 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_693$blob_merge.v:849$2061 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_696$blob_merge.v:849$2064 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_699$blob_merge.v:850$2067 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_702$blob_merge.v:850$2070 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_705$blob_merge.v:852$2073 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_707$blob_merge.v:852$2075 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_710$blob_merge.v:853$2078 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_713$blob_merge.v:853$2081 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_716$blob_merge.v:854$2084 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_719$blob_merge.v:854$2087 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_722$blob_merge.v:855$2090 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_725$blob_merge.v:855$2093 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_735$blob_merge.v:862$2100 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_737$blob_merge.v:862$2102 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_740$blob_merge.v:863$2105 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_743$blob_merge.v:863$2108 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_746$blob_merge.v:864$2111 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_749$blob_merge.v:864$2114 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_752$blob_merge.v:865$2117 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_755$blob_merge.v:865$2120 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_758$blob_merge.v:867$2123 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_760$blob_merge.v:867$2125 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_763$blob_merge.v:868$2128 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_766$blob_merge.v:868$2131 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_769$blob_merge.v:869$2134 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_772$blob_merge.v:869$2137 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_775$blob_merge.v:870$2140 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_778$blob_merge.v:870$2143 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_788$blob_merge.v:879$2150 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_790$blob_merge.v:879$2152 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_793$blob_merge.v:880$2155 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_796$blob_merge.v:880$2158 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_799$blob_merge.v:881$2161 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_802$blob_merge.v:881$2164 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_805$blob_merge.v:882$2167 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_808$blob_merge.v:882$2170 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_811$blob_merge.v:884$2173 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_813$blob_merge.v:884$2175 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_816$blob_merge.v:885$2178 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_819$blob_merge.v:885$2181 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_822$blob_merge.v:886$2184 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_825$blob_merge.v:886$2187 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_828$blob_merge.v:887$2190 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_831$blob_merge.v:887$2193 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_841$blob_merge.v:893$2200 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_843$blob_merge.v:893$2202 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_846$blob_merge.v:894$2205 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_849$blob_merge.v:894$2208 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_852$blob_merge.v:895$2211 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_855$blob_merge.v:895$2214 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_858$blob_merge.v:896$2217 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_861$blob_merge.v:896$2220 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_864$blob_merge.v:898$2223 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_866$blob_merge.v:898$2225 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_869$blob_merge.v:899$2228 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_872$blob_merge.v:899$2231 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_875$blob_merge.v:900$2234 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_878$blob_merge.v:900$2237 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_881$blob_merge.v:901$2240 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_884$blob_merge.v:901$2243 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_894$blob_merge.v:907$2250 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_896$blob_merge.v:907$2252 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_899$blob_merge.v:908$2255 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_902$blob_merge.v:908$2258 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_905$blob_merge.v:909$2261 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_908$blob_merge.v:909$2264 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_911$blob_merge.v:910$2267 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_914$blob_merge.v:910$2270 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_917$blob_merge.v:912$2273 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_919$blob_merge.v:912$2275 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_922$blob_merge.v:913$2278 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_925$blob_merge.v:913$2281 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_928$blob_merge.v:914$2284 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_931$blob_merge.v:914$2287 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_934$blob_merge.v:915$2290 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_937$blob_merge.v:915$2293 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_947$blob_merge.v:923$2300 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_949$blob_merge.v:923$2302 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_952$blob_merge.v:924$2305 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_955$blob_merge.v:924$2308 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_958$blob_merge.v:925$2311 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_961$blob_merge.v:925$2314 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_964$blob_merge.v:926$2317 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_967$blob_merge.v:926$2320 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_970$blob_merge.v:928$2323 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_972$blob_merge.v:928$2325 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_975$blob_merge.v:929$2328 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_978$blob_merge.v:929$2331 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_981$blob_merge.v:930$2334 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_984$blob_merge.v:930$2337 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_987$blob_merge.v:931$2340 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_990$blob_merge.v:931$2343 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1000$blob_merge.v:937$2350 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1002$blob_merge.v:937$2352 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1005$blob_merge.v:938$2355 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1008$blob_merge.v:938$2358 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1011$blob_merge.v:939$2361 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1014$blob_merge.v:939$2364 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1017$blob_merge.v:940$2367 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1020$blob_merge.v:940$2370 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1023$blob_merge.v:942$2373 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1025$blob_merge.v:942$2375 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1028$blob_merge.v:943$2378 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1031$blob_merge.v:943$2381 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1034$blob_merge.v:944$2384 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1037$blob_merge.v:944$2387 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1040$blob_merge.v:945$2390 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1043$blob_merge.v:945$2393 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1053$blob_merge.v:951$2400 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1055$blob_merge.v:951$2402 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1058$blob_merge.v:952$2405 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1061$blob_merge.v:952$2408 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1064$blob_merge.v:953$2411 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1067$blob_merge.v:953$2414 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1070$blob_merge.v:954$2417 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1073$blob_merge.v:954$2420 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1076$blob_merge.v:956$2423 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1078$blob_merge.v:956$2425 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1081$blob_merge.v:957$2428 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1084$blob_merge.v:957$2431 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1087$blob_merge.v:958$2434 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1090$blob_merge.v:958$2437 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1093$blob_merge.v:959$2440 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1096$blob_merge.v:959$2443 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1106$blob_merge.v:965$2450 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1108$blob_merge.v:965$2452 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1111$blob_merge.v:966$2455 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1114$blob_merge.v:966$2458 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1117$blob_merge.v:967$2461 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1120$blob_merge.v:967$2464 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1123$blob_merge.v:968$2467 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1126$blob_merge.v:968$2470 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1129$blob_merge.v:970$2473 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1131$blob_merge.v:970$2475 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1134$blob_merge.v:971$2478 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1137$blob_merge.v:971$2481 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1140$blob_merge.v:972$2484 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1143$blob_merge.v:972$2487 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1146$blob_merge.v:973$2490 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1149$blob_merge.v:973$2493 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1159$blob_merge.v:981$2500 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1161$blob_merge.v:981$2502 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1164$blob_merge.v:982$2505 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1167$blob_merge.v:982$2508 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1170$blob_merge.v:983$2511 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1173$blob_merge.v:983$2514 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1176$blob_merge.v:984$2517 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1179$blob_merge.v:984$2520 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1182$blob_merge.v:986$2523 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1184$blob_merge.v:986$2525 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1187$blob_merge.v:987$2528 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1190$blob_merge.v:987$2531 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1193$blob_merge.v:988$2534 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1196$blob_merge.v:988$2537 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1199$blob_merge.v:989$2540 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1202$blob_merge.v:989$2543 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1212$blob_merge.v:995$2550 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1214$blob_merge.v:995$2552 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1217$blob_merge.v:996$2555 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1220$blob_merge.v:996$2558 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1223$blob_merge.v:997$2561 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1226$blob_merge.v:997$2564 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1229$blob_merge.v:998$2567 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1232$blob_merge.v:998$2570 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1235$blob_merge.v:1000$2573 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1237$blob_merge.v:1000$2575 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1240$blob_merge.v:1001$2578 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1243$blob_merge.v:1001$2581 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1246$blob_merge.v:1002$2584 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1249$blob_merge.v:1002$2587 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1252$blob_merge.v:1003$2590 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1255$blob_merge.v:1003$2593 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1265$blob_merge.v:1009$2600 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1267$blob_merge.v:1009$2602 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1270$blob_merge.v:1010$2605 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1273$blob_merge.v:1010$2608 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1276$blob_merge.v:1011$2611 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1279$blob_merge.v:1011$2614 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1282$blob_merge.v:1012$2617 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1285$blob_merge.v:1012$2620 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1288$blob_merge.v:1014$2623 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1290$blob_merge.v:1014$2625 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1293$blob_merge.v:1015$2628 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1296$blob_merge.v:1015$2631 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1299$blob_merge.v:1016$2634 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1302$blob_merge.v:1016$2637 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1305$blob_merge.v:1017$2640 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1308$blob_merge.v:1017$2643 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1318$blob_merge.v:1025$2650 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1320$blob_merge.v:1025$2652 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1323$blob_merge.v:1026$2655 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1326$blob_merge.v:1026$2658 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1329$blob_merge.v:1027$2661 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1332$blob_merge.v:1027$2664 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1335$blob_merge.v:1028$2667 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1338$blob_merge.v:1028$2670 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1341$blob_merge.v:1030$2673 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1343$blob_merge.v:1030$2675 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1346$blob_merge.v:1031$2678 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1349$blob_merge.v:1031$2681 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1352$blob_merge.v:1032$2684 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1355$blob_merge.v:1032$2687 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1358$blob_merge.v:1033$2690 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1361$blob_merge.v:1033$2693 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1371$blob_merge.v:1039$2700 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1373$blob_merge.v:1039$2702 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1376$blob_merge.v:1040$2705 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1379$blob_merge.v:1040$2708 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1382$blob_merge.v:1041$2711 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1385$blob_merge.v:1041$2714 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1388$blob_merge.v:1042$2717 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1391$blob_merge.v:1042$2720 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1394$blob_merge.v:1044$2723 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1396$blob_merge.v:1044$2725 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1399$blob_merge.v:1045$2728 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1402$blob_merge.v:1045$2731 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1405$blob_merge.v:1046$2734 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1408$blob_merge.v:1046$2737 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1411$blob_merge.v:1047$2740 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1414$blob_merge.v:1047$2743 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1424$blob_merge.v:1054$2750 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1426$blob_merge.v:1054$2752 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1429$blob_merge.v:1055$2755 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1432$blob_merge.v:1055$2758 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1435$blob_merge.v:1056$2761 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1438$blob_merge.v:1056$2764 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1441$blob_merge.v:1057$2767 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1444$blob_merge.v:1057$2770 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1447$blob_merge.v:1059$2773 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1449$blob_merge.v:1059$2775 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1452$blob_merge.v:1060$2778 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1455$blob_merge.v:1060$2781 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1458$blob_merge.v:1061$2784 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1461$blob_merge.v:1061$2787 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1464$blob_merge.v:1062$2790 ($lt).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$verific$LessThan_1467$blob_merge.v:1062$2793 ($lt).
Removed top 14 bits (of 15) from port A of cell RLE_BlobMerging.$verific$LessThan_1474$blob_merge.v:1072$2798 ($lt).
Removed top 3 bits (of 5) from mux cell RLE_BlobMerging.$verific$mux_1505$blob_merge.v:1118$2814 ($mux).
Removed top 3 bits (of 5) from mux cell RLE_BlobMerging.$verific$mux_1506$blob_merge.v:1118$2815 ($mux).
Removed top 1 bits (of 5) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6624 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6622 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6620 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6618 ($ne).
Removed top 1 bits (of 9) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6616 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8382 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8427 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8429 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8431 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8378 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8380 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8478 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8476 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8480 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6724 ($ne).
Removed top 3 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6707 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6726 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6761 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6796 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6912 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6945 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6947 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6986 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7025 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7143 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7174 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7176 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7215 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7254 ($ne).
Removed top 1 bits (of 5) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7293 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7301 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7376 ($ne).
Removed top 1 bits (of 5) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6021 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7378 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7411 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6025 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7409 ($ne).
Removed top 1 bits (of 3) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6027 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7454 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7497 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7621 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7613 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7611 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7654 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7650 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7656 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7652 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7697 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7695 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7693 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7738 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7736 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7734 ($ne).
Removed top 1 bits (of 5) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7912 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7941 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7939 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7937 ($ne).
Removed top 1 bits (of 3) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7977 ($ne).
Removed top 1 bits (of 5) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7973 ($ne).
Removed top 1 bits (of 5) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7963 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7990 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7986 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$7988 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8037 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8035 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8039 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8088 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8084 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8086 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8137 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8135 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8133 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8182 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8186 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8184 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8231 ($ne).
Removed top 2 bits (of 5) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5752 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5753 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5754 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5755 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5756 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5757 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5769 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5770 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5771 ($mux).
Removed top 1 bits (of 5) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5778 ($mux).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8235 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8233 ($ne).
Removed top 13 bits (of 15) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5831 ($mux).
Removed top 11 bits (of 15) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5832 ($mux).
Removed top 9 bits (of 15) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5833 ($mux).
Removed top 7 bits (of 15) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5834 ($mux).
Removed top 5 bits (of 15) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5835 ($mux).
Removed top 3 bits (of 15) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5836 ($mux).
Removed top 1 bits (of 15) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5837 ($mux).
Removed top 9 bits (of 15) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5845 ($mux).
Removed top 5 bits (of 15) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5846 ($mux).
Removed top 1 bits (of 15) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5847 ($mux).
Removed top 5 bits (of 15) from mux cell RLE_BlobMerging.$auto$bmuxmap.cc:60:execute$5852 ($mux).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8280 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8284 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8282 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8333 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8331 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8329 ($ne).
Removed top 2 bits (of 5) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6103 ($ne).
Removed top 2 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6107 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6464 ($ne).
Removed top 1 bits (of 3) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6630 ($ne).
Removed top 2 bits (of 3) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6628 ($ne).
Removed top 1 bits (of 4) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6626 ($ne).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_y.$verific$sub_106$blob_merge.v:1563$3278 ($sub).
Removed top 1 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_y.$verific$sub_19$blob_merge.v:1470$3242 ($sub).
Removed top 2 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_y.$verific$sub_31$blob_merge.v:1486$3248 ($sub).
Removed top 3 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_y.$verific$sub_44$blob_merge.v:1502$3254 ($sub).
Removed top 4 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_y.$verific$sub_58$blob_merge.v:1517$3260 ($sub).
Removed top 5 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_y.$verific$sub_73$blob_merge.v:1532$3266 ($sub).
Removed top 6 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_y.$verific$sub_89$blob_merge.v:1548$3272 ($sub).
Removed top 2 bits (of 3) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6050 ($ne).
Removed top 1 bits (of 2) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6054 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8527 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8525 ($ne).
Removed top 4 bits (of 5) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6699 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$6693 ($ne).
Removed top 7 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_x.$verific$sub_106$blob_merge.v:1563$3278 ($sub).
Removed top 1 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_x.$verific$sub_19$blob_merge.v:1470$3242 ($sub).
Removed top 2 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_x.$verific$sub_31$blob_merge.v:1486$3248 ($sub).
Removed top 3 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_x.$verific$sub_44$blob_merge.v:1502$3254 ($sub).
Removed top 4 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_x.$verific$sub_58$blob_merge.v:1517$3260 ($sub).
Removed top 5 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_x.$verific$sub_73$blob_merge.v:1532$3266 ($sub).
Removed top 6 bits (of 11) from port B of cell RLE_BlobMerging.$flatten\inst_x.$verific$sub_89$blob_merge.v:1548$3272 ($sub).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8574 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8576 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8578 ($ne).
Removed top 1 bits (of 6) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8623 ($ne).
Removed top 1 bits (of 7) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8625 ($ne).
Removed top 1 bits (of 8) from port B of cell RLE_BlobMerging.$auto$opt_dff.cc:195:make_patterns_logic$8627 ($ne).
Removed top 2 bits (of 5) from wire RLE_BlobMerging.$verific$n1124$777.
Removed top 2 bits (of 5) from wire RLE_BlobMerging.$verific$n2785$843.
Removed top 1 bits (of 5) from wire RLE_BlobMerging.$verific$n4408$943.
Removed top 1 bits (of 5) from wire RLE_BlobMerging.$verific$n4741$962.
Removed top 1 bits (of 5) from wire RLE_BlobMerging.$verific$n5074$981.
Removed top 1 bits (of 5) from wire RLE_BlobMerging.$verific$n5407$1000.
Removed top 1 bits (of 5) from wire RLE_BlobMerging.$verific$n5740$1019.
Removed top 1 bits (of 5) from wire RLE_BlobMerging.$verific$n6073$1038.
Removed top 1 bits (of 5) from wire RLE_BlobMerging.$verific$n6304$1047.
Removed top 1 bits (of 5) from wire RLE_BlobMerging.$verific$n6348$1052.
Removed top 2 bits (of 5) from wire RLE_BlobMerging.$verific$n928$765.
Removed top 3 bits (of 5) from wire RLE_BlobMerging.$verific$n9919$1310.
Removed top 1 bits (of 11) from wire RLE_BlobMerging.blob1X_bb_center.
Removed top 1 bits (of 11) from wire RLE_BlobMerging.blob1Y_bb_center.
Removed top 1 bits (of 11) from wire RLE_BlobMerging.blob2X_bb_center.
Removed top 1 bits (of 11) from wire RLE_BlobMerging.blob2Y_bb_center.
Removed top 1 bits (of 11) from wire RLE_BlobMerging.blob3X_bb_center.
Removed top 1 bits (of 11) from wire RLE_BlobMerging.blob3Y_bb_center.
Removed top 1 bits (of 11) from wire RLE_BlobMerging.blob4X_bb_center.
Removed top 1 bits (of 11) from wire RLE_BlobMerging.blob4Y_bb_center.
Removed top 1 bits (of 11) from wire RLE_BlobMerging.blob5X_bb_center.
Removed top 1 bits (of 11) from wire RLE_BlobMerging.blob5Y_bb_center.
Removed top 1 bits (of 11) from wire RLE_BlobMerging.blob6X_bb_center.
Removed top 1 bits (of 11) from wire RLE_BlobMerging.blob6Y_bb_center.
Removed top 3 bits (of 11) from wire RLE_BlobMerging.divider_res_x.
Removed top 3 bits (of 11) from wire RLE_BlobMerging.divider_res_y.

yosys> peepopt

3.57. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.59. Executing BMUXMAP pass.

yosys> demuxmap

3.60. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.61. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module RLE_BlobMerging:
  creating $macc model for $flatten\inst_x.$verific$sub_106$blob_merge.v:1563$3278 ($sub).
  creating $macc model for $flatten\inst_x.$verific$sub_19$blob_merge.v:1470$3242 ($sub).
  creating $macc model for $flatten\inst_x.$verific$sub_31$blob_merge.v:1486$3248 ($sub).
  creating $macc model for $flatten\inst_x.$verific$sub_44$blob_merge.v:1502$3254 ($sub).
  creating $macc model for $flatten\inst_x.$verific$sub_58$blob_merge.v:1517$3260 ($sub).
  creating $macc model for $flatten\inst_x.$verific$sub_73$blob_merge.v:1532$3266 ($sub).
  creating $macc model for $flatten\inst_x.$verific$sub_8$blob_merge.v:1455$3236 ($sub).
  creating $macc model for $flatten\inst_x.$verific$sub_89$blob_merge.v:1548$3272 ($sub).
  creating $macc model for $flatten\inst_y.$verific$sub_106$blob_merge.v:1563$3278 ($sub).
  creating $macc model for $flatten\inst_y.$verific$sub_19$blob_merge.v:1470$3242 ($sub).
  creating $macc model for $flatten\inst_y.$verific$sub_31$blob_merge.v:1486$3248 ($sub).
  creating $macc model for $flatten\inst_y.$verific$sub_44$blob_merge.v:1502$3254 ($sub).
  creating $macc model for $flatten\inst_y.$verific$sub_58$blob_merge.v:1517$3260 ($sub).
  creating $macc model for $flatten\inst_y.$verific$sub_73$blob_merge.v:1532$3266 ($sub).
  creating $macc model for $flatten\inst_y.$verific$sub_8$blob_merge.v:1455$3236 ($sub).
  creating $macc model for $flatten\inst_y.$verific$sub_89$blob_merge.v:1548$3272 ($sub).
  creating $macc model for $verific$add_101$blob_merge.v:407$1668 ($add).
  creating $macc model for $verific$add_104$blob_merge.v:408$1671 ($add).
  creating $macc model for $verific$add_105$blob_merge.v:408$1672 ($add).
  creating $macc model for $verific$add_116$blob_merge.v:414$1679 ($add).
  creating $macc model for $verific$add_131$blob_merge.v:421$1688 ($add).
  creating $macc model for $verific$add_146$blob_merge.v:428$1697 ($add).
  creating $macc model for $verific$add_161$blob_merge.v:435$1706 ($add).
  creating $macc model for $verific$add_176$blob_merge.v:441$1715 ($add).
  creating $macc model for $verific$add_189$blob_merge.v:447$1723 ($add).
  creating $macc model for $verific$add_195$blob_merge.v:451$1728 ($add).
  creating $macc model for $verific$add_201$blob_merge.v:455$1733 ($add).
  creating $macc model for $verific$add_207$blob_merge.v:459$1738 ($add).
  creating $macc model for $verific$add_213$blob_merge.v:463$1743 ($add).
  creating $macc model for $verific$add_219$blob_merge.v:467$1748 ($add).
  creating $macc model for $verific$add_459$blob_merge.v:650$1901 ($add).
  creating $macc model for $verific$add_461$blob_merge.v:651$1904 ($add).
  creating $macc model for $verific$add_463$blob_merge.v:653$1907 ($add).
  creating $macc model for $verific$add_465$blob_merge.v:654$1910 ($add).
  creating $macc model for $verific$add_467$blob_merge.v:656$1913 ($add).
  creating $macc model for $verific$add_469$blob_merge.v:657$1916 ($add).
  creating $macc model for $verific$add_471$blob_merge.v:659$1919 ($add).
  creating $macc model for $verific$add_473$blob_merge.v:660$1922 ($add).
  creating $macc model for $verific$add_475$blob_merge.v:662$1925 ($add).
  creating $macc model for $verific$add_477$blob_merge.v:663$1928 ($add).
  creating $macc model for $verific$add_479$blob_merge.v:665$1931 ($add).
  creating $macc model for $verific$add_481$blob_merge.v:666$1934 ($add).
  creating $macc model for $verific$add_498$blob_merge.v:695$1943 ($add).
  creating $macc model for $verific$add_501$blob_merge.v:699$1945 ($add).
  creating $macc model for $verific$add_521$blob_merge.v:715$1957 ($add).
  creating $macc model for $verific$add_524$blob_merge.v:716$1959 ($add).
  creating $macc model for $verific$add_549$blob_merge.v:737$1971 ($add).
  creating $macc model for $verific$add_552$blob_merge.v:738$1973 ($add).
  creating $macc model for $verific$add_577$blob_merge.v:759$1985 ($add).
  creating $macc model for $verific$add_580$blob_merge.v:760$1987 ($add).
  creating $macc model for $verific$add_605$blob_merge.v:781$1999 ($add).
  creating $macc model for $verific$add_608$blob_merge.v:782$2001 ($add).
  creating $macc model for $verific$add_633$blob_merge.v:804$2013 ($add).
  creating $macc model for $verific$add_636$blob_merge.v:805$2015 ($add).
  creating $macc model for $verific$add_99$blob_merge.v:407$1666 ($add).
  creating $macc model for $verific$sub_1001$blob_merge.v:937$2351 ($sub).
  creating $macc model for $verific$sub_1004$blob_merge.v:938$2354 ($sub).
  creating $macc model for $verific$sub_1007$blob_merge.v:938$2357 ($sub).
  creating $macc model for $verific$sub_1010$blob_merge.v:939$2360 ($sub).
  creating $macc model for $verific$sub_1013$blob_merge.v:939$2363 ($sub).
  creating $macc model for $verific$sub_1016$blob_merge.v:940$2366 ($sub).
  creating $macc model for $verific$sub_1019$blob_merge.v:940$2369 ($sub).
  creating $macc model for $verific$sub_1022$blob_merge.v:942$2372 ($sub).
  creating $macc model for $verific$sub_1024$blob_merge.v:942$2374 ($sub).
  creating $macc model for $verific$sub_1027$blob_merge.v:943$2377 ($sub).
  creating $macc model for $verific$sub_1030$blob_merge.v:943$2380 ($sub).
  creating $macc model for $verific$sub_1033$blob_merge.v:944$2383 ($sub).
  creating $macc model for $verific$sub_1036$blob_merge.v:944$2386 ($sub).
  creating $macc model for $verific$sub_1039$blob_merge.v:945$2389 ($sub).
  creating $macc model for $verific$sub_1042$blob_merge.v:945$2392 ($sub).
  creating $macc model for $verific$sub_1052$blob_merge.v:951$2399 ($sub).
  creating $macc model for $verific$sub_1054$blob_merge.v:951$2401 ($sub).
  creating $macc model for $verific$sub_1057$blob_merge.v:952$2404 ($sub).
  creating $macc model for $verific$sub_1060$blob_merge.v:952$2407 ($sub).
  creating $macc model for $verific$sub_1063$blob_merge.v:953$2410 ($sub).
  creating $macc model for $verific$sub_1066$blob_merge.v:953$2413 ($sub).
  creating $macc model for $verific$sub_1069$blob_merge.v:954$2416 ($sub).
  creating $macc model for $verific$sub_1072$blob_merge.v:954$2419 ($sub).
  creating $macc model for $verific$sub_1075$blob_merge.v:956$2422 ($sub).
  creating $macc model for $verific$sub_1077$blob_merge.v:956$2424 ($sub).
  creating $macc model for $verific$sub_1080$blob_merge.v:957$2427 ($sub).
  creating $macc model for $verific$sub_1083$blob_merge.v:957$2430 ($sub).
  creating $macc model for $verific$sub_1086$blob_merge.v:958$2433 ($sub).
  creating $macc model for $verific$sub_1089$blob_merge.v:958$2436 ($sub).
  creating $macc model for $verific$sub_1092$blob_merge.v:959$2439 ($sub).
  creating $macc model for $verific$sub_1095$blob_merge.v:959$2442 ($sub).
  creating $macc model for $verific$sub_1105$blob_merge.v:965$2449 ($sub).
  creating $macc model for $verific$sub_1107$blob_merge.v:965$2451 ($sub).
  creating $macc model for $verific$sub_1110$blob_merge.v:966$2454 ($sub).
  creating $macc model for $verific$sub_1113$blob_merge.v:966$2457 ($sub).
  creating $macc model for $verific$sub_1116$blob_merge.v:967$2460 ($sub).
  creating $macc model for $verific$sub_1119$blob_merge.v:967$2463 ($sub).
  creating $macc model for $verific$sub_1122$blob_merge.v:968$2466 ($sub).
  creating $macc model for $verific$sub_1125$blob_merge.v:968$2469 ($sub).
  creating $macc model for $verific$sub_1128$blob_merge.v:970$2472 ($sub).
  creating $macc model for $verific$sub_1130$blob_merge.v:970$2474 ($sub).
  creating $macc model for $verific$sub_1133$blob_merge.v:971$2477 ($sub).
  creating $macc model for $verific$sub_1136$blob_merge.v:971$2480 ($sub).
  creating $macc model for $verific$sub_1139$blob_merge.v:972$2483 ($sub).
  creating $macc model for $verific$sub_1142$blob_merge.v:972$2486 ($sub).
  creating $macc model for $verific$sub_1145$blob_merge.v:973$2489 ($sub).
  creating $macc model for $verific$sub_1148$blob_merge.v:973$2492 ($sub).
  creating $macc model for $verific$sub_1158$blob_merge.v:981$2499 ($sub).
  creating $macc model for $verific$sub_1160$blob_merge.v:981$2501 ($sub).
  creating $macc model for $verific$sub_1163$blob_merge.v:982$2504 ($sub).
  creating $macc model for $verific$sub_1166$blob_merge.v:982$2507 ($sub).
  creating $macc model for $verific$sub_1169$blob_merge.v:983$2510 ($sub).
  creating $macc model for $verific$sub_1172$blob_merge.v:983$2513 ($sub).
  creating $macc model for $verific$sub_1175$blob_merge.v:984$2516 ($sub).
  creating $macc model for $verific$sub_1178$blob_merge.v:984$2519 ($sub).
  creating $macc model for $verific$sub_1181$blob_merge.v:986$2522 ($sub).
  creating $macc model for $verific$sub_1183$blob_merge.v:986$2524 ($sub).
  creating $macc model for $verific$sub_1186$blob_merge.v:987$2527 ($sub).
  creating $macc model for $verific$sub_1189$blob_merge.v:987$2530 ($sub).
  creating $macc model for $verific$sub_1192$blob_merge.v:988$2533 ($sub).
  creating $macc model for $verific$sub_1195$blob_merge.v:988$2536 ($sub).
  creating $macc model for $verific$sub_1198$blob_merge.v:989$2539 ($sub).
  creating $macc model for $verific$sub_1201$blob_merge.v:989$2542 ($sub).
  creating $macc model for $verific$sub_1211$blob_merge.v:995$2549 ($sub).
  creating $macc model for $verific$sub_1213$blob_merge.v:995$2551 ($sub).
  creating $macc model for $verific$sub_1216$blob_merge.v:996$2554 ($sub).
  creating $macc model for $verific$sub_1219$blob_merge.v:996$2557 ($sub).
  creating $macc model for $verific$sub_1222$blob_merge.v:997$2560 ($sub).
  creating $macc model for $verific$sub_1225$blob_merge.v:997$2563 ($sub).
  creating $macc model for $verific$sub_1228$blob_merge.v:998$2566 ($sub).
  creating $macc model for $verific$sub_1231$blob_merge.v:998$2569 ($sub).
  creating $macc model for $verific$sub_1234$blob_merge.v:1000$2572 ($sub).
  creating $macc model for $verific$sub_1236$blob_merge.v:1000$2574 ($sub).
  creating $macc model for $verific$sub_1239$blob_merge.v:1001$2577 ($sub).
  creating $macc model for $verific$sub_1242$blob_merge.v:1001$2580 ($sub).
  creating $macc model for $verific$sub_1245$blob_merge.v:1002$2583 ($sub).
  creating $macc model for $verific$sub_1248$blob_merge.v:1002$2586 ($sub).
  creating $macc model for $verific$sub_1251$blob_merge.v:1003$2589 ($sub).
  creating $macc model for $verific$sub_1254$blob_merge.v:1003$2592 ($sub).
  creating $macc model for $verific$sub_1264$blob_merge.v:1009$2599 ($sub).
  creating $macc model for $verific$sub_1266$blob_merge.v:1009$2601 ($sub).
  creating $macc model for $verific$sub_1269$blob_merge.v:1010$2604 ($sub).
  creating $macc model for $verific$sub_1272$blob_merge.v:1010$2607 ($sub).
  creating $macc model for $verific$sub_1275$blob_merge.v:1011$2610 ($sub).
  creating $macc model for $verific$sub_1278$blob_merge.v:1011$2613 ($sub).
  creating $macc model for $verific$sub_1281$blob_merge.v:1012$2616 ($sub).
  creating $macc model for $verific$sub_1284$blob_merge.v:1012$2619 ($sub).
  creating $macc model for $verific$sub_1287$blob_merge.v:1014$2622 ($sub).
  creating $macc model for $verific$sub_1289$blob_merge.v:1014$2624 ($sub).
  creating $macc model for $verific$sub_1292$blob_merge.v:1015$2627 ($sub).
  creating $macc model for $verific$sub_1295$blob_merge.v:1015$2630 ($sub).
  creating $macc model for $verific$sub_1298$blob_merge.v:1016$2633 ($sub).
  creating $macc model for $verific$sub_1301$blob_merge.v:1016$2636 ($sub).
  creating $macc model for $verific$sub_1304$blob_merge.v:1017$2639 ($sub).
  creating $macc model for $verific$sub_1307$blob_merge.v:1017$2642 ($sub).
  creating $macc model for $verific$sub_1317$blob_merge.v:1025$2649 ($sub).
  creating $macc model for $verific$sub_1319$blob_merge.v:1025$2651 ($sub).
  creating $macc model for $verific$sub_1322$blob_merge.v:1026$2654 ($sub).
  creating $macc model for $verific$sub_1325$blob_merge.v:1026$2657 ($sub).
  creating $macc model for $verific$sub_1328$blob_merge.v:1027$2660 ($sub).
  creating $macc model for $verific$sub_1331$blob_merge.v:1027$2663 ($sub).
  creating $macc model for $verific$sub_1334$blob_merge.v:1028$2666 ($sub).
  creating $macc model for $verific$sub_1337$blob_merge.v:1028$2669 ($sub).
  creating $macc model for $verific$sub_1340$blob_merge.v:1030$2672 ($sub).
  creating $macc model for $verific$sub_1342$blob_merge.v:1030$2674 ($sub).
  creating $macc model for $verific$sub_1345$blob_merge.v:1031$2677 ($sub).
  creating $macc model for $verific$sub_1348$blob_merge.v:1031$2680 ($sub).
  creating $macc model for $verific$sub_1351$blob_merge.v:1032$2683 ($sub).
  creating $macc model for $verific$sub_1354$blob_merge.v:1032$2686 ($sub).
  creating $macc model for $verific$sub_1357$blob_merge.v:1033$2689 ($sub).
  creating $macc model for $verific$sub_1360$blob_merge.v:1033$2692 ($sub).
  creating $macc model for $verific$sub_1370$blob_merge.v:1039$2699 ($sub).
  creating $macc model for $verific$sub_1372$blob_merge.v:1039$2701 ($sub).
  creating $macc model for $verific$sub_1375$blob_merge.v:1040$2704 ($sub).
  creating $macc model for $verific$sub_1378$blob_merge.v:1040$2707 ($sub).
  creating $macc model for $verific$sub_1381$blob_merge.v:1041$2710 ($sub).
  creating $macc model for $verific$sub_1384$blob_merge.v:1041$2713 ($sub).
  creating $macc model for $verific$sub_1387$blob_merge.v:1042$2716 ($sub).
  creating $macc model for $verific$sub_1390$blob_merge.v:1042$2719 ($sub).
  creating $macc model for $verific$sub_1393$blob_merge.v:1044$2722 ($sub).
  creating $macc model for $verific$sub_1395$blob_merge.v:1044$2724 ($sub).
  creating $macc model for $verific$sub_1398$blob_merge.v:1045$2727 ($sub).
  creating $macc model for $verific$sub_1401$blob_merge.v:1045$2730 ($sub).
  creating $macc model for $verific$sub_1404$blob_merge.v:1046$2733 ($sub).
  creating $macc model for $verific$sub_1407$blob_merge.v:1046$2736 ($sub).
  creating $macc model for $verific$sub_1410$blob_merge.v:1047$2739 ($sub).
  creating $macc model for $verific$sub_1413$blob_merge.v:1047$2742 ($sub).
  creating $macc model for $verific$sub_1423$blob_merge.v:1054$2749 ($sub).
  creating $macc model for $verific$sub_1425$blob_merge.v:1054$2751 ($sub).
  creating $macc model for $verific$sub_1428$blob_merge.v:1055$2754 ($sub).
  creating $macc model for $verific$sub_1431$blob_merge.v:1055$2757 ($sub).
  creating $macc model for $verific$sub_1434$blob_merge.v:1056$2760 ($sub).
  creating $macc model for $verific$sub_1437$blob_merge.v:1056$2763 ($sub).
  creating $macc model for $verific$sub_1440$blob_merge.v:1057$2766 ($sub).
  creating $macc model for $verific$sub_1443$blob_merge.v:1057$2769 ($sub).
  creating $macc model for $verific$sub_1446$blob_merge.v:1059$2772 ($sub).
  creating $macc model for $verific$sub_1448$blob_merge.v:1059$2774 ($sub).
  creating $macc model for $verific$sub_1451$blob_merge.v:1060$2777 ($sub).
  creating $macc model for $verific$sub_1454$blob_merge.v:1060$2780 ($sub).
  creating $macc model for $verific$sub_1457$blob_merge.v:1061$2783 ($sub).
  creating $macc model for $verific$sub_1460$blob_merge.v:1061$2786 ($sub).
  creating $macc model for $verific$sub_1463$blob_merge.v:1062$2789 ($sub).
  creating $macc model for $verific$sub_1466$blob_merge.v:1062$2792 ($sub).
  creating $macc model for $verific$sub_490$blob_merge.v:691$1938 ($sub).
  creating $macc model for $verific$sub_492$blob_merge.v:692$1939 ($sub).
  creating $macc model for $verific$sub_516$blob_merge.v:713$1954 ($sub).
  creating $macc model for $verific$sub_518$blob_merge.v:714$1955 ($sub).
  creating $macc model for $verific$sub_544$blob_merge.v:735$1968 ($sub).
  creating $macc model for $verific$sub_546$blob_merge.v:736$1969 ($sub).
  creating $macc model for $verific$sub_572$blob_merge.v:757$1982 ($sub).
  creating $macc model for $verific$sub_574$blob_merge.v:758$1983 ($sub).
  creating $macc model for $verific$sub_600$blob_merge.v:779$1996 ($sub).
  creating $macc model for $verific$sub_602$blob_merge.v:780$1997 ($sub).
  creating $macc model for $verific$sub_628$blob_merge.v:801$2010 ($sub).
  creating $macc model for $verific$sub_630$blob_merge.v:802$2011 ($sub).
  creating $macc model for $verific$sub_681$blob_merge.v:847$2049 ($sub).
  creating $macc model for $verific$sub_683$blob_merge.v:847$2051 ($sub).
  creating $macc model for $verific$sub_686$blob_merge.v:848$2054 ($sub).
  creating $macc model for $verific$sub_689$blob_merge.v:848$2057 ($sub).
  creating $macc model for $verific$sub_692$blob_merge.v:849$2060 ($sub).
  creating $macc model for $verific$sub_695$blob_merge.v:849$2063 ($sub).
  creating $macc model for $verific$sub_698$blob_merge.v:850$2066 ($sub).
  creating $macc model for $verific$sub_701$blob_merge.v:850$2069 ($sub).
  creating $macc model for $verific$sub_704$blob_merge.v:852$2072 ($sub).
  creating $macc model for $verific$sub_706$blob_merge.v:852$2074 ($sub).
  creating $macc model for $verific$sub_709$blob_merge.v:853$2077 ($sub).
  creating $macc model for $verific$sub_712$blob_merge.v:853$2080 ($sub).
  creating $macc model for $verific$sub_715$blob_merge.v:854$2083 ($sub).
  creating $macc model for $verific$sub_718$blob_merge.v:854$2086 ($sub).
  creating $macc model for $verific$sub_721$blob_merge.v:855$2089 ($sub).
  creating $macc model for $verific$sub_724$blob_merge.v:855$2092 ($sub).
  creating $macc model for $verific$sub_734$blob_merge.v:862$2099 ($sub).
  creating $macc model for $verific$sub_736$blob_merge.v:862$2101 ($sub).
  creating $macc model for $verific$sub_739$blob_merge.v:863$2104 ($sub).
  creating $macc model for $verific$sub_742$blob_merge.v:863$2107 ($sub).
  creating $macc model for $verific$sub_745$blob_merge.v:864$2110 ($sub).
  creating $macc model for $verific$sub_748$blob_merge.v:864$2113 ($sub).
  creating $macc model for $verific$sub_751$blob_merge.v:865$2116 ($sub).
  creating $macc model for $verific$sub_754$blob_merge.v:865$2119 ($sub).
  creating $macc model for $verific$sub_757$blob_merge.v:867$2122 ($sub).
  creating $macc model for $verific$sub_759$blob_merge.v:867$2124 ($sub).
  creating $macc model for $verific$sub_762$blob_merge.v:868$2127 ($sub).
  creating $macc model for $verific$sub_765$blob_merge.v:868$2130 ($sub).
  creating $macc model for $verific$sub_768$blob_merge.v:869$2133 ($sub).
  creating $macc model for $verific$sub_771$blob_merge.v:869$2136 ($sub).
  creating $macc model for $verific$sub_774$blob_merge.v:870$2139 ($sub).
  creating $macc model for $verific$sub_777$blob_merge.v:870$2142 ($sub).
  creating $macc model for $verific$sub_787$blob_merge.v:879$2149 ($sub).
  creating $macc model for $verific$sub_789$blob_merge.v:879$2151 ($sub).
  creating $macc model for $verific$sub_792$blob_merge.v:880$2154 ($sub).
  creating $macc model for $verific$sub_795$blob_merge.v:880$2157 ($sub).
  creating $macc model for $verific$sub_798$blob_merge.v:881$2160 ($sub).
  creating $macc model for $verific$sub_801$blob_merge.v:881$2163 ($sub).
  creating $macc model for $verific$sub_804$blob_merge.v:882$2166 ($sub).
  creating $macc model for $verific$sub_807$blob_merge.v:882$2169 ($sub).
  creating $macc model for $verific$sub_810$blob_merge.v:884$2172 ($sub).
  creating $macc model for $verific$sub_812$blob_merge.v:884$2174 ($sub).
  creating $macc model for $verific$sub_815$blob_merge.v:885$2177 ($sub).
  creating $macc model for $verific$sub_818$blob_merge.v:885$2180 ($sub).
  creating $macc model for $verific$sub_821$blob_merge.v:886$2183 ($sub).
  creating $macc model for $verific$sub_824$blob_merge.v:886$2186 ($sub).
  creating $macc model for $verific$sub_827$blob_merge.v:887$2189 ($sub).
  creating $macc model for $verific$sub_830$blob_merge.v:887$2192 ($sub).
  creating $macc model for $verific$sub_840$blob_merge.v:893$2199 ($sub).
  creating $macc model for $verific$sub_842$blob_merge.v:893$2201 ($sub).
  creating $macc model for $verific$sub_845$blob_merge.v:894$2204 ($sub).
  creating $macc model for $verific$sub_848$blob_merge.v:894$2207 ($sub).
  creating $macc model for $verific$sub_851$blob_merge.v:895$2210 ($sub).
  creating $macc model for $verific$sub_854$blob_merge.v:895$2213 ($sub).
  creating $macc model for $verific$sub_857$blob_merge.v:896$2216 ($sub).
  creating $macc model for $verific$sub_860$blob_merge.v:896$2219 ($sub).
  creating $macc model for $verific$sub_863$blob_merge.v:898$2222 ($sub).
  creating $macc model for $verific$sub_865$blob_merge.v:898$2224 ($sub).
  creating $macc model for $verific$sub_868$blob_merge.v:899$2227 ($sub).
  creating $macc model for $verific$sub_871$blob_merge.v:899$2230 ($sub).
  creating $macc model for $verific$sub_874$blob_merge.v:900$2233 ($sub).
  creating $macc model for $verific$sub_877$blob_merge.v:900$2236 ($sub).
  creating $macc model for $verific$sub_880$blob_merge.v:901$2239 ($sub).
  creating $macc model for $verific$sub_883$blob_merge.v:901$2242 ($sub).
  creating $macc model for $verific$sub_893$blob_merge.v:907$2249 ($sub).
  creating $macc model for $verific$sub_895$blob_merge.v:907$2251 ($sub).
  creating $macc model for $verific$sub_898$blob_merge.v:908$2254 ($sub).
  creating $macc model for $verific$sub_901$blob_merge.v:908$2257 ($sub).
  creating $macc model for $verific$sub_904$blob_merge.v:909$2260 ($sub).
  creating $macc model for $verific$sub_907$blob_merge.v:909$2263 ($sub).
  creating $macc model for $verific$sub_910$blob_merge.v:910$2266 ($sub).
  creating $macc model for $verific$sub_913$blob_merge.v:910$2269 ($sub).
  creating $macc model for $verific$sub_916$blob_merge.v:912$2272 ($sub).
  creating $macc model for $verific$sub_918$blob_merge.v:912$2274 ($sub).
  creating $macc model for $verific$sub_921$blob_merge.v:913$2277 ($sub).
  creating $macc model for $verific$sub_924$blob_merge.v:913$2280 ($sub).
  creating $macc model for $verific$sub_927$blob_merge.v:914$2283 ($sub).
  creating $macc model for $verific$sub_930$blob_merge.v:914$2286 ($sub).
  creating $macc model for $verific$sub_933$blob_merge.v:915$2289 ($sub).
  creating $macc model for $verific$sub_936$blob_merge.v:915$2292 ($sub).
  creating $macc model for $verific$sub_946$blob_merge.v:923$2299 ($sub).
  creating $macc model for $verific$sub_948$blob_merge.v:923$2301 ($sub).
  creating $macc model for $verific$sub_951$blob_merge.v:924$2304 ($sub).
  creating $macc model for $verific$sub_954$blob_merge.v:924$2307 ($sub).
  creating $macc model for $verific$sub_957$blob_merge.v:925$2310 ($sub).
  creating $macc model for $verific$sub_960$blob_merge.v:925$2313 ($sub).
  creating $macc model for $verific$sub_963$blob_merge.v:926$2316 ($sub).
  creating $macc model for $verific$sub_966$blob_merge.v:926$2319 ($sub).
  creating $macc model for $verific$sub_969$blob_merge.v:928$2322 ($sub).
  creating $macc model for $verific$sub_971$blob_merge.v:928$2324 ($sub).
  creating $macc model for $verific$sub_974$blob_merge.v:929$2327 ($sub).
  creating $macc model for $verific$sub_977$blob_merge.v:929$2330 ($sub).
  creating $macc model for $verific$sub_980$blob_merge.v:930$2333 ($sub).
  creating $macc model for $verific$sub_983$blob_merge.v:930$2336 ($sub).
  creating $macc model for $verific$sub_986$blob_merge.v:931$2339 ($sub).
  creating $macc model for $verific$sub_989$blob_merge.v:931$2342 ($sub).
  creating $macc model for $verific$sub_999$blob_merge.v:937$2349 ($sub).
  creating $alu model for $macc $verific$sub_999$blob_merge.v:937$2349.
  creating $alu model for $macc $verific$sub_989$blob_merge.v:931$2342.
  creating $alu model for $macc $verific$sub_986$blob_merge.v:931$2339.
  creating $alu model for $macc $verific$sub_983$blob_merge.v:930$2336.
  creating $alu model for $macc $verific$sub_980$blob_merge.v:930$2333.
  creating $alu model for $macc $verific$sub_977$blob_merge.v:929$2330.
  creating $alu model for $macc $verific$sub_974$blob_merge.v:929$2327.
  creating $alu model for $macc $verific$sub_971$blob_merge.v:928$2324.
  creating $alu model for $macc $verific$sub_969$blob_merge.v:928$2322.
  creating $alu model for $macc $verific$sub_966$blob_merge.v:926$2319.
  creating $alu model for $macc $verific$sub_963$blob_merge.v:926$2316.
  creating $alu model for $macc $verific$sub_960$blob_merge.v:925$2313.
  creating $alu model for $macc $verific$sub_957$blob_merge.v:925$2310.
  creating $alu model for $macc $verific$sub_954$blob_merge.v:924$2307.
  creating $alu model for $macc $verific$sub_951$blob_merge.v:924$2304.
  creating $alu model for $macc $verific$sub_948$blob_merge.v:923$2301.
  creating $alu model for $macc $verific$sub_946$blob_merge.v:923$2299.
  creating $alu model for $macc $verific$sub_936$blob_merge.v:915$2292.
  creating $alu model for $macc $verific$sub_933$blob_merge.v:915$2289.
  creating $alu model for $macc $verific$sub_930$blob_merge.v:914$2286.
  creating $alu model for $macc $verific$sub_927$blob_merge.v:914$2283.
  creating $alu model for $macc $verific$sub_924$blob_merge.v:913$2280.
  creating $alu model for $macc $verific$sub_921$blob_merge.v:913$2277.
  creating $alu model for $macc $verific$sub_918$blob_merge.v:912$2274.
  creating $alu model for $macc $verific$sub_916$blob_merge.v:912$2272.
  creating $alu model for $macc $verific$sub_913$blob_merge.v:910$2269.
  creating $alu model for $macc $verific$sub_910$blob_merge.v:910$2266.
  creating $alu model for $macc $verific$sub_907$blob_merge.v:909$2263.
  creating $alu model for $macc $verific$sub_904$blob_merge.v:909$2260.
  creating $alu model for $macc $verific$sub_901$blob_merge.v:908$2257.
  creating $alu model for $macc $verific$sub_898$blob_merge.v:908$2254.
  creating $alu model for $macc $verific$sub_895$blob_merge.v:907$2251.
  creating $alu model for $macc $verific$sub_893$blob_merge.v:907$2249.
  creating $alu model for $macc $verific$sub_883$blob_merge.v:901$2242.
  creating $alu model for $macc $verific$sub_880$blob_merge.v:901$2239.
  creating $alu model for $macc $verific$sub_877$blob_merge.v:900$2236.
  creating $alu model for $macc $verific$sub_874$blob_merge.v:900$2233.
  creating $alu model for $macc $verific$sub_871$blob_merge.v:899$2230.
  creating $alu model for $macc $verific$sub_868$blob_merge.v:899$2227.
  creating $alu model for $macc $verific$sub_865$blob_merge.v:898$2224.
  creating $alu model for $macc $verific$sub_863$blob_merge.v:898$2222.
  creating $alu model for $macc $verific$sub_860$blob_merge.v:896$2219.
  creating $alu model for $macc $verific$sub_857$blob_merge.v:896$2216.
  creating $alu model for $macc $verific$sub_854$blob_merge.v:895$2213.
  creating $alu model for $macc $verific$sub_851$blob_merge.v:895$2210.
  creating $alu model for $macc $verific$sub_848$blob_merge.v:894$2207.
  creating $alu model for $macc $verific$sub_845$blob_merge.v:894$2204.
  creating $alu model for $macc $verific$sub_842$blob_merge.v:893$2201.
  creating $alu model for $macc $verific$sub_840$blob_merge.v:893$2199.
  creating $alu model for $macc $verific$sub_830$blob_merge.v:887$2192.
  creating $alu model for $macc $verific$sub_827$blob_merge.v:887$2189.
  creating $alu model for $macc $verific$sub_824$blob_merge.v:886$2186.
  creating $alu model for $macc $verific$sub_821$blob_merge.v:886$2183.
  creating $alu model for $macc $verific$sub_818$blob_merge.v:885$2180.
  creating $alu model for $macc $verific$sub_815$blob_merge.v:885$2177.
  creating $alu model for $macc $verific$sub_812$blob_merge.v:884$2174.
  creating $alu model for $macc $verific$sub_810$blob_merge.v:884$2172.
  creating $alu model for $macc $verific$sub_807$blob_merge.v:882$2169.
  creating $alu model for $macc $verific$sub_804$blob_merge.v:882$2166.
  creating $alu model for $macc $verific$sub_801$blob_merge.v:881$2163.
  creating $alu model for $macc $verific$sub_798$blob_merge.v:881$2160.
  creating $alu model for $macc $verific$sub_795$blob_merge.v:880$2157.
  creating $alu model for $macc $verific$sub_792$blob_merge.v:880$2154.
  creating $alu model for $macc $verific$sub_789$blob_merge.v:879$2151.
  creating $alu model for $macc $verific$sub_787$blob_merge.v:879$2149.
  creating $alu model for $macc $verific$sub_777$blob_merge.v:870$2142.
  creating $alu model for $macc $verific$sub_774$blob_merge.v:870$2139.
  creating $alu model for $macc $verific$sub_771$blob_merge.v:869$2136.
  creating $alu model for $macc $verific$sub_768$blob_merge.v:869$2133.
  creating $alu model for $macc $verific$sub_765$blob_merge.v:868$2130.
  creating $alu model for $macc $verific$sub_762$blob_merge.v:868$2127.
  creating $alu model for $macc $verific$sub_759$blob_merge.v:867$2124.
  creating $alu model for $macc $verific$sub_757$blob_merge.v:867$2122.
  creating $alu model for $macc $verific$sub_754$blob_merge.v:865$2119.
  creating $alu model for $macc $verific$sub_751$blob_merge.v:865$2116.
  creating $alu model for $macc $verific$sub_748$blob_merge.v:864$2113.
  creating $alu model for $macc $verific$sub_745$blob_merge.v:864$2110.
  creating $alu model for $macc $verific$sub_742$blob_merge.v:863$2107.
  creating $alu model for $macc $verific$sub_739$blob_merge.v:863$2104.
  creating $alu model for $macc $verific$sub_736$blob_merge.v:862$2101.
  creating $alu model for $macc $verific$sub_734$blob_merge.v:862$2099.
  creating $alu model for $macc $verific$sub_724$blob_merge.v:855$2092.
  creating $alu model for $macc $verific$sub_721$blob_merge.v:855$2089.
  creating $alu model for $macc $verific$sub_718$blob_merge.v:854$2086.
  creating $alu model for $macc $verific$sub_715$blob_merge.v:854$2083.
  creating $alu model for $macc $verific$sub_712$blob_merge.v:853$2080.
  creating $alu model for $macc $verific$sub_709$blob_merge.v:853$2077.
  creating $alu model for $macc $verific$sub_706$blob_merge.v:852$2074.
  creating $alu model for $macc $verific$sub_704$blob_merge.v:852$2072.
  creating $alu model for $macc $verific$sub_701$blob_merge.v:850$2069.
  creating $alu model for $macc $verific$sub_698$blob_merge.v:850$2066.
  creating $alu model for $macc $verific$sub_695$blob_merge.v:849$2063.
  creating $alu model for $macc $verific$sub_692$blob_merge.v:849$2060.
  creating $alu model for $macc $verific$sub_689$blob_merge.v:848$2057.
  creating $alu model for $macc $verific$sub_686$blob_merge.v:848$2054.
  creating $alu model for $macc $verific$sub_683$blob_merge.v:847$2051.
  creating $alu model for $macc $verific$sub_681$blob_merge.v:847$2049.
  creating $alu model for $macc $verific$sub_630$blob_merge.v:802$2011.
  creating $alu model for $macc $verific$sub_628$blob_merge.v:801$2010.
  creating $alu model for $macc $verific$sub_602$blob_merge.v:780$1997.
  creating $alu model for $macc $verific$sub_600$blob_merge.v:779$1996.
  creating $alu model for $macc $verific$sub_574$blob_merge.v:758$1983.
  creating $alu model for $macc $verific$sub_572$blob_merge.v:757$1982.
  creating $alu model for $macc $verific$sub_546$blob_merge.v:736$1969.
  creating $alu model for $macc $verific$sub_544$blob_merge.v:735$1968.
  creating $alu model for $macc $verific$sub_518$blob_merge.v:714$1955.
  creating $alu model for $macc $verific$sub_516$blob_merge.v:713$1954.
  creating $alu model for $macc $verific$sub_492$blob_merge.v:692$1939.
  creating $alu model for $macc $verific$sub_490$blob_merge.v:691$1938.
  creating $alu model for $macc $verific$sub_1466$blob_merge.v:1062$2792.
  creating $alu model for $macc $verific$sub_1463$blob_merge.v:1062$2789.
  creating $alu model for $macc $verific$sub_1460$blob_merge.v:1061$2786.
  creating $alu model for $macc $verific$sub_1457$blob_merge.v:1061$2783.
  creating $alu model for $macc $verific$sub_1454$blob_merge.v:1060$2780.
  creating $alu model for $macc $verific$sub_1451$blob_merge.v:1060$2777.
  creating $alu model for $macc $verific$sub_1448$blob_merge.v:1059$2774.
  creating $alu model for $macc $verific$sub_1446$blob_merge.v:1059$2772.
  creating $alu model for $macc $verific$sub_1443$blob_merge.v:1057$2769.
  creating $alu model for $macc $verific$sub_1440$blob_merge.v:1057$2766.
  creating $alu model for $macc $verific$sub_1437$blob_merge.v:1056$2763.
  creating $alu model for $macc $verific$sub_1434$blob_merge.v:1056$2760.
  creating $alu model for $macc $verific$sub_1431$blob_merge.v:1055$2757.
  creating $alu model for $macc $verific$sub_1428$blob_merge.v:1055$2754.
  creating $alu model for $macc $verific$sub_1425$blob_merge.v:1054$2751.
  creating $alu model for $macc $verific$sub_1423$blob_merge.v:1054$2749.
  creating $alu model for $macc $verific$sub_1413$blob_merge.v:1047$2742.
  creating $alu model for $macc $verific$sub_1410$blob_merge.v:1047$2739.
  creating $alu model for $macc $verific$sub_1407$blob_merge.v:1046$2736.
  creating $alu model for $macc $verific$sub_1404$blob_merge.v:1046$2733.
  creating $alu model for $macc $verific$sub_1401$blob_merge.v:1045$2730.
  creating $alu model for $macc $verific$sub_1398$blob_merge.v:1045$2727.
  creating $alu model for $macc $verific$sub_1395$blob_merge.v:1044$2724.
  creating $alu model for $macc $verific$sub_1393$blob_merge.v:1044$2722.
  creating $alu model for $macc $verific$sub_1390$blob_merge.v:1042$2719.
  creating $alu model for $macc $verific$sub_1387$blob_merge.v:1042$2716.
  creating $alu model for $macc $verific$sub_1384$blob_merge.v:1041$2713.
  creating $alu model for $macc $verific$sub_1381$blob_merge.v:1041$2710.
  creating $alu model for $macc $verific$sub_1378$blob_merge.v:1040$2707.
  creating $alu model for $macc $verific$sub_1375$blob_merge.v:1040$2704.
  creating $alu model for $macc $verific$sub_1372$blob_merge.v:1039$2701.
  creating $alu model for $macc $verific$sub_1370$blob_merge.v:1039$2699.
  creating $alu model for $macc $verific$sub_1360$blob_merge.v:1033$2692.
  creating $alu model for $macc $verific$sub_1357$blob_merge.v:1033$2689.
  creating $alu model for $macc $verific$sub_1354$blob_merge.v:1032$2686.
  creating $alu model for $macc $verific$sub_1351$blob_merge.v:1032$2683.
  creating $alu model for $macc $verific$sub_1348$blob_merge.v:1031$2680.
  creating $alu model for $macc $verific$sub_1345$blob_merge.v:1031$2677.
  creating $alu model for $macc $verific$sub_1342$blob_merge.v:1030$2674.
  creating $alu model for $macc $verific$sub_1340$blob_merge.v:1030$2672.
  creating $alu model for $macc $verific$sub_1337$blob_merge.v:1028$2669.
  creating $alu model for $macc $verific$sub_1334$blob_merge.v:1028$2666.
  creating $alu model for $macc $verific$sub_1331$blob_merge.v:1027$2663.
  creating $alu model for $macc $verific$sub_1328$blob_merge.v:1027$2660.
  creating $alu model for $macc $verific$sub_1325$blob_merge.v:1026$2657.
  creating $alu model for $macc $verific$sub_1322$blob_merge.v:1026$2654.
  creating $alu model for $macc $verific$sub_1319$blob_merge.v:1025$2651.
  creating $alu model for $macc $verific$sub_1317$blob_merge.v:1025$2649.
  creating $alu model for $macc $verific$sub_1307$blob_merge.v:1017$2642.
  creating $alu model for $macc $verific$sub_1304$blob_merge.v:1017$2639.
  creating $alu model for $macc $verific$sub_1301$blob_merge.v:1016$2636.
  creating $alu model for $macc $verific$sub_1298$blob_merge.v:1016$2633.
  creating $alu model for $macc $verific$sub_1295$blob_merge.v:1015$2630.
  creating $alu model for $macc $verific$sub_1292$blob_merge.v:1015$2627.
  creating $alu model for $macc $verific$sub_1289$blob_merge.v:1014$2624.
  creating $alu model for $macc $verific$sub_1287$blob_merge.v:1014$2622.
  creating $alu model for $macc $verific$sub_1284$blob_merge.v:1012$2619.
  creating $alu model for $macc $verific$sub_1281$blob_merge.v:1012$2616.
  creating $alu model for $macc $verific$sub_1278$blob_merge.v:1011$2613.
  creating $alu model for $macc $verific$sub_1275$blob_merge.v:1011$2610.
  creating $alu model for $macc $verific$sub_1272$blob_merge.v:1010$2607.
  creating $alu model for $macc $verific$sub_1269$blob_merge.v:1010$2604.
  creating $alu model for $macc $verific$sub_1266$blob_merge.v:1009$2601.
  creating $alu model for $macc $verific$sub_1264$blob_merge.v:1009$2599.
  creating $alu model for $macc $verific$sub_1254$blob_merge.v:1003$2592.
  creating $alu model for $macc $verific$sub_1251$blob_merge.v:1003$2589.
  creating $alu model for $macc $verific$sub_1248$blob_merge.v:1002$2586.
  creating $alu model for $macc $verific$sub_1245$blob_merge.v:1002$2583.
  creating $alu model for $macc $verific$sub_1242$blob_merge.v:1001$2580.
  creating $alu model for $macc $verific$sub_1239$blob_merge.v:1001$2577.
  creating $alu model for $macc $verific$sub_1236$blob_merge.v:1000$2574.
  creating $alu model for $macc $verific$sub_1234$blob_merge.v:1000$2572.
  creating $alu model for $macc $verific$sub_1231$blob_merge.v:998$2569.
  creating $alu model for $macc $verific$sub_1228$blob_merge.v:998$2566.
  creating $alu model for $macc $verific$sub_1225$blob_merge.v:997$2563.
  creating $alu model for $macc $verific$sub_1222$blob_merge.v:997$2560.
  creating $alu model for $macc $verific$sub_1219$blob_merge.v:996$2557.
  creating $alu model for $macc $verific$sub_1216$blob_merge.v:996$2554.
  creating $alu model for $macc $verific$sub_1213$blob_merge.v:995$2551.
  creating $alu model for $macc $verific$sub_1211$blob_merge.v:995$2549.
  creating $alu model for $macc $verific$sub_1201$blob_merge.v:989$2542.
  creating $alu model for $macc $verific$sub_1198$blob_merge.v:989$2539.
  creating $alu model for $macc $verific$sub_1195$blob_merge.v:988$2536.
  creating $alu model for $macc $verific$sub_1192$blob_merge.v:988$2533.
  creating $alu model for $macc $verific$sub_1189$blob_merge.v:987$2530.
  creating $alu model for $macc $verific$sub_1186$blob_merge.v:987$2527.
  creating $alu model for $macc $verific$sub_1183$blob_merge.v:986$2524.
  creating $alu model for $macc $verific$sub_1181$blob_merge.v:986$2522.
  creating $alu model for $macc $verific$sub_1178$blob_merge.v:984$2519.
  creating $alu model for $macc $verific$sub_1175$blob_merge.v:984$2516.
  creating $alu model for $macc $verific$sub_1172$blob_merge.v:983$2513.
  creating $alu model for $macc $verific$sub_1169$blob_merge.v:983$2510.
  creating $alu model for $macc $verific$sub_1166$blob_merge.v:982$2507.
  creating $alu model for $macc $verific$sub_1163$blob_merge.v:982$2504.
  creating $alu model for $macc $verific$sub_1160$blob_merge.v:981$2501.
  creating $alu model for $macc $verific$sub_1158$blob_merge.v:981$2499.
  creating $alu model for $macc $verific$sub_1148$blob_merge.v:973$2492.
  creating $alu model for $macc $verific$sub_1145$blob_merge.v:973$2489.
  creating $alu model for $macc $verific$sub_1142$blob_merge.v:972$2486.
  creating $alu model for $macc $verific$sub_1139$blob_merge.v:972$2483.
  creating $alu model for $macc $verific$sub_1136$blob_merge.v:971$2480.
  creating $alu model for $macc $verific$sub_1133$blob_merge.v:971$2477.
  creating $alu model for $macc $verific$sub_1130$blob_merge.v:970$2474.
  creating $alu model for $macc $verific$sub_1128$blob_merge.v:970$2472.
  creating $alu model for $macc $verific$sub_1125$blob_merge.v:968$2469.
  creating $alu model for $macc $verific$sub_1122$blob_merge.v:968$2466.
  creating $alu model for $macc $verific$sub_1119$blob_merge.v:967$2463.
  creating $alu model for $macc $verific$sub_1116$blob_merge.v:967$2460.
  creating $alu model for $macc $verific$sub_1113$blob_merge.v:966$2457.
  creating $alu model for $macc $verific$sub_1110$blob_merge.v:966$2454.
  creating $alu model for $macc $verific$sub_1107$blob_merge.v:965$2451.
  creating $alu model for $macc $verific$sub_1105$blob_merge.v:965$2449.
  creating $alu model for $macc $verific$sub_1095$blob_merge.v:959$2442.
  creating $alu model for $macc $verific$sub_1092$blob_merge.v:959$2439.
  creating $alu model for $macc $verific$sub_1089$blob_merge.v:958$2436.
  creating $alu model for $macc $verific$sub_1086$blob_merge.v:958$2433.
  creating $alu model for $macc $verific$sub_1083$blob_merge.v:957$2430.
  creating $alu model for $macc $verific$sub_1080$blob_merge.v:957$2427.
  creating $alu model for $macc $verific$sub_1077$blob_merge.v:956$2424.
  creating $alu model for $macc $verific$sub_1075$blob_merge.v:956$2422.
  creating $alu model for $macc $verific$sub_1072$blob_merge.v:954$2419.
  creating $alu model for $macc $verific$sub_1069$blob_merge.v:954$2416.
  creating $alu model for $macc $verific$sub_1066$blob_merge.v:953$2413.
  creating $alu model for $macc $verific$sub_1063$blob_merge.v:953$2410.
  creating $alu model for $macc $verific$sub_1060$blob_merge.v:952$2407.
  creating $alu model for $macc $verific$sub_1057$blob_merge.v:952$2404.
  creating $alu model for $macc $verific$sub_1054$blob_merge.v:951$2401.
  creating $alu model for $macc $verific$sub_1052$blob_merge.v:951$2399.
  creating $alu model for $macc $verific$sub_1042$blob_merge.v:945$2392.
  creating $alu model for $macc $verific$sub_1039$blob_merge.v:945$2389.
  creating $alu model for $macc $verific$sub_1036$blob_merge.v:944$2386.
  creating $alu model for $macc $verific$sub_1033$blob_merge.v:944$2383.
  creating $alu model for $macc $verific$sub_1030$blob_merge.v:943$2380.
  creating $alu model for $macc $verific$sub_1027$blob_merge.v:943$2377.
  creating $alu model for $macc $verific$sub_1024$blob_merge.v:942$2374.
  creating $alu model for $macc $verific$sub_1022$blob_merge.v:942$2372.
  creating $alu model for $macc $verific$sub_1019$blob_merge.v:940$2369.
  creating $alu model for $macc $verific$sub_1016$blob_merge.v:940$2366.
  creating $alu model for $macc $verific$sub_1013$blob_merge.v:939$2363.
  creating $alu model for $macc $verific$sub_1010$blob_merge.v:939$2360.
  creating $alu model for $macc $verific$sub_1007$blob_merge.v:938$2357.
  creating $alu model for $macc $verific$sub_1004$blob_merge.v:938$2354.
  creating $alu model for $macc $verific$sub_1001$blob_merge.v:937$2351.
  creating $alu model for $macc $verific$add_99$blob_merge.v:407$1666.
  creating $alu model for $macc $verific$add_636$blob_merge.v:805$2015.
  creating $alu model for $macc $verific$add_633$blob_merge.v:804$2013.
  creating $alu model for $macc $verific$add_608$blob_merge.v:782$2001.
  creating $alu model for $macc $verific$add_605$blob_merge.v:781$1999.
  creating $alu model for $macc $verific$add_580$blob_merge.v:760$1987.
  creating $alu model for $macc $verific$add_577$blob_merge.v:759$1985.
  creating $alu model for $macc $verific$add_552$blob_merge.v:738$1973.
  creating $alu model for $macc $verific$add_549$blob_merge.v:737$1971.
  creating $alu model for $macc $verific$add_524$blob_merge.v:716$1959.
  creating $alu model for $macc $verific$add_521$blob_merge.v:715$1957.
  creating $alu model for $macc $verific$add_501$blob_merge.v:699$1945.
  creating $alu model for $macc $verific$add_498$blob_merge.v:695$1943.
  creating $alu model for $macc $verific$add_481$blob_merge.v:666$1934.
  creating $alu model for $macc $verific$add_479$blob_merge.v:665$1931.
  creating $alu model for $macc $verific$add_477$blob_merge.v:663$1928.
  creating $alu model for $macc $verific$add_475$blob_merge.v:662$1925.
  creating $alu model for $macc $verific$add_473$blob_merge.v:660$1922.
  creating $alu model for $macc $verific$add_471$blob_merge.v:659$1919.
  creating $alu model for $macc $verific$add_469$blob_merge.v:657$1916.
  creating $alu model for $macc $verific$add_467$blob_merge.v:656$1913.
  creating $alu model for $macc $verific$add_465$blob_merge.v:654$1910.
  creating $alu model for $macc $verific$add_463$blob_merge.v:653$1907.
  creating $alu model for $macc $verific$add_461$blob_merge.v:651$1904.
  creating $alu model for $macc $verific$add_459$blob_merge.v:650$1901.
  creating $alu model for $macc $verific$add_219$blob_merge.v:467$1748.
  creating $alu model for $macc $verific$add_213$blob_merge.v:463$1743.
  creating $alu model for $macc $verific$add_207$blob_merge.v:459$1738.
  creating $alu model for $macc $verific$add_201$blob_merge.v:455$1733.
  creating $alu model for $macc $verific$add_195$blob_merge.v:451$1728.
  creating $alu model for $macc $verific$add_189$blob_merge.v:447$1723.
  creating $alu model for $macc $verific$add_176$blob_merge.v:441$1715.
  creating $alu model for $macc $verific$add_161$blob_merge.v:435$1706.
  creating $alu model for $macc $verific$add_146$blob_merge.v:428$1697.
  creating $alu model for $macc $verific$add_131$blob_merge.v:421$1688.
  creating $alu model for $macc $verific$add_116$blob_merge.v:414$1679.
  creating $alu model for $macc $verific$add_105$blob_merge.v:408$1672.
  creating $alu model for $macc $verific$add_104$blob_merge.v:408$1671.
  creating $alu model for $macc $verific$add_101$blob_merge.v:407$1668.
  creating $alu model for $macc $flatten\inst_y.$verific$sub_89$blob_merge.v:1548$3272.
  creating $alu model for $macc $flatten\inst_y.$verific$sub_8$blob_merge.v:1455$3236.
  creating $alu model for $macc $flatten\inst_y.$verific$sub_73$blob_merge.v:1532$3266.
  creating $alu model for $macc $flatten\inst_y.$verific$sub_58$blob_merge.v:1517$3260.
  creating $alu model for $macc $flatten\inst_y.$verific$sub_44$blob_merge.v:1502$3254.
  creating $alu model for $macc $flatten\inst_y.$verific$sub_31$blob_merge.v:1486$3248.
  creating $alu model for $macc $flatten\inst_y.$verific$sub_19$blob_merge.v:1470$3242.
  creating $alu model for $macc $flatten\inst_y.$verific$sub_106$blob_merge.v:1563$3278.
  creating $alu model for $macc $flatten\inst_x.$verific$sub_89$blob_merge.v:1548$3272.
  creating $alu model for $macc $flatten\inst_x.$verific$sub_8$blob_merge.v:1455$3236.
  creating $alu model for $macc $flatten\inst_x.$verific$sub_73$blob_merge.v:1532$3266.
  creating $alu model for $macc $flatten\inst_x.$verific$sub_58$blob_merge.v:1517$3260.
  creating $alu model for $macc $flatten\inst_x.$verific$sub_44$blob_merge.v:1502$3254.
  creating $alu model for $macc $flatten\inst_x.$verific$sub_31$blob_merge.v:1486$3248.
  creating $alu model for $macc $flatten\inst_x.$verific$sub_19$blob_merge.v:1470$3242.
  creating $alu model for $macc $flatten\inst_x.$verific$sub_106$blob_merge.v:1563$3278.
  creating $alu model for $verific$LessThan_100$blob_merge.v:407$1667 ($le): new $alu
  creating $alu model for $verific$LessThan_1000$blob_merge.v:937$2350 ($lt): new $alu
  creating $alu model for $verific$LessThan_1002$blob_merge.v:937$2352 ($lt): new $alu
  creating $alu model for $verific$LessThan_1005$blob_merge.v:938$2355 ($lt): new $alu
  creating $alu model for $verific$LessThan_1008$blob_merge.v:938$2358 ($lt): new $alu
  creating $alu model for $verific$LessThan_1011$blob_merge.v:939$2361 ($lt): new $alu
  creating $alu model for $verific$LessThan_1014$blob_merge.v:939$2364 ($lt): new $alu
  creating $alu model for $verific$LessThan_1017$blob_merge.v:940$2367 ($lt): new $alu
  creating $alu model for $verific$LessThan_102$blob_merge.v:407$1669 ($le): new $alu
  creating $alu model for $verific$LessThan_1020$blob_merge.v:940$2370 ($lt): new $alu
  creating $alu model for $verific$LessThan_1023$blob_merge.v:942$2373 ($lt): new $alu
  creating $alu model for $verific$LessThan_1025$blob_merge.v:942$2375 ($lt): new $alu
  creating $alu model for $verific$LessThan_1028$blob_merge.v:943$2378 ($lt): new $alu
  creating $alu model for $verific$LessThan_1031$blob_merge.v:943$2381 ($lt): new $alu
  creating $alu model for $verific$LessThan_1034$blob_merge.v:944$2384 ($lt): new $alu
  creating $alu model for $verific$LessThan_1037$blob_merge.v:944$2387 ($lt): new $alu
  creating $alu model for $verific$LessThan_1040$blob_merge.v:945$2390 ($lt): new $alu
  creating $alu model for $verific$LessThan_1043$blob_merge.v:945$2393 ($lt): new $alu
  creating $alu model for $verific$LessThan_1053$blob_merge.v:951$2400 ($lt): new $alu
  creating $alu model for $verific$LessThan_1055$blob_merge.v:951$2402 ($lt): new $alu
  creating $alu model for $verific$LessThan_1058$blob_merge.v:952$2405 ($lt): new $alu
  creating $alu model for $verific$LessThan_106$blob_merge.v:408$1673 ($le): new $alu
  creating $alu model for $verific$LessThan_1061$blob_merge.v:952$2408 ($lt): new $alu
  creating $alu model for $verific$LessThan_1064$blob_merge.v:953$2411 ($lt): new $alu
  creating $alu model for $verific$LessThan_1067$blob_merge.v:953$2414 ($lt): new $alu
  creating $alu model for $verific$LessThan_1070$blob_merge.v:954$2417 ($lt): new $alu
  creating $alu model for $verific$LessThan_1073$blob_merge.v:954$2420 ($lt): new $alu
  creating $alu model for $verific$LessThan_1076$blob_merge.v:956$2423 ($lt): new $alu
  creating $alu model for $verific$LessThan_1078$blob_merge.v:956$2425 ($lt): new $alu
  creating $alu model for $verific$LessThan_1081$blob_merge.v:957$2428 ($lt): new $alu
  creating $alu model for $verific$LessThan_1084$blob_merge.v:957$2431 ($lt): new $alu
  creating $alu model for $verific$LessThan_1087$blob_merge.v:958$2434 ($lt): new $alu
  creating $alu model for $verific$LessThan_109$blob_merge.v:408$1674 ($le): new $alu
  creating $alu model for $verific$LessThan_1090$blob_merge.v:958$2437 ($lt): new $alu
  creating $alu model for $verific$LessThan_1093$blob_merge.v:959$2440 ($lt): new $alu
  creating $alu model for $verific$LessThan_1096$blob_merge.v:959$2443 ($lt): new $alu
  creating $alu model for $verific$LessThan_1106$blob_merge.v:965$2450 ($lt): new $alu
  creating $alu model for $verific$LessThan_1108$blob_merge.v:965$2452 ($lt): new $alu
  creating $alu model for $verific$LessThan_1111$blob_merge.v:966$2455 ($lt): new $alu
  creating $alu model for $verific$LessThan_1114$blob_merge.v:966$2458 ($lt): new $alu
  creating $alu model for $verific$LessThan_1117$blob_merge.v:967$2461 ($lt): new $alu
  creating $alu model for $verific$LessThan_1120$blob_merge.v:967$2464 ($lt): new $alu
  creating $alu model for $verific$LessThan_1123$blob_merge.v:968$2467 ($lt): new $alu
  creating $alu model for $verific$LessThan_1126$blob_merge.v:968$2470 ($lt): new $alu
  creating $alu model for $verific$LessThan_1129$blob_merge.v:970$2473 ($lt): new $alu
  creating $alu model for $verific$LessThan_1131$blob_merge.v:970$2475 ($lt): new $alu
  creating $alu model for $verific$LessThan_1134$blob_merge.v:971$2478 ($lt): new $alu
  creating $alu model for $verific$LessThan_1137$blob_merge.v:971$2481 ($lt): new $alu
  creating $alu model for $verific$LessThan_1140$blob_merge.v:972$2484 ($lt): new $alu
  creating $alu model for $verific$LessThan_1143$blob_merge.v:972$2487 ($lt): new $alu
  creating $alu model for $verific$LessThan_1146$blob_merge.v:973$2490 ($lt): new $alu
  creating $alu model for $verific$LessThan_1149$blob_merge.v:973$2493 ($lt): new $alu
  creating $alu model for $verific$LessThan_115$blob_merge.v:414$1678 ($le): new $alu
  creating $alu model for $verific$LessThan_1159$blob_merge.v:981$2500 ($lt): new $alu
  creating $alu model for $verific$LessThan_1161$blob_merge.v:981$2502 ($lt): new $alu
  creating $alu model for $verific$LessThan_1164$blob_merge.v:982$2505 ($lt): new $alu
  creating $alu model for $verific$LessThan_1167$blob_merge.v:982$2508 ($lt): new $alu
  creating $alu model for $verific$LessThan_117$blob_merge.v:414$1680 ($le): new $alu
  creating $alu model for $verific$LessThan_1170$blob_merge.v:983$2511 ($lt): new $alu
  creating $alu model for $verific$LessThan_1173$blob_merge.v:983$2514 ($lt): new $alu
  creating $alu model for $verific$LessThan_1176$blob_merge.v:984$2517 ($lt): new $alu
  creating $alu model for $verific$LessThan_1179$blob_merge.v:984$2520 ($lt): new $alu
  creating $alu model for $verific$LessThan_1182$blob_merge.v:986$2523 ($lt): new $alu
  creating $alu model for $verific$LessThan_1184$blob_merge.v:986$2525 ($lt): new $alu
  creating $alu model for $verific$LessThan_1187$blob_merge.v:987$2528 ($lt): new $alu
  creating $alu model for $verific$LessThan_1190$blob_merge.v:987$2531 ($lt): new $alu
  creating $alu model for $verific$LessThan_1193$blob_merge.v:988$2534 ($lt): new $alu
  creating $alu model for $verific$LessThan_1196$blob_merge.v:988$2537 ($lt): new $alu
  creating $alu model for $verific$LessThan_1199$blob_merge.v:989$2540 ($lt): new $alu
  creating $alu model for $verific$LessThan_1202$blob_merge.v:989$2543 ($lt): new $alu
  creating $alu model for $verific$LessThan_121$blob_merge.v:415$1682 ($le): new $alu
  creating $alu model for $verific$LessThan_1212$blob_merge.v:995$2550 ($lt): new $alu
  creating $alu model for $verific$LessThan_1214$blob_merge.v:995$2552 ($lt): new $alu
  creating $alu model for $verific$LessThan_1217$blob_merge.v:996$2555 ($lt): new $alu
  creating $alu model for $verific$LessThan_1220$blob_merge.v:996$2558 ($lt): new $alu
  creating $alu model for $verific$LessThan_1223$blob_merge.v:997$2561 ($lt): new $alu
  creating $alu model for $verific$LessThan_1226$blob_merge.v:997$2564 ($lt): new $alu
  creating $alu model for $verific$LessThan_1229$blob_merge.v:998$2567 ($lt): new $alu
  creating $alu model for $verific$LessThan_1232$blob_merge.v:998$2570 ($lt): new $alu
  creating $alu model for $verific$LessThan_1235$blob_merge.v:1000$2573 ($lt): new $alu
  creating $alu model for $verific$LessThan_1237$blob_merge.v:1000$2575 ($lt): new $alu
  creating $alu model for $verific$LessThan_124$blob_merge.v:415$1683 ($le): new $alu
  creating $alu model for $verific$LessThan_1240$blob_merge.v:1001$2578 ($lt): new $alu
  creating $alu model for $verific$LessThan_1243$blob_merge.v:1001$2581 ($lt): new $alu
  creating $alu model for $verific$LessThan_1246$blob_merge.v:1002$2584 ($lt): new $alu
  creating $alu model for $verific$LessThan_1249$blob_merge.v:1002$2587 ($lt): new $alu
  creating $alu model for $verific$LessThan_1252$blob_merge.v:1003$2590 ($lt): new $alu
  creating $alu model for $verific$LessThan_1255$blob_merge.v:1003$2593 ($lt): new $alu
  creating $alu model for $verific$LessThan_1265$blob_merge.v:1009$2600 ($lt): new $alu
  creating $alu model for $verific$LessThan_1267$blob_merge.v:1009$2602 ($lt): new $alu
  creating $alu model for $verific$LessThan_1270$blob_merge.v:1010$2605 ($lt): new $alu
  creating $alu model for $verific$LessThan_1273$blob_merge.v:1010$2608 ($lt): new $alu
  creating $alu model for $verific$LessThan_1276$blob_merge.v:1011$2611 ($lt): new $alu
  creating $alu model for $verific$LessThan_1279$blob_merge.v:1011$2614 ($lt): new $alu
  creating $alu model for $verific$LessThan_1282$blob_merge.v:1012$2617 ($lt): new $alu
  creating $alu model for $verific$LessThan_1285$blob_merge.v:1012$2620 ($lt): new $alu
  creating $alu model for $verific$LessThan_1288$blob_merge.v:1014$2623 ($lt): new $alu
  creating $alu model for $verific$LessThan_1290$blob_merge.v:1014$2625 ($lt): new $alu
  creating $alu model for $verific$LessThan_1293$blob_merge.v:1015$2628 ($lt): new $alu
  creating $alu model for $verific$LessThan_1296$blob_merge.v:1015$2631 ($lt): new $alu
  creating $alu model for $verific$LessThan_1299$blob_merge.v:1016$2634 ($lt): new $alu
  creating $alu model for $verific$LessThan_130$blob_merge.v:421$1687 ($le): new $alu
  creating $alu model for $verific$LessThan_1302$blob_merge.v:1016$2637 ($lt): new $alu
  creating $alu model for $verific$LessThan_1305$blob_merge.v:1017$2640 ($lt): new $alu
  creating $alu model for $verific$LessThan_1308$blob_merge.v:1017$2643 ($lt): new $alu
  creating $alu model for $verific$LessThan_1318$blob_merge.v:1025$2650 ($lt): new $alu
  creating $alu model for $verific$LessThan_132$blob_merge.v:421$1689 ($le): new $alu
  creating $alu model for $verific$LessThan_1320$blob_merge.v:1025$2652 ($lt): new $alu
  creating $alu model for $verific$LessThan_1323$blob_merge.v:1026$2655 ($lt): new $alu
  creating $alu model for $verific$LessThan_1326$blob_merge.v:1026$2658 ($lt): new $alu
  creating $alu model for $verific$LessThan_1329$blob_merge.v:1027$2661 ($lt): new $alu
  creating $alu model for $verific$LessThan_1332$blob_merge.v:1027$2664 ($lt): new $alu
  creating $alu model for $verific$LessThan_1335$blob_merge.v:1028$2667 ($lt): new $alu
  creating $alu model for $verific$LessThan_1338$blob_merge.v:1028$2670 ($lt): new $alu
  creating $alu model for $verific$LessThan_1341$blob_merge.v:1030$2673 ($lt): new $alu
  creating $alu model for $verific$LessThan_1343$blob_merge.v:1030$2675 ($lt): new $alu
  creating $alu model for $verific$LessThan_1346$blob_merge.v:1031$2678 ($lt): new $alu
  creating $alu model for $verific$LessThan_1349$blob_merge.v:1031$2681 ($lt): new $alu
  creating $alu model for $verific$LessThan_1352$blob_merge.v:1032$2684 ($lt): new $alu
  creating $alu model for $verific$LessThan_1355$blob_merge.v:1032$2687 ($lt): new $alu
  creating $alu model for $verific$LessThan_1358$blob_merge.v:1033$2690 ($lt): new $alu
  creating $alu model for $verific$LessThan_136$blob_merge.v:422$1691 ($le): new $alu
  creating $alu model for $verific$LessThan_1361$blob_merge.v:1033$2693 ($lt): new $alu
  creating $alu model for $verific$LessThan_1371$blob_merge.v:1039$2700 ($lt): new $alu
  creating $alu model for $verific$LessThan_1373$blob_merge.v:1039$2702 ($lt): new $alu
  creating $alu model for $verific$LessThan_1376$blob_merge.v:1040$2705 ($lt): new $alu
  creating $alu model for $verific$LessThan_1379$blob_merge.v:1040$2708 ($lt): new $alu
  creating $alu model for $verific$LessThan_1382$blob_merge.v:1041$2711 ($lt): new $alu
  creating $alu model for $verific$LessThan_1385$blob_merge.v:1041$2714 ($lt): new $alu
  creating $alu model for $verific$LessThan_1388$blob_merge.v:1042$2717 ($lt): new $alu
  creating $alu model for $verific$LessThan_139$blob_merge.v:422$1692 ($le): new $alu
  creating $alu model for $verific$LessThan_1391$blob_merge.v:1042$2720 ($lt): new $alu
  creating $alu model for $verific$LessThan_1394$blob_merge.v:1044$2723 ($lt): new $alu
  creating $alu model for $verific$LessThan_1396$blob_merge.v:1044$2725 ($lt): new $alu
  creating $alu model for $verific$LessThan_1399$blob_merge.v:1045$2728 ($lt): new $alu
  creating $alu model for $verific$LessThan_1402$blob_merge.v:1045$2731 ($lt): new $alu
  creating $alu model for $verific$LessThan_1405$blob_merge.v:1046$2734 ($lt): new $alu
  creating $alu model for $verific$LessThan_1408$blob_merge.v:1046$2737 ($lt): new $alu
  creating $alu model for $verific$LessThan_1411$blob_merge.v:1047$2740 ($lt): new $alu
  creating $alu model for $verific$LessThan_1414$blob_merge.v:1047$2743 ($lt): new $alu
  creating $alu model for $verific$LessThan_1424$blob_merge.v:1054$2750 ($lt): new $alu
  creating $alu model for $verific$LessThan_1426$blob_merge.v:1054$2752 ($lt): new $alu
  creating $alu model for $verific$LessThan_1429$blob_merge.v:1055$2755 ($lt): new $alu
  creating $alu model for $verific$LessThan_1432$blob_merge.v:1055$2758 ($lt): new $alu
  creating $alu model for $verific$LessThan_1435$blob_merge.v:1056$2761 ($lt): new $alu
  creating $alu model for $verific$LessThan_1438$blob_merge.v:1056$2764 ($lt): new $alu
  creating $alu model for $verific$LessThan_1441$blob_merge.v:1057$2767 ($lt): new $alu
  creating $alu model for $verific$LessThan_1444$blob_merge.v:1057$2770 ($lt): new $alu
  creating $alu model for $verific$LessThan_1447$blob_merge.v:1059$2773 ($lt): new $alu
  creating $alu model for $verific$LessThan_1449$blob_merge.v:1059$2775 ($lt): new $alu
  creating $alu model for $verific$LessThan_145$blob_merge.v:428$1696 ($le): new $alu
  creating $alu model for $verific$LessThan_1452$blob_merge.v:1060$2778 ($lt): new $alu
  creating $alu model for $verific$LessThan_1455$blob_merge.v:1060$2781 ($lt): new $alu
  creating $alu model for $verific$LessThan_1458$blob_merge.v:1061$2784 ($lt): new $alu
  creating $alu model for $verific$LessThan_1461$blob_merge.v:1061$2787 ($lt): new $alu
  creating $alu model for $verific$LessThan_1464$blob_merge.v:1062$2790 ($lt): new $alu
  creating $alu model for $verific$LessThan_1467$blob_merge.v:1062$2793 ($lt): new $alu
  creating $alu model for $verific$LessThan_147$blob_merge.v:428$1698 ($le): new $alu
  creating $alu model for $verific$LessThan_1474$blob_merge.v:1072$2798 ($lt): new $alu
  creating $alu model for $verific$LessThan_151$blob_merge.v:429$1700 ($le): new $alu
  creating $alu model for $verific$LessThan_1522$blob_merge.v:1128$2831 ($lt): merged with $verific$sub_724$blob_merge.v:855$2092.
  creating $alu model for $verific$LessThan_1525$blob_merge.v:1129$2834 ($lt): merged with $verific$sub_701$blob_merge.v:850$2069.
  creating $alu model for $verific$LessThan_1528$blob_merge.v:1130$2837 ($lt): merged with $verific$sub_706$blob_merge.v:852$2074.
  creating $alu model for $verific$LessThan_1531$blob_merge.v:1131$2840 ($lt): merged with $verific$sub_683$blob_merge.v:847$2051.
  creating $alu model for $verific$LessThan_1537$blob_merge.v:1139$2843 ($lt): merged with $verific$sub_777$blob_merge.v:870$2142.
  creating $alu model for $verific$LessThan_154$blob_merge.v:429$1701 ($le): new $alu
  creating $alu model for $verific$LessThan_1540$blob_merge.v:1140$2846 ($lt): merged with $verific$sub_754$blob_merge.v:865$2119.
  creating $alu model for $verific$LessThan_1543$blob_merge.v:1141$2849 ($lt): merged with $verific$sub_759$blob_merge.v:867$2124.
  creating $alu model for $verific$LessThan_1546$blob_merge.v:1142$2852 ($lt): merged with $verific$sub_736$blob_merge.v:862$2101.
  creating $alu model for $verific$LessThan_1552$blob_merge.v:1150$2855 ($lt): merged with $verific$sub_830$blob_merge.v:887$2192.
  creating $alu model for $verific$LessThan_1555$blob_merge.v:1151$2858 ($lt): merged with $verific$sub_807$blob_merge.v:882$2169.
  creating $alu model for $verific$LessThan_1558$blob_merge.v:1152$2861 ($lt): merged with $verific$sub_812$blob_merge.v:884$2174.
  creating $alu model for $verific$LessThan_1561$blob_merge.v:1153$2864 ($lt): merged with $verific$sub_789$blob_merge.v:879$2151.
  creating $alu model for $verific$LessThan_1567$blob_merge.v:1161$2867 ($lt): merged with $verific$sub_883$blob_merge.v:901$2242.
  creating $alu model for $verific$LessThan_1570$blob_merge.v:1162$2870 ($lt): merged with $verific$sub_860$blob_merge.v:896$2219.
  creating $alu model for $verific$LessThan_1573$blob_merge.v:1163$2873 ($lt): merged with $verific$sub_865$blob_merge.v:898$2224.
  creating $alu model for $verific$LessThan_1576$blob_merge.v:1164$2876 ($lt): merged with $verific$sub_842$blob_merge.v:893$2201.
  creating $alu model for $verific$LessThan_1582$blob_merge.v:1172$2879 ($lt): merged with $verific$sub_936$blob_merge.v:915$2292.
  creating $alu model for $verific$LessThan_1585$blob_merge.v:1173$2882 ($lt): merged with $verific$sub_913$blob_merge.v:910$2269.
  creating $alu model for $verific$LessThan_1588$blob_merge.v:1174$2885 ($lt): merged with $verific$sub_918$blob_merge.v:912$2274.
  creating $alu model for $verific$LessThan_1591$blob_merge.v:1175$2888 ($lt): merged with $verific$sub_895$blob_merge.v:907$2251.
  creating $alu model for $verific$LessThan_1597$blob_merge.v:1183$2891 ($lt): merged with $verific$sub_986$blob_merge.v:931$2339.
  creating $alu model for $verific$LessThan_160$blob_merge.v:435$1705 ($le): new $alu
  creating $alu model for $verific$LessThan_1600$blob_merge.v:1184$2893 ($lt): merged with $verific$sub_963$blob_merge.v:926$2316.
  creating $alu model for $verific$LessThan_1603$blob_merge.v:1185$2895 ($lt): merged with $verific$sub_969$blob_merge.v:928$2322.
  creating $alu model for $verific$LessThan_1606$blob_merge.v:1186$2897 ($lt): merged with $verific$sub_946$blob_merge.v:923$2299.
  creating $alu model for $verific$LessThan_1612$blob_merge.v:1194$2899 ($lt): merged with $verific$sub_1039$blob_merge.v:945$2389.
  creating $alu model for $verific$LessThan_1615$blob_merge.v:1195$2901 ($lt): merged with $verific$sub_1016$blob_merge.v:940$2366.
  creating $alu model for $verific$LessThan_1618$blob_merge.v:1196$2903 ($lt): merged with $verific$sub_1022$blob_merge.v:942$2372.
  creating $alu model for $verific$LessThan_162$blob_merge.v:435$1707 ($le): new $alu
  creating $alu model for $verific$LessThan_1621$blob_merge.v:1197$2905 ($lt): merged with $verific$sub_999$blob_merge.v:937$2349.
  creating $alu model for $verific$LessThan_1627$blob_merge.v:1205$2907 ($lt): merged with $verific$sub_1092$blob_merge.v:959$2439.
  creating $alu model for $verific$LessThan_1630$blob_merge.v:1206$2909 ($lt): merged with $verific$sub_1069$blob_merge.v:954$2416.
  creating $alu model for $verific$LessThan_1633$blob_merge.v:1207$2911 ($lt): merged with $verific$sub_1075$blob_merge.v:956$2422.
  creating $alu model for $verific$LessThan_1636$blob_merge.v:1208$2913 ($lt): merged with $verific$sub_1052$blob_merge.v:951$2399.
  creating $alu model for $verific$LessThan_1642$blob_merge.v:1216$2915 ($lt): merged with $verific$sub_1145$blob_merge.v:973$2489.
  creating $alu model for $verific$LessThan_1645$blob_merge.v:1217$2917 ($lt): merged with $verific$sub_1122$blob_merge.v:968$2466.
  creating $alu model for $verific$LessThan_1648$blob_merge.v:1218$2919 ($lt): merged with $verific$sub_1128$blob_merge.v:970$2472.
  creating $alu model for $verific$LessThan_1651$blob_merge.v:1219$2921 ($lt): merged with $verific$sub_1105$blob_merge.v:965$2449.
  creating $alu model for $verific$LessThan_1657$blob_merge.v:1227$2923 ($lt): merged with $verific$sub_1201$blob_merge.v:989$2542.
  creating $alu model for $verific$LessThan_166$blob_merge.v:436$1709 ($le): new $alu
  creating $alu model for $verific$LessThan_1660$blob_merge.v:1228$2925 ($lt): merged with $verific$sub_1178$blob_merge.v:984$2519.
  creating $alu model for $verific$LessThan_1663$blob_merge.v:1229$2927 ($lt): merged with $verific$sub_1183$blob_merge.v:986$2524.
  creating $alu model for $verific$LessThan_1666$blob_merge.v:1230$2929 ($lt): merged with $verific$sub_1160$blob_merge.v:981$2501.
  creating $alu model for $verific$LessThan_1672$blob_merge.v:1238$2931 ($lt): merged with $verific$sub_1254$blob_merge.v:1003$2592.
  creating $alu model for $verific$LessThan_1675$blob_merge.v:1239$2933 ($lt): merged with $verific$sub_1231$blob_merge.v:998$2569.
  creating $alu model for $verific$LessThan_1678$blob_merge.v:1240$2935 ($lt): merged with $verific$sub_1236$blob_merge.v:1000$2574.
  creating $alu model for $verific$LessThan_1681$blob_merge.v:1241$2937 ($lt): merged with $verific$sub_1213$blob_merge.v:995$2551.
  creating $alu model for $verific$LessThan_1687$blob_merge.v:1249$2939 ($lt): merged with $verific$sub_1304$blob_merge.v:1017$2639.
  creating $alu model for $verific$LessThan_169$blob_merge.v:436$1710 ($le): new $alu
  creating $alu model for $verific$LessThan_1690$blob_merge.v:1250$2941 ($lt): merged with $verific$sub_1281$blob_merge.v:1012$2616.
  creating $alu model for $verific$LessThan_1693$blob_merge.v:1251$2943 ($lt): merged with $verific$sub_1287$blob_merge.v:1014$2622.
  creating $alu model for $verific$LessThan_1696$blob_merge.v:1252$2945 ($lt): merged with $verific$sub_1264$blob_merge.v:1009$2599.
  creating $alu model for $verific$LessThan_1702$blob_merge.v:1260$2947 ($lt): merged with $verific$sub_1357$blob_merge.v:1033$2689.
  creating $alu model for $verific$LessThan_1705$blob_merge.v:1261$2949 ($lt): merged with $verific$sub_1334$blob_merge.v:1028$2666.
  creating $alu model for $verific$LessThan_1708$blob_merge.v:1262$2951 ($lt): merged with $verific$sub_1340$blob_merge.v:1030$2672.
  creating $alu model for $verific$LessThan_1711$blob_merge.v:1263$2953 ($lt): merged with $verific$sub_1317$blob_merge.v:1025$2649.
  creating $alu model for $verific$LessThan_1717$blob_merge.v:1271$2955 ($lt): merged with $verific$sub_1413$blob_merge.v:1047$2742.
  creating $alu model for $verific$LessThan_1720$blob_merge.v:1272$2957 ($lt): merged with $verific$sub_1390$blob_merge.v:1042$2719.
  creating $alu model for $verific$LessThan_1723$blob_merge.v:1273$2959 ($lt): merged with $verific$sub_1395$blob_merge.v:1044$2724.
  creating $alu model for $verific$LessThan_1726$blob_merge.v:1274$2961 ($lt): merged with $verific$sub_1372$blob_merge.v:1039$2701.
  creating $alu model for $verific$LessThan_1732$blob_merge.v:1282$2963 ($lt): merged with $verific$sub_1466$blob_merge.v:1062$2792.
  creating $alu model for $verific$LessThan_1735$blob_merge.v:1283$2965 ($lt): merged with $verific$sub_1443$blob_merge.v:1057$2769.
  creating $alu model for $verific$LessThan_1738$blob_merge.v:1284$2967 ($lt): merged with $verific$sub_1448$blob_merge.v:1059$2774.
  creating $alu model for $verific$LessThan_1741$blob_merge.v:1285$2969 ($lt): merged with $verific$sub_1425$blob_merge.v:1054$2751.
  creating $alu model for $verific$LessThan_175$blob_merge.v:441$1714 ($le): new $alu
  creating $alu model for $verific$LessThan_177$blob_merge.v:441$1716 ($le): new $alu
  creating $alu model for $verific$LessThan_181$blob_merge.v:442$1718 ($le): new $alu
  creating $alu model for $verific$LessThan_184$blob_merge.v:442$1719 ($le): new $alu
  creating $alu model for $verific$LessThan_254$blob_merge.v:492$1777 ($lt): new $alu
  creating $alu model for $verific$LessThan_258$blob_merge.v:493$1780 ($lt): new $alu
  creating $alu model for $verific$LessThan_262$blob_merge.v:494$1783 ($lt): new $alu
  creating $alu model for $verific$LessThan_271$blob_merge.v:500$1789 ($lt): new $alu
  creating $alu model for $verific$LessThan_275$blob_merge.v:501$1791 ($lt): new $alu
  creating $alu model for $verific$LessThan_279$blob_merge.v:502$1793 ($lt): new $alu
  creating $alu model for $verific$LessThan_288$blob_merge.v:508$1798 ($lt): new $alu
  creating $alu model for $verific$LessThan_292$blob_merge.v:509$1800 ($lt): new $alu
  creating $alu model for $verific$LessThan_296$blob_merge.v:510$1802 ($lt): new $alu
  creating $alu model for $verific$LessThan_305$blob_merge.v:516$1807 ($lt): new $alu
  creating $alu model for $verific$LessThan_309$blob_merge.v:517$1809 ($lt): new $alu
  creating $alu model for $verific$LessThan_313$blob_merge.v:518$1811 ($lt): new $alu
  creating $alu model for $verific$LessThan_322$blob_merge.v:524$1816 ($lt): new $alu
  creating $alu model for $verific$LessThan_326$blob_merge.v:525$1818 ($lt): new $alu
  creating $alu model for $verific$LessThan_330$blob_merge.v:526$1820 ($lt): new $alu
  creating $alu model for $verific$LessThan_339$blob_merge.v:532$1825 ($lt): new $alu
  creating $alu model for $verific$LessThan_343$blob_merge.v:533$1827 ($lt): new $alu
  creating $alu model for $verific$LessThan_347$blob_merge.v:534$1829 ($lt): new $alu
  creating $alu model for $verific$LessThan_682$blob_merge.v:847$2050 ($lt): new $alu
  creating $alu model for $verific$LessThan_684$blob_merge.v:847$2052 ($lt): new $alu
  creating $alu model for $verific$LessThan_687$blob_merge.v:848$2055 ($lt): new $alu
  creating $alu model for $verific$LessThan_690$blob_merge.v:848$2058 ($lt): new $alu
  creating $alu model for $verific$LessThan_693$blob_merge.v:849$2061 ($lt): new $alu
  creating $alu model for $verific$LessThan_696$blob_merge.v:849$2064 ($lt): new $alu
  creating $alu model for $verific$LessThan_699$blob_merge.v:850$2067 ($lt): new $alu
  creating $alu model for $verific$LessThan_702$blob_merge.v:850$2070 ($lt): new $alu
  creating $alu model for $verific$LessThan_705$blob_merge.v:852$2073 ($lt): new $alu
  creating $alu model for $verific$LessThan_707$blob_merge.v:852$2075 ($lt): new $alu
  creating $alu model for $verific$LessThan_710$blob_merge.v:853$2078 ($lt): new $alu
  creating $alu model for $verific$LessThan_713$blob_merge.v:853$2081 ($lt): new $alu
  creating $alu model for $verific$LessThan_716$blob_merge.v:854$2084 ($lt): new $alu
  creating $alu model for $verific$LessThan_719$blob_merge.v:854$2087 ($lt): new $alu
  creating $alu model for $verific$LessThan_722$blob_merge.v:855$2090 ($lt): new $alu
  creating $alu model for $verific$LessThan_725$blob_merge.v:855$2093 ($lt): new $alu
  creating $alu model for $verific$LessThan_735$blob_merge.v:862$2100 ($lt): new $alu
  creating $alu model for $verific$LessThan_737$blob_merge.v:862$2102 ($lt): new $alu
  creating $alu model for $verific$LessThan_740$blob_merge.v:863$2105 ($lt): new $alu
  creating $alu model for $verific$LessThan_743$blob_merge.v:863$2108 ($lt): new $alu
  creating $alu model for $verific$LessThan_746$blob_merge.v:864$2111 ($lt): new $alu
  creating $alu model for $verific$LessThan_749$blob_merge.v:864$2114 ($lt): new $alu
  creating $alu model for $verific$LessThan_752$blob_merge.v:865$2117 ($lt): new $alu
  creating $alu model for $verific$LessThan_755$blob_merge.v:865$2120 ($lt): new $alu
  creating $alu model for $verific$LessThan_758$blob_merge.v:867$2123 ($lt): new $alu
  creating $alu model for $verific$LessThan_760$blob_merge.v:867$2125 ($lt): new $alu
  creating $alu model for $verific$LessThan_763$blob_merge.v:868$2128 ($lt): new $alu
  creating $alu model for $verific$LessThan_766$blob_merge.v:868$2131 ($lt): new $alu
  creating $alu model for $verific$LessThan_769$blob_merge.v:869$2134 ($lt): new $alu
  creating $alu model for $verific$LessThan_772$blob_merge.v:869$2137 ($lt): new $alu
  creating $alu model for $verific$LessThan_775$blob_merge.v:870$2140 ($lt): new $alu
  creating $alu model for $verific$LessThan_778$blob_merge.v:870$2143 ($lt): new $alu
  creating $alu model for $verific$LessThan_788$blob_merge.v:879$2150 ($lt): new $alu
  creating $alu model for $verific$LessThan_790$blob_merge.v:879$2152 ($lt): new $alu
  creating $alu model for $verific$LessThan_793$blob_merge.v:880$2155 ($lt): new $alu
  creating $alu model for $verific$LessThan_796$blob_merge.v:880$2158 ($lt): new $alu
  creating $alu model for $verific$LessThan_799$blob_merge.v:881$2161 ($lt): new $alu
  creating $alu model for $verific$LessThan_802$blob_merge.v:881$2164 ($lt): new $alu
  creating $alu model for $verific$LessThan_805$blob_merge.v:882$2167 ($lt): new $alu
  creating $alu model for $verific$LessThan_808$blob_merge.v:882$2170 ($lt): new $alu
  creating $alu model for $verific$LessThan_811$blob_merge.v:884$2173 ($lt): new $alu
  creating $alu model for $verific$LessThan_813$blob_merge.v:884$2175 ($lt): new $alu
  creating $alu model for $verific$LessThan_816$blob_merge.v:885$2178 ($lt): new $alu
  creating $alu model for $verific$LessThan_819$blob_merge.v:885$2181 ($lt): new $alu
  creating $alu model for $verific$LessThan_822$blob_merge.v:886$2184 ($lt): new $alu
  creating $alu model for $verific$LessThan_825$blob_merge.v:886$2187 ($lt): new $alu
  creating $alu model for $verific$LessThan_828$blob_merge.v:887$2190 ($lt): new $alu
  creating $alu model for $verific$LessThan_831$blob_merge.v:887$2193 ($lt): new $alu
  creating $alu model for $verific$LessThan_841$blob_merge.v:893$2200 ($lt): new $alu
  creating $alu model for $verific$LessThan_843$blob_merge.v:893$2202 ($lt): new $alu
  creating $alu model for $verific$LessThan_846$blob_merge.v:894$2205 ($lt): new $alu
  creating $alu model for $verific$LessThan_849$blob_merge.v:894$2208 ($lt): new $alu
  creating $alu model for $verific$LessThan_852$blob_merge.v:895$2211 ($lt): new $alu
  creating $alu model for $verific$LessThan_855$blob_merge.v:895$2214 ($lt): new $alu
  creating $alu model for $verific$LessThan_858$blob_merge.v:896$2217 ($lt): new $alu
  creating $alu model for $verific$LessThan_861$blob_merge.v:896$2220 ($lt): new $alu
  creating $alu model for $verific$LessThan_864$blob_merge.v:898$2223 ($lt): new $alu
  creating $alu model for $verific$LessThan_866$blob_merge.v:898$2225 ($lt): new $alu
  creating $alu model for $verific$LessThan_869$blob_merge.v:899$2228 ($lt): new $alu
  creating $alu model for $verific$LessThan_872$blob_merge.v:899$2231 ($lt): new $alu
  creating $alu model for $verific$LessThan_875$blob_merge.v:900$2234 ($lt): new $alu
  creating $alu model for $verific$LessThan_878$blob_merge.v:900$2237 ($lt): new $alu
  creating $alu model for $verific$LessThan_881$blob_merge.v:901$2240 ($lt): new $alu
  creating $alu model for $verific$LessThan_884$blob_merge.v:901$2243 ($lt): new $alu
  creating $alu model for $verific$LessThan_894$blob_merge.v:907$2250 ($lt): new $alu
  creating $alu model for $verific$LessThan_896$blob_merge.v:907$2252 ($lt): new $alu
  creating $alu model for $verific$LessThan_899$blob_merge.v:908$2255 ($lt): new $alu
  creating $alu model for $verific$LessThan_902$blob_merge.v:908$2258 ($lt): new $alu
  creating $alu model for $verific$LessThan_905$blob_merge.v:909$2261 ($lt): new $alu
  creating $alu model for $verific$LessThan_908$blob_merge.v:909$2264 ($lt): new $alu
  creating $alu model for $verific$LessThan_911$blob_merge.v:910$2267 ($lt): new $alu
  creating $alu model for $verific$LessThan_914$blob_merge.v:910$2270 ($lt): new $alu
  creating $alu model for $verific$LessThan_917$blob_merge.v:912$2273 ($lt): new $alu
  creating $alu model for $verific$LessThan_919$blob_merge.v:912$2275 ($lt): new $alu
  creating $alu model for $verific$LessThan_922$blob_merge.v:913$2278 ($lt): new $alu
  creating $alu model for $verific$LessThan_925$blob_merge.v:913$2281 ($lt): new $alu
  creating $alu model for $verific$LessThan_928$blob_merge.v:914$2284 ($lt): new $alu
  creating $alu model for $verific$LessThan_931$blob_merge.v:914$2287 ($lt): new $alu
  creating $alu model for $verific$LessThan_934$blob_merge.v:915$2290 ($lt): new $alu
  creating $alu model for $verific$LessThan_937$blob_merge.v:915$2293 ($lt): new $alu
  creating $alu model for $verific$LessThan_947$blob_merge.v:923$2300 ($lt): new $alu
  creating $alu model for $verific$LessThan_949$blob_merge.v:923$2302 ($lt): new $alu
  creating $alu model for $verific$LessThan_952$blob_merge.v:924$2305 ($lt): new $alu
  creating $alu model for $verific$LessThan_955$blob_merge.v:924$2308 ($lt): new $alu
  creating $alu model for $verific$LessThan_958$blob_merge.v:925$2311 ($lt): new $alu
  creating $alu model for $verific$LessThan_961$blob_merge.v:925$2314 ($lt): new $alu
  creating $alu model for $verific$LessThan_964$blob_merge.v:926$2317 ($lt): new $alu
  creating $alu model for $verific$LessThan_967$blob_merge.v:926$2320 ($lt): new $alu
  creating $alu model for $verific$LessThan_970$blob_merge.v:928$2323 ($lt): new $alu
  creating $alu model for $verific$LessThan_972$blob_merge.v:928$2325 ($lt): new $alu
  creating $alu model for $verific$LessThan_975$blob_merge.v:929$2328 ($lt): new $alu
  creating $alu model for $verific$LessThan_978$blob_merge.v:929$2331 ($lt): new $alu
  creating $alu model for $verific$LessThan_981$blob_merge.v:930$2334 ($lt): new $alu
  creating $alu model for $verific$LessThan_984$blob_merge.v:930$2337 ($lt): new $alu
  creating $alu model for $verific$LessThan_987$blob_merge.v:931$2340 ($lt): new $alu
  creating $alu model for $verific$LessThan_990$blob_merge.v:931$2343 ($lt): new $alu
  creating $alu model for $verific$equal_191$blob_merge.v:447$1725 ($eq): merged with $verific$LessThan_262$blob_merge.v:494$1783.
  creating $alu model for $verific$equal_197$blob_merge.v:451$1730 ($eq): merged with $verific$LessThan_279$blob_merge.v:502$1793.
  creating $alu model for $verific$equal_203$blob_merge.v:455$1735 ($eq): merged with $verific$LessThan_296$blob_merge.v:510$1802.
  creating $alu model for $verific$equal_209$blob_merge.v:459$1740 ($eq): merged with $verific$LessThan_313$blob_merge.v:518$1811.
  creating $alu model for $verific$equal_215$blob_merge.v:463$1745 ($eq): merged with $verific$LessThan_330$blob_merge.v:526$1820.
  creating $alu model for $verific$equal_221$blob_merge.v:467$1750 ($eq): merged with $verific$LessThan_347$blob_merge.v:534$1829.
  creating $alu cell for $verific$LessThan_990$blob_merge.v:931$2343: $auto$alumacc.cc:485:replace_alu$8991
  creating $alu cell for $verific$LessThan_987$blob_merge.v:931$2340: $auto$alumacc.cc:485:replace_alu$9002
  creating $alu cell for $verific$LessThan_984$blob_merge.v:930$2337: $auto$alumacc.cc:485:replace_alu$9013
  creating $alu cell for $verific$LessThan_981$blob_merge.v:930$2334: $auto$alumacc.cc:485:replace_alu$9024
  creating $alu cell for $verific$LessThan_978$blob_merge.v:929$2331: $auto$alumacc.cc:485:replace_alu$9035
  creating $alu cell for $verific$LessThan_975$blob_merge.v:929$2328: $auto$alumacc.cc:485:replace_alu$9046
  creating $alu cell for $verific$LessThan_972$blob_merge.v:928$2325: $auto$alumacc.cc:485:replace_alu$9057
  creating $alu cell for $verific$LessThan_970$blob_merge.v:928$2323: $auto$alumacc.cc:485:replace_alu$9068
  creating $alu cell for $verific$LessThan_967$blob_merge.v:926$2320: $auto$alumacc.cc:485:replace_alu$9079
  creating $alu cell for $verific$LessThan_964$blob_merge.v:926$2317: $auto$alumacc.cc:485:replace_alu$9090
  creating $alu cell for $verific$LessThan_961$blob_merge.v:925$2314: $auto$alumacc.cc:485:replace_alu$9101
  creating $alu cell for $verific$LessThan_958$blob_merge.v:925$2311: $auto$alumacc.cc:485:replace_alu$9112
  creating $alu cell for $verific$LessThan_955$blob_merge.v:924$2308: $auto$alumacc.cc:485:replace_alu$9123
  creating $alu cell for $verific$LessThan_952$blob_merge.v:924$2305: $auto$alumacc.cc:485:replace_alu$9134
  creating $alu cell for $verific$LessThan_949$blob_merge.v:923$2302: $auto$alumacc.cc:485:replace_alu$9145
  creating $alu cell for $verific$LessThan_947$blob_merge.v:923$2300: $auto$alumacc.cc:485:replace_alu$9156
  creating $alu cell for $verific$LessThan_937$blob_merge.v:915$2293: $auto$alumacc.cc:485:replace_alu$9167
  creating $alu cell for $verific$LessThan_934$blob_merge.v:915$2290: $auto$alumacc.cc:485:replace_alu$9178
  creating $alu cell for $verific$LessThan_931$blob_merge.v:914$2287: $auto$alumacc.cc:485:replace_alu$9189
  creating $alu cell for $verific$LessThan_928$blob_merge.v:914$2284: $auto$alumacc.cc:485:replace_alu$9200
  creating $alu cell for $verific$LessThan_925$blob_merge.v:913$2281: $auto$alumacc.cc:485:replace_alu$9211
  creating $alu cell for $verific$LessThan_922$blob_merge.v:913$2278: $auto$alumacc.cc:485:replace_alu$9222
  creating $alu cell for $verific$LessThan_919$blob_merge.v:912$2275: $auto$alumacc.cc:485:replace_alu$9233
  creating $alu cell for $verific$LessThan_917$blob_merge.v:912$2273: $auto$alumacc.cc:485:replace_alu$9244
  creating $alu cell for $verific$LessThan_914$blob_merge.v:910$2270: $auto$alumacc.cc:485:replace_alu$9255
  creating $alu cell for $verific$LessThan_911$blob_merge.v:910$2267: $auto$alumacc.cc:485:replace_alu$9266
  creating $alu cell for $verific$LessThan_908$blob_merge.v:909$2264: $auto$alumacc.cc:485:replace_alu$9277
  creating $alu cell for $verific$LessThan_905$blob_merge.v:909$2261: $auto$alumacc.cc:485:replace_alu$9288
  creating $alu cell for $verific$LessThan_902$blob_merge.v:908$2258: $auto$alumacc.cc:485:replace_alu$9299
  creating $alu cell for $verific$LessThan_899$blob_merge.v:908$2255: $auto$alumacc.cc:485:replace_alu$9310
  creating $alu cell for $verific$LessThan_896$blob_merge.v:907$2252: $auto$alumacc.cc:485:replace_alu$9321
  creating $alu cell for $verific$LessThan_894$blob_merge.v:907$2250: $auto$alumacc.cc:485:replace_alu$9332
  creating $alu cell for $verific$LessThan_884$blob_merge.v:901$2243: $auto$alumacc.cc:485:replace_alu$9343
  creating $alu cell for $verific$LessThan_881$blob_merge.v:901$2240: $auto$alumacc.cc:485:replace_alu$9354
  creating $alu cell for $verific$LessThan_878$blob_merge.v:900$2237: $auto$alumacc.cc:485:replace_alu$9365
  creating $alu cell for $verific$LessThan_875$blob_merge.v:900$2234: $auto$alumacc.cc:485:replace_alu$9376
  creating $alu cell for $verific$LessThan_872$blob_merge.v:899$2231: $auto$alumacc.cc:485:replace_alu$9387
  creating $alu cell for $verific$LessThan_869$blob_merge.v:899$2228: $auto$alumacc.cc:485:replace_alu$9398
  creating $alu cell for $verific$LessThan_866$blob_merge.v:898$2225: $auto$alumacc.cc:485:replace_alu$9409
  creating $alu cell for $verific$LessThan_864$blob_merge.v:898$2223: $auto$alumacc.cc:485:replace_alu$9420
  creating $alu cell for $verific$LessThan_861$blob_merge.v:896$2220: $auto$alumacc.cc:485:replace_alu$9431
  creating $alu cell for $verific$LessThan_858$blob_merge.v:896$2217: $auto$alumacc.cc:485:replace_alu$9442
  creating $alu cell for $verific$LessThan_855$blob_merge.v:895$2214: $auto$alumacc.cc:485:replace_alu$9453
  creating $alu cell for $verific$LessThan_852$blob_merge.v:895$2211: $auto$alumacc.cc:485:replace_alu$9464
  creating $alu cell for $verific$LessThan_849$blob_merge.v:894$2208: $auto$alumacc.cc:485:replace_alu$9475
  creating $alu cell for $verific$LessThan_846$blob_merge.v:894$2205: $auto$alumacc.cc:485:replace_alu$9486
  creating $alu cell for $verific$LessThan_843$blob_merge.v:893$2202: $auto$alumacc.cc:485:replace_alu$9497
  creating $alu cell for $verific$LessThan_841$blob_merge.v:893$2200: $auto$alumacc.cc:485:replace_alu$9508
  creating $alu cell for $verific$LessThan_831$blob_merge.v:887$2193: $auto$alumacc.cc:485:replace_alu$9519
  creating $alu cell for $verific$LessThan_828$blob_merge.v:887$2190: $auto$alumacc.cc:485:replace_alu$9530
  creating $alu cell for $verific$LessThan_825$blob_merge.v:886$2187: $auto$alumacc.cc:485:replace_alu$9541
  creating $alu cell for $verific$LessThan_822$blob_merge.v:886$2184: $auto$alumacc.cc:485:replace_alu$9552
  creating $alu cell for $verific$LessThan_819$blob_merge.v:885$2181: $auto$alumacc.cc:485:replace_alu$9563
  creating $alu cell for $verific$LessThan_816$blob_merge.v:885$2178: $auto$alumacc.cc:485:replace_alu$9574
  creating $alu cell for $verific$LessThan_813$blob_merge.v:884$2175: $auto$alumacc.cc:485:replace_alu$9585
  creating $alu cell for $verific$LessThan_811$blob_merge.v:884$2173: $auto$alumacc.cc:485:replace_alu$9596
  creating $alu cell for $verific$LessThan_808$blob_merge.v:882$2170: $auto$alumacc.cc:485:replace_alu$9607
  creating $alu cell for $verific$LessThan_805$blob_merge.v:882$2167: $auto$alumacc.cc:485:replace_alu$9618
  creating $alu cell for $verific$LessThan_802$blob_merge.v:881$2164: $auto$alumacc.cc:485:replace_alu$9629
  creating $alu cell for $verific$LessThan_799$blob_merge.v:881$2161: $auto$alumacc.cc:485:replace_alu$9640
  creating $alu cell for $verific$LessThan_796$blob_merge.v:880$2158: $auto$alumacc.cc:485:replace_alu$9651
  creating $alu cell for $verific$LessThan_793$blob_merge.v:880$2155: $auto$alumacc.cc:485:replace_alu$9662
  creating $alu cell for $verific$LessThan_790$blob_merge.v:879$2152: $auto$alumacc.cc:485:replace_alu$9673
  creating $alu cell for $verific$LessThan_788$blob_merge.v:879$2150: $auto$alumacc.cc:485:replace_alu$9684
  creating $alu cell for $verific$LessThan_778$blob_merge.v:870$2143: $auto$alumacc.cc:485:replace_alu$9695
  creating $alu cell for $verific$LessThan_775$blob_merge.v:870$2140: $auto$alumacc.cc:485:replace_alu$9706
  creating $alu cell for $verific$LessThan_772$blob_merge.v:869$2137: $auto$alumacc.cc:485:replace_alu$9717
  creating $alu cell for $verific$LessThan_769$blob_merge.v:869$2134: $auto$alumacc.cc:485:replace_alu$9728
  creating $alu cell for $verific$LessThan_766$blob_merge.v:868$2131: $auto$alumacc.cc:485:replace_alu$9739
  creating $alu cell for $verific$LessThan_763$blob_merge.v:868$2128: $auto$alumacc.cc:485:replace_alu$9750
  creating $alu cell for $verific$LessThan_760$blob_merge.v:867$2125: $auto$alumacc.cc:485:replace_alu$9761
  creating $alu cell for $verific$LessThan_758$blob_merge.v:867$2123: $auto$alumacc.cc:485:replace_alu$9772
  creating $alu cell for $verific$LessThan_755$blob_merge.v:865$2120: $auto$alumacc.cc:485:replace_alu$9783
  creating $alu cell for $verific$LessThan_752$blob_merge.v:865$2117: $auto$alumacc.cc:485:replace_alu$9794
  creating $alu cell for $verific$LessThan_749$blob_merge.v:864$2114: $auto$alumacc.cc:485:replace_alu$9805
  creating $alu cell for $verific$LessThan_746$blob_merge.v:864$2111: $auto$alumacc.cc:485:replace_alu$9816
  creating $alu cell for $verific$LessThan_743$blob_merge.v:863$2108: $auto$alumacc.cc:485:replace_alu$9827
  creating $alu cell for $verific$LessThan_740$blob_merge.v:863$2105: $auto$alumacc.cc:485:replace_alu$9838
  creating $alu cell for $verific$LessThan_737$blob_merge.v:862$2102: $auto$alumacc.cc:485:replace_alu$9849
  creating $alu cell for $verific$LessThan_735$blob_merge.v:862$2100: $auto$alumacc.cc:485:replace_alu$9860
  creating $alu cell for $verific$LessThan_725$blob_merge.v:855$2093: $auto$alumacc.cc:485:replace_alu$9871
  creating $alu cell for $verific$LessThan_722$blob_merge.v:855$2090: $auto$alumacc.cc:485:replace_alu$9882
  creating $alu cell for $verific$LessThan_719$blob_merge.v:854$2087: $auto$alumacc.cc:485:replace_alu$9893
  creating $alu cell for $verific$LessThan_716$blob_merge.v:854$2084: $auto$alumacc.cc:485:replace_alu$9904
  creating $alu cell for $verific$LessThan_713$blob_merge.v:853$2081: $auto$alumacc.cc:485:replace_alu$9915
  creating $alu cell for $verific$LessThan_710$blob_merge.v:853$2078: $auto$alumacc.cc:485:replace_alu$9926
  creating $alu cell for $verific$LessThan_707$blob_merge.v:852$2075: $auto$alumacc.cc:485:replace_alu$9937
  creating $alu cell for $verific$LessThan_705$blob_merge.v:852$2073: $auto$alumacc.cc:485:replace_alu$9948
  creating $alu cell for $verific$LessThan_702$blob_merge.v:850$2070: $auto$alumacc.cc:485:replace_alu$9959
  creating $alu cell for $verific$LessThan_699$blob_merge.v:850$2067: $auto$alumacc.cc:485:replace_alu$9970
  creating $alu cell for $verific$LessThan_696$blob_merge.v:849$2064: $auto$alumacc.cc:485:replace_alu$9981
  creating $alu cell for $verific$LessThan_693$blob_merge.v:849$2061: $auto$alumacc.cc:485:replace_alu$9992
  creating $alu cell for $verific$LessThan_690$blob_merge.v:848$2058: $auto$alumacc.cc:485:replace_alu$10003
  creating $alu cell for $verific$LessThan_687$blob_merge.v:848$2055: $auto$alumacc.cc:485:replace_alu$10014
  creating $alu cell for $verific$LessThan_684$blob_merge.v:847$2052: $auto$alumacc.cc:485:replace_alu$10025
  creating $alu cell for $verific$LessThan_682$blob_merge.v:847$2050: $auto$alumacc.cc:485:replace_alu$10036
  creating $alu cell for $verific$LessThan_347$blob_merge.v:534$1829, $verific$equal_221$blob_merge.v:467$1750: $auto$alumacc.cc:485:replace_alu$10047
  creating $alu cell for $verific$LessThan_343$blob_merge.v:533$1827: $auto$alumacc.cc:485:replace_alu$10058
  creating $alu cell for $verific$LessThan_339$blob_merge.v:532$1825: $auto$alumacc.cc:485:replace_alu$10069
  creating $alu cell for $verific$LessThan_330$blob_merge.v:526$1820, $verific$equal_215$blob_merge.v:463$1745: $auto$alumacc.cc:485:replace_alu$10074
  creating $alu cell for $verific$LessThan_326$blob_merge.v:525$1818: $auto$alumacc.cc:485:replace_alu$10085
  creating $alu cell for $verific$LessThan_322$blob_merge.v:524$1816: $auto$alumacc.cc:485:replace_alu$10096
  creating $alu cell for $verific$LessThan_313$blob_merge.v:518$1811, $verific$equal_209$blob_merge.v:459$1740: $auto$alumacc.cc:485:replace_alu$10101
  creating $alu cell for $verific$LessThan_309$blob_merge.v:517$1809: $auto$alumacc.cc:485:replace_alu$10112
  creating $alu cell for $verific$LessThan_305$blob_merge.v:516$1807: $auto$alumacc.cc:485:replace_alu$10123
  creating $alu cell for $verific$LessThan_296$blob_merge.v:510$1802, $verific$equal_203$blob_merge.v:455$1735: $auto$alumacc.cc:485:replace_alu$10128
  creating $alu cell for $verific$LessThan_292$blob_merge.v:509$1800: $auto$alumacc.cc:485:replace_alu$10139
  creating $alu cell for $verific$LessThan_288$blob_merge.v:508$1798: $auto$alumacc.cc:485:replace_alu$10150
  creating $alu cell for $verific$LessThan_279$blob_merge.v:502$1793, $verific$equal_197$blob_merge.v:451$1730: $auto$alumacc.cc:485:replace_alu$10155
  creating $alu cell for $verific$LessThan_275$blob_merge.v:501$1791: $auto$alumacc.cc:485:replace_alu$10162
  creating $alu cell for $verific$LessThan_271$blob_merge.v:500$1789: $auto$alumacc.cc:485:replace_alu$10173
  creating $alu cell for $verific$LessThan_262$blob_merge.v:494$1783, $verific$equal_191$blob_merge.v:447$1725: $auto$alumacc.cc:485:replace_alu$10184
  creating $alu cell for $verific$LessThan_258$blob_merge.v:493$1780: $auto$alumacc.cc:485:replace_alu$10191
  creating $alu cell for $verific$LessThan_254$blob_merge.v:492$1777: $auto$alumacc.cc:485:replace_alu$10202
  creating $alu cell for $verific$LessThan_184$blob_merge.v:442$1719: $auto$alumacc.cc:485:replace_alu$10213
  creating $alu cell for $verific$LessThan_181$blob_merge.v:442$1718: $auto$alumacc.cc:485:replace_alu$10222
  creating $alu cell for $verific$LessThan_177$blob_merge.v:441$1716: $auto$alumacc.cc:485:replace_alu$10231
  creating $alu cell for $verific$LessThan_175$blob_merge.v:441$1714: $auto$alumacc.cc:485:replace_alu$10240
  creating $alu cell for $verific$LessThan_169$blob_merge.v:436$1710: $auto$alumacc.cc:485:replace_alu$10249
  creating $alu cell for $verific$LessThan_166$blob_merge.v:436$1709: $auto$alumacc.cc:485:replace_alu$10258
  creating $alu cell for $verific$LessThan_162$blob_merge.v:435$1707: $auto$alumacc.cc:485:replace_alu$10267
  creating $alu cell for $verific$LessThan_160$blob_merge.v:435$1705: $auto$alumacc.cc:485:replace_alu$10276
  creating $alu cell for $verific$LessThan_154$blob_merge.v:429$1701: $auto$alumacc.cc:485:replace_alu$10285
  creating $alu cell for $verific$LessThan_151$blob_merge.v:429$1700: $auto$alumacc.cc:485:replace_alu$10294
  creating $alu cell for $verific$LessThan_1474$blob_merge.v:1072$2798: $auto$alumacc.cc:485:replace_alu$10303
  creating $alu cell for $verific$LessThan_147$blob_merge.v:428$1698: $auto$alumacc.cc:485:replace_alu$10308
  creating $alu cell for $verific$LessThan_1467$blob_merge.v:1062$2793: $auto$alumacc.cc:485:replace_alu$10317
  creating $alu cell for $verific$LessThan_1464$blob_merge.v:1062$2790: $auto$alumacc.cc:485:replace_alu$10328
  creating $alu cell for $verific$LessThan_1461$blob_merge.v:1061$2787: $auto$alumacc.cc:485:replace_alu$10339
  creating $alu cell for $verific$LessThan_1458$blob_merge.v:1061$2784: $auto$alumacc.cc:485:replace_alu$10350
  creating $alu cell for $verific$LessThan_1455$blob_merge.v:1060$2781: $auto$alumacc.cc:485:replace_alu$10361
  creating $alu cell for $verific$LessThan_1452$blob_merge.v:1060$2778: $auto$alumacc.cc:485:replace_alu$10372
  creating $alu cell for $verific$LessThan_145$blob_merge.v:428$1696: $auto$alumacc.cc:485:replace_alu$10383
  creating $alu cell for $verific$LessThan_1449$blob_merge.v:1059$2775: $auto$alumacc.cc:485:replace_alu$10392
  creating $alu cell for $verific$LessThan_1447$blob_merge.v:1059$2773: $auto$alumacc.cc:485:replace_alu$10403
  creating $alu cell for $verific$LessThan_1444$blob_merge.v:1057$2770: $auto$alumacc.cc:485:replace_alu$10414
  creating $alu cell for $verific$LessThan_1441$blob_merge.v:1057$2767: $auto$alumacc.cc:485:replace_alu$10425
  creating $alu cell for $verific$LessThan_1438$blob_merge.v:1056$2764: $auto$alumacc.cc:485:replace_alu$10436
  creating $alu cell for $verific$LessThan_1435$blob_merge.v:1056$2761: $auto$alumacc.cc:485:replace_alu$10447
  creating $alu cell for $verific$LessThan_1432$blob_merge.v:1055$2758: $auto$alumacc.cc:485:replace_alu$10458
  creating $alu cell for $verific$LessThan_1429$blob_merge.v:1055$2755: $auto$alumacc.cc:485:replace_alu$10469
  creating $alu cell for $verific$LessThan_1426$blob_merge.v:1054$2752: $auto$alumacc.cc:485:replace_alu$10480
  creating $alu cell for $verific$LessThan_1424$blob_merge.v:1054$2750: $auto$alumacc.cc:485:replace_alu$10491
  creating $alu cell for $verific$LessThan_1414$blob_merge.v:1047$2743: $auto$alumacc.cc:485:replace_alu$10502
  creating $alu cell for $verific$LessThan_1411$blob_merge.v:1047$2740: $auto$alumacc.cc:485:replace_alu$10513
  creating $alu cell for $verific$LessThan_1408$blob_merge.v:1046$2737: $auto$alumacc.cc:485:replace_alu$10524
  creating $alu cell for $verific$LessThan_1405$blob_merge.v:1046$2734: $auto$alumacc.cc:485:replace_alu$10535
  creating $alu cell for $verific$LessThan_1402$blob_merge.v:1045$2731: $auto$alumacc.cc:485:replace_alu$10546
  creating $alu cell for $verific$LessThan_1399$blob_merge.v:1045$2728: $auto$alumacc.cc:485:replace_alu$10557
  creating $alu cell for $verific$LessThan_1396$blob_merge.v:1044$2725: $auto$alumacc.cc:485:replace_alu$10568
  creating $alu cell for $verific$LessThan_1394$blob_merge.v:1044$2723: $auto$alumacc.cc:485:replace_alu$10579
  creating $alu cell for $verific$LessThan_1391$blob_merge.v:1042$2720: $auto$alumacc.cc:485:replace_alu$10590
  creating $alu cell for $verific$LessThan_139$blob_merge.v:422$1692: $auto$alumacc.cc:485:replace_alu$10601
  creating $alu cell for $verific$LessThan_1388$blob_merge.v:1042$2717: $auto$alumacc.cc:485:replace_alu$10610
  creating $alu cell for $verific$LessThan_1385$blob_merge.v:1041$2714: $auto$alumacc.cc:485:replace_alu$10621
  creating $alu cell for $verific$LessThan_1382$blob_merge.v:1041$2711: $auto$alumacc.cc:485:replace_alu$10632
  creating $alu cell for $verific$LessThan_1379$blob_merge.v:1040$2708: $auto$alumacc.cc:485:replace_alu$10643
  creating $alu cell for $verific$LessThan_1376$blob_merge.v:1040$2705: $auto$alumacc.cc:485:replace_alu$10654
  creating $alu cell for $verific$LessThan_1373$blob_merge.v:1039$2702: $auto$alumacc.cc:485:replace_alu$10665
  creating $alu cell for $verific$LessThan_1371$blob_merge.v:1039$2700: $auto$alumacc.cc:485:replace_alu$10676
  creating $alu cell for $verific$LessThan_1361$blob_merge.v:1033$2693: $auto$alumacc.cc:485:replace_alu$10687
  creating $alu cell for $verific$LessThan_136$blob_merge.v:422$1691: $auto$alumacc.cc:485:replace_alu$10698
  creating $alu cell for $verific$LessThan_1358$blob_merge.v:1033$2690: $auto$alumacc.cc:485:replace_alu$10707
  creating $alu cell for $verific$LessThan_1355$blob_merge.v:1032$2687: $auto$alumacc.cc:485:replace_alu$10718
  creating $alu cell for $verific$LessThan_1352$blob_merge.v:1032$2684: $auto$alumacc.cc:485:replace_alu$10729
  creating $alu cell for $verific$LessThan_1349$blob_merge.v:1031$2681: $auto$alumacc.cc:485:replace_alu$10740
  creating $alu cell for $verific$LessThan_1346$blob_merge.v:1031$2678: $auto$alumacc.cc:485:replace_alu$10751
  creating $alu cell for $verific$LessThan_1343$blob_merge.v:1030$2675: $auto$alumacc.cc:485:replace_alu$10762
  creating $alu cell for $verific$LessThan_1341$blob_merge.v:1030$2673: $auto$alumacc.cc:485:replace_alu$10773
  creating $alu cell for $verific$LessThan_1338$blob_merge.v:1028$2670: $auto$alumacc.cc:485:replace_alu$10784
  creating $alu cell for $verific$LessThan_1335$blob_merge.v:1028$2667: $auto$alumacc.cc:485:replace_alu$10795
  creating $alu cell for $verific$LessThan_1332$blob_merge.v:1027$2664: $auto$alumacc.cc:485:replace_alu$10806
  creating $alu cell for $verific$LessThan_1329$blob_merge.v:1027$2661: $auto$alumacc.cc:485:replace_alu$10817
  creating $alu cell for $verific$LessThan_1326$blob_merge.v:1026$2658: $auto$alumacc.cc:485:replace_alu$10828
  creating $alu cell for $verific$LessThan_1323$blob_merge.v:1026$2655: $auto$alumacc.cc:485:replace_alu$10839
  creating $alu cell for $verific$LessThan_1320$blob_merge.v:1025$2652: $auto$alumacc.cc:485:replace_alu$10850
  creating $alu cell for $verific$LessThan_132$blob_merge.v:421$1689: $auto$alumacc.cc:485:replace_alu$10861
  creating $alu cell for $verific$LessThan_1318$blob_merge.v:1025$2650: $auto$alumacc.cc:485:replace_alu$10870
  creating $alu cell for $verific$LessThan_1308$blob_merge.v:1017$2643: $auto$alumacc.cc:485:replace_alu$10881
  creating $alu cell for $verific$LessThan_1305$blob_merge.v:1017$2640: $auto$alumacc.cc:485:replace_alu$10892
  creating $alu cell for $verific$LessThan_1302$blob_merge.v:1016$2637: $auto$alumacc.cc:485:replace_alu$10903
  creating $alu cell for $verific$LessThan_130$blob_merge.v:421$1687: $auto$alumacc.cc:485:replace_alu$10914
  creating $alu cell for $verific$LessThan_1299$blob_merge.v:1016$2634: $auto$alumacc.cc:485:replace_alu$10923
  creating $alu cell for $verific$LessThan_1296$blob_merge.v:1015$2631: $auto$alumacc.cc:485:replace_alu$10934
  creating $alu cell for $verific$LessThan_1293$blob_merge.v:1015$2628: $auto$alumacc.cc:485:replace_alu$10945
  creating $alu cell for $verific$LessThan_1290$blob_merge.v:1014$2625: $auto$alumacc.cc:485:replace_alu$10956
  creating $alu cell for $verific$LessThan_1288$blob_merge.v:1014$2623: $auto$alumacc.cc:485:replace_alu$10967
  creating $alu cell for $verific$LessThan_1285$blob_merge.v:1012$2620: $auto$alumacc.cc:485:replace_alu$10978
  creating $alu cell for $verific$LessThan_1282$blob_merge.v:1012$2617: $auto$alumacc.cc:485:replace_alu$10989
  creating $alu cell for $verific$LessThan_1279$blob_merge.v:1011$2614: $auto$alumacc.cc:485:replace_alu$11000
  creating $alu cell for $verific$LessThan_1276$blob_merge.v:1011$2611: $auto$alumacc.cc:485:replace_alu$11011
  creating $alu cell for $verific$LessThan_1273$blob_merge.v:1010$2608: $auto$alumacc.cc:485:replace_alu$11022
  creating $alu cell for $verific$LessThan_1270$blob_merge.v:1010$2605: $auto$alumacc.cc:485:replace_alu$11033
  creating $alu cell for $verific$LessThan_1267$blob_merge.v:1009$2602: $auto$alumacc.cc:485:replace_alu$11044
  creating $alu cell for $verific$LessThan_1265$blob_merge.v:1009$2600: $auto$alumacc.cc:485:replace_alu$11055
  creating $alu cell for $verific$LessThan_1255$blob_merge.v:1003$2593: $auto$alumacc.cc:485:replace_alu$11066
  creating $alu cell for $verific$LessThan_1252$blob_merge.v:1003$2590: $auto$alumacc.cc:485:replace_alu$11077
  creating $alu cell for $verific$LessThan_1249$blob_merge.v:1002$2587: $auto$alumacc.cc:485:replace_alu$11088
  creating $alu cell for $verific$LessThan_1246$blob_merge.v:1002$2584: $auto$alumacc.cc:485:replace_alu$11099
  creating $alu cell for $verific$LessThan_1243$blob_merge.v:1001$2581: $auto$alumacc.cc:485:replace_alu$11110
  creating $alu cell for $verific$LessThan_1240$blob_merge.v:1001$2578: $auto$alumacc.cc:485:replace_alu$11121
  creating $alu cell for $verific$LessThan_124$blob_merge.v:415$1683: $auto$alumacc.cc:485:replace_alu$11132
  creating $alu cell for $verific$LessThan_1237$blob_merge.v:1000$2575: $auto$alumacc.cc:485:replace_alu$11141
  creating $alu cell for $verific$LessThan_1235$blob_merge.v:1000$2573: $auto$alumacc.cc:485:replace_alu$11152
  creating $alu cell for $verific$LessThan_1232$blob_merge.v:998$2570: $auto$alumacc.cc:485:replace_alu$11163
  creating $alu cell for $verific$LessThan_1229$blob_merge.v:998$2567: $auto$alumacc.cc:485:replace_alu$11174
  creating $alu cell for $verific$LessThan_1226$blob_merge.v:997$2564: $auto$alumacc.cc:485:replace_alu$11185
  creating $alu cell for $verific$LessThan_1223$blob_merge.v:997$2561: $auto$alumacc.cc:485:replace_alu$11196
  creating $alu cell for $verific$LessThan_1220$blob_merge.v:996$2558: $auto$alumacc.cc:485:replace_alu$11207
  creating $alu cell for $verific$LessThan_1217$blob_merge.v:996$2555: $auto$alumacc.cc:485:replace_alu$11218
  creating $alu cell for $verific$LessThan_1214$blob_merge.v:995$2552: $auto$alumacc.cc:485:replace_alu$11229
  creating $alu cell for $verific$LessThan_1212$blob_merge.v:995$2550: $auto$alumacc.cc:485:replace_alu$11240
  creating $alu cell for $verific$LessThan_121$blob_merge.v:415$1682: $auto$alumacc.cc:485:replace_alu$11251
  creating $alu cell for $verific$LessThan_1202$blob_merge.v:989$2543: $auto$alumacc.cc:485:replace_alu$11260
  creating $alu cell for $verific$LessThan_1199$blob_merge.v:989$2540: $auto$alumacc.cc:485:replace_alu$11271
  creating $alu cell for $verific$LessThan_1196$blob_merge.v:988$2537: $auto$alumacc.cc:485:replace_alu$11282
  creating $alu cell for $verific$LessThan_1193$blob_merge.v:988$2534: $auto$alumacc.cc:485:replace_alu$11293
  creating $alu cell for $verific$LessThan_1190$blob_merge.v:987$2531: $auto$alumacc.cc:485:replace_alu$11304
  creating $alu cell for $verific$LessThan_1187$blob_merge.v:987$2528: $auto$alumacc.cc:485:replace_alu$11315
  creating $alu cell for $verific$LessThan_1184$blob_merge.v:986$2525: $auto$alumacc.cc:485:replace_alu$11326
  creating $alu cell for $verific$LessThan_1182$blob_merge.v:986$2523: $auto$alumacc.cc:485:replace_alu$11337
  creating $alu cell for $verific$LessThan_1179$blob_merge.v:984$2520: $auto$alumacc.cc:485:replace_alu$11348
  creating $alu cell for $verific$LessThan_1176$blob_merge.v:984$2517: $auto$alumacc.cc:485:replace_alu$11359
  creating $alu cell for $verific$LessThan_1173$blob_merge.v:983$2514: $auto$alumacc.cc:485:replace_alu$11370
  creating $alu cell for $verific$LessThan_1170$blob_merge.v:983$2511: $auto$alumacc.cc:485:replace_alu$11381
  creating $alu cell for $verific$LessThan_117$blob_merge.v:414$1680: $auto$alumacc.cc:485:replace_alu$11392
  creating $alu cell for $verific$LessThan_1167$blob_merge.v:982$2508: $auto$alumacc.cc:485:replace_alu$11401
  creating $alu cell for $verific$LessThan_1164$blob_merge.v:982$2505: $auto$alumacc.cc:485:replace_alu$11412
  creating $alu cell for $verific$LessThan_1161$blob_merge.v:981$2502: $auto$alumacc.cc:485:replace_alu$11423
  creating $alu cell for $verific$LessThan_1159$blob_merge.v:981$2500: $auto$alumacc.cc:485:replace_alu$11434
  creating $alu cell for $verific$LessThan_115$blob_merge.v:414$1678: $auto$alumacc.cc:485:replace_alu$11445
  creating $alu cell for $verific$LessThan_1149$blob_merge.v:973$2493: $auto$alumacc.cc:485:replace_alu$11454
  creating $alu cell for $verific$LessThan_1146$blob_merge.v:973$2490: $auto$alumacc.cc:485:replace_alu$11465
  creating $alu cell for $verific$LessThan_1143$blob_merge.v:972$2487: $auto$alumacc.cc:485:replace_alu$11476
  creating $alu cell for $verific$LessThan_1140$blob_merge.v:972$2484: $auto$alumacc.cc:485:replace_alu$11487
  creating $alu cell for $verific$LessThan_1137$blob_merge.v:971$2481: $auto$alumacc.cc:485:replace_alu$11498
  creating $alu cell for $verific$LessThan_1134$blob_merge.v:971$2478: $auto$alumacc.cc:485:replace_alu$11509
  creating $alu cell for $verific$LessThan_1131$blob_merge.v:970$2475: $auto$alumacc.cc:485:replace_alu$11520
  creating $alu cell for $verific$LessThan_1129$blob_merge.v:970$2473: $auto$alumacc.cc:485:replace_alu$11531
  creating $alu cell for $verific$LessThan_1126$blob_merge.v:968$2470: $auto$alumacc.cc:485:replace_alu$11542
  creating $alu cell for $verific$LessThan_1123$blob_merge.v:968$2467: $auto$alumacc.cc:485:replace_alu$11553
  creating $alu cell for $verific$LessThan_1120$blob_merge.v:967$2464: $auto$alumacc.cc:485:replace_alu$11564
  creating $alu cell for $verific$LessThan_1117$blob_merge.v:967$2461: $auto$alumacc.cc:485:replace_alu$11575
  creating $alu cell for $verific$LessThan_1114$blob_merge.v:966$2458: $auto$alumacc.cc:485:replace_alu$11586
  creating $alu cell for $verific$LessThan_1111$blob_merge.v:966$2455: $auto$alumacc.cc:485:replace_alu$11597
  creating $alu cell for $verific$LessThan_1108$blob_merge.v:965$2452: $auto$alumacc.cc:485:replace_alu$11608
  creating $alu cell for $verific$LessThan_1106$blob_merge.v:965$2450: $auto$alumacc.cc:485:replace_alu$11619
  creating $alu cell for $verific$LessThan_1096$blob_merge.v:959$2443: $auto$alumacc.cc:485:replace_alu$11630
  creating $alu cell for $verific$LessThan_1093$blob_merge.v:959$2440: $auto$alumacc.cc:485:replace_alu$11641
  creating $alu cell for $verific$LessThan_1090$blob_merge.v:958$2437: $auto$alumacc.cc:485:replace_alu$11652
  creating $alu cell for $verific$LessThan_109$blob_merge.v:408$1674: $auto$alumacc.cc:485:replace_alu$11663
  creating $alu cell for $verific$LessThan_1087$blob_merge.v:958$2434: $auto$alumacc.cc:485:replace_alu$11672
  creating $alu cell for $verific$LessThan_1084$blob_merge.v:957$2431: $auto$alumacc.cc:485:replace_alu$11683
  creating $alu cell for $verific$LessThan_1081$blob_merge.v:957$2428: $auto$alumacc.cc:485:replace_alu$11694
  creating $alu cell for $verific$LessThan_1078$blob_merge.v:956$2425: $auto$alumacc.cc:485:replace_alu$11705
  creating $alu cell for $verific$LessThan_1076$blob_merge.v:956$2423: $auto$alumacc.cc:485:replace_alu$11716
  creating $alu cell for $verific$LessThan_1073$blob_merge.v:954$2420: $auto$alumacc.cc:485:replace_alu$11727
  creating $alu cell for $verific$LessThan_1070$blob_merge.v:954$2417: $auto$alumacc.cc:485:replace_alu$11738
  creating $alu cell for $verific$LessThan_1067$blob_merge.v:953$2414: $auto$alumacc.cc:485:replace_alu$11749
  creating $alu cell for $verific$LessThan_1064$blob_merge.v:953$2411: $auto$alumacc.cc:485:replace_alu$11760
  creating $alu cell for $verific$LessThan_1061$blob_merge.v:952$2408: $auto$alumacc.cc:485:replace_alu$11771
  creating $alu cell for $verific$LessThan_106$blob_merge.v:408$1673: $auto$alumacc.cc:485:replace_alu$11782
  creating $alu cell for $verific$LessThan_1058$blob_merge.v:952$2405: $auto$alumacc.cc:485:replace_alu$11791
  creating $alu cell for $verific$LessThan_1055$blob_merge.v:951$2402: $auto$alumacc.cc:485:replace_alu$11802
  creating $alu cell for $verific$LessThan_1053$blob_merge.v:951$2400: $auto$alumacc.cc:485:replace_alu$11813
  creating $alu cell for $verific$LessThan_1043$blob_merge.v:945$2393: $auto$alumacc.cc:485:replace_alu$11824
  creating $alu cell for $verific$LessThan_1040$blob_merge.v:945$2390: $auto$alumacc.cc:485:replace_alu$11835
  creating $alu cell for $verific$LessThan_1037$blob_merge.v:944$2387: $auto$alumacc.cc:485:replace_alu$11846
  creating $alu cell for $verific$LessThan_1034$blob_merge.v:944$2384: $auto$alumacc.cc:485:replace_alu$11857
  creating $alu cell for $verific$LessThan_1031$blob_merge.v:943$2381: $auto$alumacc.cc:485:replace_alu$11868
  creating $alu cell for $verific$LessThan_1028$blob_merge.v:943$2378: $auto$alumacc.cc:485:replace_alu$11879
  creating $alu cell for $verific$LessThan_1025$blob_merge.v:942$2375: $auto$alumacc.cc:485:replace_alu$11890
  creating $alu cell for $verific$LessThan_1023$blob_merge.v:942$2373: $auto$alumacc.cc:485:replace_alu$11901
  creating $alu cell for $verific$LessThan_1020$blob_merge.v:940$2370: $auto$alumacc.cc:485:replace_alu$11912
  creating $alu cell for $verific$LessThan_102$blob_merge.v:407$1669: $auto$alumacc.cc:485:replace_alu$11923
  creating $alu cell for $verific$LessThan_1017$blob_merge.v:940$2367: $auto$alumacc.cc:485:replace_alu$11932
  creating $alu cell for $verific$LessThan_1014$blob_merge.v:939$2364: $auto$alumacc.cc:485:replace_alu$11943
  creating $alu cell for $verific$LessThan_1011$blob_merge.v:939$2361: $auto$alumacc.cc:485:replace_alu$11954
  creating $alu cell for $verific$LessThan_1008$blob_merge.v:938$2358: $auto$alumacc.cc:485:replace_alu$11965
  creating $alu cell for $verific$LessThan_1005$blob_merge.v:938$2355: $auto$alumacc.cc:485:replace_alu$11976
  creating $alu cell for $verific$LessThan_1002$blob_merge.v:937$2352: $auto$alumacc.cc:485:replace_alu$11987
  creating $alu cell for $verific$LessThan_1000$blob_merge.v:937$2350: $auto$alumacc.cc:485:replace_alu$11998
  creating $alu cell for $verific$LessThan_100$blob_merge.v:407$1667: $auto$alumacc.cc:485:replace_alu$12009
  creating $alu cell for $flatten\inst_x.$verific$sub_106$blob_merge.v:1563$3278: $auto$alumacc.cc:485:replace_alu$12018
  creating $alu cell for $flatten\inst_x.$verific$sub_19$blob_merge.v:1470$3242: $auto$alumacc.cc:485:replace_alu$12021
  creating $alu cell for $flatten\inst_x.$verific$sub_31$blob_merge.v:1486$3248: $auto$alumacc.cc:485:replace_alu$12024
  creating $alu cell for $flatten\inst_x.$verific$sub_44$blob_merge.v:1502$3254: $auto$alumacc.cc:485:replace_alu$12027
  creating $alu cell for $flatten\inst_x.$verific$sub_58$blob_merge.v:1517$3260: $auto$alumacc.cc:485:replace_alu$12030
  creating $alu cell for $flatten\inst_x.$verific$sub_73$blob_merge.v:1532$3266: $auto$alumacc.cc:485:replace_alu$12033
  creating $alu cell for $flatten\inst_x.$verific$sub_8$blob_merge.v:1455$3236: $auto$alumacc.cc:485:replace_alu$12036
  creating $alu cell for $flatten\inst_x.$verific$sub_89$blob_merge.v:1548$3272: $auto$alumacc.cc:485:replace_alu$12039
  creating $alu cell for $flatten\inst_y.$verific$sub_106$blob_merge.v:1563$3278: $auto$alumacc.cc:485:replace_alu$12042
  creating $alu cell for $flatten\inst_y.$verific$sub_19$blob_merge.v:1470$3242: $auto$alumacc.cc:485:replace_alu$12045
  creating $alu cell for $flatten\inst_y.$verific$sub_31$blob_merge.v:1486$3248: $auto$alumacc.cc:485:replace_alu$12048
  creating $alu cell for $flatten\inst_y.$verific$sub_44$blob_merge.v:1502$3254: $auto$alumacc.cc:485:replace_alu$12051
  creating $alu cell for $flatten\inst_y.$verific$sub_58$blob_merge.v:1517$3260: $auto$alumacc.cc:485:replace_alu$12054
  creating $alu cell for $flatten\inst_y.$verific$sub_73$blob_merge.v:1532$3266: $auto$alumacc.cc:485:replace_alu$12057
  creating $alu cell for $flatten\inst_y.$verific$sub_8$blob_merge.v:1455$3236: $auto$alumacc.cc:485:replace_alu$12060
  creating $alu cell for $flatten\inst_y.$verific$sub_89$blob_merge.v:1548$3272: $auto$alumacc.cc:485:replace_alu$12063
  creating $alu cell for $verific$add_101$blob_merge.v:407$1668: $auto$alumacc.cc:485:replace_alu$12066
  creating $alu cell for $verific$add_104$blob_merge.v:408$1671: $auto$alumacc.cc:485:replace_alu$12069
  creating $alu cell for $verific$add_105$blob_merge.v:408$1672: $auto$alumacc.cc:485:replace_alu$12072
  creating $alu cell for $verific$add_116$blob_merge.v:414$1679: $auto$alumacc.cc:485:replace_alu$12075
  creating $alu cell for $verific$add_131$blob_merge.v:421$1688: $auto$alumacc.cc:485:replace_alu$12078
  creating $alu cell for $verific$add_146$blob_merge.v:428$1697: $auto$alumacc.cc:485:replace_alu$12081
  creating $alu cell for $verific$add_161$blob_merge.v:435$1706: $auto$alumacc.cc:485:replace_alu$12084
  creating $alu cell for $verific$add_176$blob_merge.v:441$1715: $auto$alumacc.cc:485:replace_alu$12087
  creating $alu cell for $verific$add_189$blob_merge.v:447$1723: $auto$alumacc.cc:485:replace_alu$12090
  creating $alu cell for $verific$add_195$blob_merge.v:451$1728: $auto$alumacc.cc:485:replace_alu$12093
  creating $alu cell for $verific$add_201$blob_merge.v:455$1733: $auto$alumacc.cc:485:replace_alu$12096
  creating $alu cell for $verific$add_207$blob_merge.v:459$1738: $auto$alumacc.cc:485:replace_alu$12099
  creating $alu cell for $verific$add_213$blob_merge.v:463$1743: $auto$alumacc.cc:485:replace_alu$12102
  creating $alu cell for $verific$add_219$blob_merge.v:467$1748: $auto$alumacc.cc:485:replace_alu$12105
  creating $alu cell for $verific$add_463$blob_merge.v:653$1907: $auto$alumacc.cc:485:replace_alu$12108
  creating $alu cell for $verific$add_465$blob_merge.v:654$1910: $auto$alumacc.cc:485:replace_alu$12111
  creating $alu cell for $verific$add_467$blob_merge.v:656$1913: $auto$alumacc.cc:485:replace_alu$12114
  creating $alu cell for $verific$add_469$blob_merge.v:657$1916: $auto$alumacc.cc:485:replace_alu$12117
  creating $alu cell for $verific$add_473$blob_merge.v:660$1922: $auto$alumacc.cc:485:replace_alu$12120
  creating $alu cell for $verific$add_475$blob_merge.v:662$1925: $auto$alumacc.cc:485:replace_alu$12123
  creating $alu cell for $verific$add_477$blob_merge.v:663$1928: $auto$alumacc.cc:485:replace_alu$12126
  creating $alu cell for $verific$add_479$blob_merge.v:665$1931: $auto$alumacc.cc:485:replace_alu$12129
  creating $alu cell for $verific$add_498$blob_merge.v:695$1943: $auto$alumacc.cc:485:replace_alu$12132
  creating $alu cell for $verific$add_501$blob_merge.v:699$1945: $auto$alumacc.cc:485:replace_alu$12135
  creating $alu cell for $verific$add_521$blob_merge.v:715$1957: $auto$alumacc.cc:485:replace_alu$12138
  creating $alu cell for $verific$add_524$blob_merge.v:716$1959: $auto$alumacc.cc:485:replace_alu$12141
  creating $alu cell for $verific$add_549$blob_merge.v:737$1971: $auto$alumacc.cc:485:replace_alu$12144
  creating $alu cell for $verific$add_552$blob_merge.v:738$1973: $auto$alumacc.cc:485:replace_alu$12147
  creating $alu cell for $verific$add_577$blob_merge.v:759$1985: $auto$alumacc.cc:485:replace_alu$12150
  creating $alu cell for $verific$add_580$blob_merge.v:760$1987: $auto$alumacc.cc:485:replace_alu$12153
  creating $alu cell for $verific$add_605$blob_merge.v:781$1999: $auto$alumacc.cc:485:replace_alu$12156
  creating $alu cell for $verific$add_608$blob_merge.v:782$2001: $auto$alumacc.cc:485:replace_alu$12159
  creating $alu cell for $verific$add_633$blob_merge.v:804$2013: $auto$alumacc.cc:485:replace_alu$12162
  creating $alu cell for $verific$add_636$blob_merge.v:805$2015: $auto$alumacc.cc:485:replace_alu$12165
  creating $alu cell for $verific$add_99$blob_merge.v:407$1666: $auto$alumacc.cc:485:replace_alu$12168
  creating $alu cell for $verific$sub_1001$blob_merge.v:937$2351: $auto$alumacc.cc:485:replace_alu$12171
  creating $alu cell for $verific$sub_1004$blob_merge.v:938$2354: $auto$alumacc.cc:485:replace_alu$12174
  creating $alu cell for $verific$sub_1007$blob_merge.v:938$2357: $auto$alumacc.cc:485:replace_alu$12177
  creating $alu cell for $verific$sub_1010$blob_merge.v:939$2360: $auto$alumacc.cc:485:replace_alu$12180
  creating $alu cell for $verific$sub_1013$blob_merge.v:939$2363: $auto$alumacc.cc:485:replace_alu$12183
  creating $alu cell for $verific$sub_1016$blob_merge.v:940$2366, $verific$LessThan_1615$blob_merge.v:1195$2901: $auto$alumacc.cc:485:replace_alu$12186
  creating $alu cell for $verific$sub_1019$blob_merge.v:940$2369: $auto$alumacc.cc:485:replace_alu$12191
  creating $alu cell for $verific$sub_1022$blob_merge.v:942$2372, $verific$LessThan_1618$blob_merge.v:1196$2903: $auto$alumacc.cc:485:replace_alu$12194
  creating $alu cell for $verific$sub_1024$blob_merge.v:942$2374: $auto$alumacc.cc:485:replace_alu$12205
  creating $alu cell for $verific$sub_1027$blob_merge.v:943$2377: $auto$alumacc.cc:485:replace_alu$12208
  creating $alu cell for $verific$sub_1030$blob_merge.v:943$2380: $auto$alumacc.cc:485:replace_alu$12211
  creating $alu cell for $verific$sub_1033$blob_merge.v:944$2383: $auto$alumacc.cc:485:replace_alu$12214
  creating $alu cell for $verific$sub_1036$blob_merge.v:944$2386: $auto$alumacc.cc:485:replace_alu$12217
  creating $alu cell for $verific$sub_1039$blob_merge.v:945$2389, $verific$LessThan_1612$blob_merge.v:1194$2899: $auto$alumacc.cc:485:replace_alu$12220
  creating $alu cell for $verific$sub_1042$blob_merge.v:945$2392: $auto$alumacc.cc:485:replace_alu$12225
  creating $alu cell for $verific$sub_1052$blob_merge.v:951$2399, $verific$LessThan_1636$blob_merge.v:1208$2913: $auto$alumacc.cc:485:replace_alu$12228
  creating $alu cell for $verific$sub_1054$blob_merge.v:951$2401: $auto$alumacc.cc:485:replace_alu$12239
  creating $alu cell for $verific$sub_1057$blob_merge.v:952$2404: $auto$alumacc.cc:485:replace_alu$12242
  creating $alu cell for $verific$sub_1060$blob_merge.v:952$2407: $auto$alumacc.cc:485:replace_alu$12245
  creating $alu cell for $verific$sub_1063$blob_merge.v:953$2410: $auto$alumacc.cc:485:replace_alu$12248
  creating $alu cell for $verific$sub_1066$blob_merge.v:953$2413: $auto$alumacc.cc:485:replace_alu$12251
  creating $alu cell for $verific$sub_1069$blob_merge.v:954$2416, $verific$LessThan_1630$blob_merge.v:1206$2909: $auto$alumacc.cc:485:replace_alu$12254
  creating $alu cell for $verific$sub_1072$blob_merge.v:954$2419: $auto$alumacc.cc:485:replace_alu$12259
  creating $alu cell for $verific$sub_1075$blob_merge.v:956$2422, $verific$LessThan_1633$blob_merge.v:1207$2911: $auto$alumacc.cc:485:replace_alu$12262
  creating $alu cell for $verific$sub_1077$blob_merge.v:956$2424: $auto$alumacc.cc:485:replace_alu$12273
  creating $alu cell for $verific$sub_1080$blob_merge.v:957$2427: $auto$alumacc.cc:485:replace_alu$12276
  creating $alu cell for $verific$sub_1083$blob_merge.v:957$2430: $auto$alumacc.cc:485:replace_alu$12279
  creating $alu cell for $verific$sub_1086$blob_merge.v:958$2433: $auto$alumacc.cc:485:replace_alu$12282
  creating $alu cell for $verific$sub_1089$blob_merge.v:958$2436: $auto$alumacc.cc:485:replace_alu$12285
  creating $alu cell for $verific$sub_1092$blob_merge.v:959$2439, $verific$LessThan_1627$blob_merge.v:1205$2907: $auto$alumacc.cc:485:replace_alu$12288
  creating $alu cell for $verific$sub_1095$blob_merge.v:959$2442: $auto$alumacc.cc:485:replace_alu$12293
  creating $alu cell for $verific$sub_1105$blob_merge.v:965$2449, $verific$LessThan_1651$blob_merge.v:1219$2921: $auto$alumacc.cc:485:replace_alu$12296
  creating $alu cell for $verific$sub_1107$blob_merge.v:965$2451: $auto$alumacc.cc:485:replace_alu$12307
  creating $alu cell for $verific$sub_1110$blob_merge.v:966$2454: $auto$alumacc.cc:485:replace_alu$12310
  creating $alu cell for $verific$sub_1113$blob_merge.v:966$2457: $auto$alumacc.cc:485:replace_alu$12313
  creating $alu cell for $verific$sub_1116$blob_merge.v:967$2460: $auto$alumacc.cc:485:replace_alu$12316
  creating $alu cell for $verific$sub_1119$blob_merge.v:967$2463: $auto$alumacc.cc:485:replace_alu$12319
  creating $alu cell for $verific$sub_1122$blob_merge.v:968$2466, $verific$LessThan_1645$blob_merge.v:1217$2917: $auto$alumacc.cc:485:replace_alu$12322
  creating $alu cell for $verific$sub_1125$blob_merge.v:968$2469: $auto$alumacc.cc:485:replace_alu$12327
  creating $alu cell for $verific$sub_1128$blob_merge.v:970$2472, $verific$LessThan_1648$blob_merge.v:1218$2919: $auto$alumacc.cc:485:replace_alu$12330
  creating $alu cell for $verific$sub_1130$blob_merge.v:970$2474: $auto$alumacc.cc:485:replace_alu$12341
  creating $alu cell for $verific$sub_1133$blob_merge.v:971$2477: $auto$alumacc.cc:485:replace_alu$12344
  creating $alu cell for $verific$sub_1136$blob_merge.v:971$2480: $auto$alumacc.cc:485:replace_alu$12347
  creating $alu cell for $verific$sub_1139$blob_merge.v:972$2483: $auto$alumacc.cc:485:replace_alu$12350
  creating $alu cell for $verific$sub_1142$blob_merge.v:972$2486: $auto$alumacc.cc:485:replace_alu$12353
  creating $alu cell for $verific$sub_1145$blob_merge.v:973$2489, $verific$LessThan_1642$blob_merge.v:1216$2915: $auto$alumacc.cc:485:replace_alu$12356
  creating $alu cell for $verific$sub_1148$blob_merge.v:973$2492: $auto$alumacc.cc:485:replace_alu$12361
  creating $alu cell for $verific$sub_1158$blob_merge.v:981$2499: $auto$alumacc.cc:485:replace_alu$12364
  creating $alu cell for $verific$sub_1160$blob_merge.v:981$2501, $verific$LessThan_1666$blob_merge.v:1230$2929: $auto$alumacc.cc:485:replace_alu$12367
  creating $alu cell for $verific$sub_1163$blob_merge.v:982$2504: $auto$alumacc.cc:485:replace_alu$12378
  creating $alu cell for $verific$sub_1166$blob_merge.v:982$2507: $auto$alumacc.cc:485:replace_alu$12381
  creating $alu cell for $verific$sub_1169$blob_merge.v:983$2510: $auto$alumacc.cc:485:replace_alu$12384
  creating $alu cell for $verific$sub_1172$blob_merge.v:983$2513: $auto$alumacc.cc:485:replace_alu$12387
  creating $alu cell for $verific$sub_1175$blob_merge.v:984$2516: $auto$alumacc.cc:485:replace_alu$12390
  creating $alu cell for $verific$sub_1178$blob_merge.v:984$2519, $verific$LessThan_1660$blob_merge.v:1228$2925: $auto$alumacc.cc:485:replace_alu$12393
  creating $alu cell for $verific$sub_1181$blob_merge.v:986$2522: $auto$alumacc.cc:485:replace_alu$12398
  creating $alu cell for $verific$sub_1183$blob_merge.v:986$2524, $verific$LessThan_1663$blob_merge.v:1229$2927: $auto$alumacc.cc:485:replace_alu$12401
  creating $alu cell for $verific$sub_1186$blob_merge.v:987$2527: $auto$alumacc.cc:485:replace_alu$12412
  creating $alu cell for $verific$sub_1189$blob_merge.v:987$2530: $auto$alumacc.cc:485:replace_alu$12415
  creating $alu cell for $verific$sub_1192$blob_merge.v:988$2533: $auto$alumacc.cc:485:replace_alu$12418
  creating $alu cell for $verific$sub_1195$blob_merge.v:988$2536: $auto$alumacc.cc:485:replace_alu$12421
  creating $alu cell for $verific$sub_1198$blob_merge.v:989$2539: $auto$alumacc.cc:485:replace_alu$12424
  creating $alu cell for $verific$sub_1201$blob_merge.v:989$2542, $verific$LessThan_1657$blob_merge.v:1227$2923: $auto$alumacc.cc:485:replace_alu$12427
  creating $alu cell for $verific$sub_1211$blob_merge.v:995$2549: $auto$alumacc.cc:485:replace_alu$12432
  creating $alu cell for $verific$sub_1213$blob_merge.v:995$2551, $verific$LessThan_1681$blob_merge.v:1241$2937: $auto$alumacc.cc:485:replace_alu$12435
  creating $alu cell for $verific$sub_1216$blob_merge.v:996$2554: $auto$alumacc.cc:485:replace_alu$12446
  creating $alu cell for $verific$sub_1219$blob_merge.v:996$2557: $auto$alumacc.cc:485:replace_alu$12449
  creating $alu cell for $verific$sub_1222$blob_merge.v:997$2560: $auto$alumacc.cc:485:replace_alu$12452
  creating $alu cell for $verific$sub_1225$blob_merge.v:997$2563: $auto$alumacc.cc:485:replace_alu$12455
  creating $alu cell for $verific$sub_1228$blob_merge.v:998$2566: $auto$alumacc.cc:485:replace_alu$12458
  creating $alu cell for $verific$sub_1231$blob_merge.v:998$2569, $verific$LessThan_1675$blob_merge.v:1239$2933: $auto$alumacc.cc:485:replace_alu$12461
  creating $alu cell for $verific$sub_1234$blob_merge.v:1000$2572: $auto$alumacc.cc:485:replace_alu$12466
  creating $alu cell for $verific$sub_1236$blob_merge.v:1000$2574, $verific$LessThan_1678$blob_merge.v:1240$2935: $auto$alumacc.cc:485:replace_alu$12469
  creating $alu cell for $verific$sub_1239$blob_merge.v:1001$2577: $auto$alumacc.cc:485:replace_alu$12480
  creating $alu cell for $verific$sub_1242$blob_merge.v:1001$2580: $auto$alumacc.cc:485:replace_alu$12483
  creating $alu cell for $verific$sub_1245$blob_merge.v:1002$2583: $auto$alumacc.cc:485:replace_alu$12486
  creating $alu cell for $verific$sub_1248$blob_merge.v:1002$2586: $auto$alumacc.cc:485:replace_alu$12489
  creating $alu cell for $verific$sub_1251$blob_merge.v:1003$2589: $auto$alumacc.cc:485:replace_alu$12492
  creating $alu cell for $verific$sub_1254$blob_merge.v:1003$2592, $verific$LessThan_1672$blob_merge.v:1238$2931: $auto$alumacc.cc:485:replace_alu$12495
  creating $alu cell for $verific$sub_1264$blob_merge.v:1009$2599, $verific$LessThan_1696$blob_merge.v:1252$2945: $auto$alumacc.cc:485:replace_alu$12500
  creating $alu cell for $verific$sub_1266$blob_merge.v:1009$2601: $auto$alumacc.cc:485:replace_alu$12505
  creating $alu cell for $verific$sub_1269$blob_merge.v:1010$2604: $auto$alumacc.cc:485:replace_alu$12508
  creating $alu cell for $verific$sub_1272$blob_merge.v:1010$2607: $auto$alumacc.cc:485:replace_alu$12511
  creating $alu cell for $verific$sub_1275$blob_merge.v:1011$2610: $auto$alumacc.cc:485:replace_alu$12514
  creating $alu cell for $verific$sub_1278$blob_merge.v:1011$2613: $auto$alumacc.cc:485:replace_alu$12517
  creating $alu cell for $verific$sub_1281$blob_merge.v:1012$2616, $verific$LessThan_1690$blob_merge.v:1250$2941: $auto$alumacc.cc:485:replace_alu$12520
  creating $alu cell for $verific$sub_1284$blob_merge.v:1012$2619: $auto$alumacc.cc:485:replace_alu$12531
  creating $alu cell for $verific$sub_1287$blob_merge.v:1014$2622, $verific$LessThan_1693$blob_merge.v:1251$2943: $auto$alumacc.cc:485:replace_alu$12534
  creating $alu cell for $verific$sub_1289$blob_merge.v:1014$2624: $auto$alumacc.cc:485:replace_alu$12539
  creating $alu cell for $verific$sub_1292$blob_merge.v:1015$2627: $auto$alumacc.cc:485:replace_alu$12542
  creating $alu cell for $verific$sub_1295$blob_merge.v:1015$2630: $auto$alumacc.cc:485:replace_alu$12545
  creating $alu cell for $verific$sub_1298$blob_merge.v:1016$2633: $auto$alumacc.cc:485:replace_alu$12548
  creating $alu cell for $verific$sub_1301$blob_merge.v:1016$2636: $auto$alumacc.cc:485:replace_alu$12551
  creating $alu cell for $verific$sub_1304$blob_merge.v:1017$2639, $verific$LessThan_1687$blob_merge.v:1249$2939: $auto$alumacc.cc:485:replace_alu$12554
  creating $alu cell for $verific$sub_1307$blob_merge.v:1017$2642: $auto$alumacc.cc:485:replace_alu$12565
  creating $alu cell for $verific$sub_1317$blob_merge.v:1025$2649, $verific$LessThan_1711$blob_merge.v:1263$2953: $auto$alumacc.cc:485:replace_alu$12568
  creating $alu cell for $verific$sub_1319$blob_merge.v:1025$2651: $auto$alumacc.cc:485:replace_alu$12579
  creating $alu cell for $verific$sub_1322$blob_merge.v:1026$2654: $auto$alumacc.cc:485:replace_alu$12582
  creating $alu cell for $verific$sub_1325$blob_merge.v:1026$2657: $auto$alumacc.cc:485:replace_alu$12585
  creating $alu cell for $verific$sub_1328$blob_merge.v:1027$2660: $auto$alumacc.cc:485:replace_alu$12588
  creating $alu cell for $verific$sub_1331$blob_merge.v:1027$2663: $auto$alumacc.cc:485:replace_alu$12591
  creating $alu cell for $verific$sub_1334$blob_merge.v:1028$2666, $verific$LessThan_1705$blob_merge.v:1261$2949: $auto$alumacc.cc:485:replace_alu$12594
  creating $alu cell for $verific$sub_1337$blob_merge.v:1028$2669: $auto$alumacc.cc:485:replace_alu$12599
  creating $alu cell for $verific$sub_1340$blob_merge.v:1030$2672, $verific$LessThan_1708$blob_merge.v:1262$2951: $auto$alumacc.cc:485:replace_alu$12602
  creating $alu cell for $verific$sub_1342$blob_merge.v:1030$2674: $auto$alumacc.cc:485:replace_alu$12613
  creating $alu cell for $verific$sub_1345$blob_merge.v:1031$2677: $auto$alumacc.cc:485:replace_alu$12616
  creating $alu cell for $verific$sub_1348$blob_merge.v:1031$2680: $auto$alumacc.cc:485:replace_alu$12619
  creating $alu cell for $verific$sub_1351$blob_merge.v:1032$2683: $auto$alumacc.cc:485:replace_alu$12622
  creating $alu cell for $verific$sub_1354$blob_merge.v:1032$2686: $auto$alumacc.cc:485:replace_alu$12625
  creating $alu cell for $verific$sub_1357$blob_merge.v:1033$2689, $verific$LessThan_1702$blob_merge.v:1260$2947: $auto$alumacc.cc:485:replace_alu$12628
  creating $alu cell for $verific$sub_1360$blob_merge.v:1033$2692: $auto$alumacc.cc:485:replace_alu$12633
  creating $alu cell for $verific$sub_1370$blob_merge.v:1039$2699: $auto$alumacc.cc:485:replace_alu$12636
  creating $alu cell for $verific$sub_1372$blob_merge.v:1039$2701, $verific$LessThan_1726$blob_merge.v:1274$2961: $auto$alumacc.cc:485:replace_alu$12639
  creating $alu cell for $verific$sub_1375$blob_merge.v:1040$2704: $auto$alumacc.cc:485:replace_alu$12644
  creating $alu cell for $verific$sub_1378$blob_merge.v:1040$2707: $auto$alumacc.cc:485:replace_alu$12647
  creating $alu cell for $verific$sub_1381$blob_merge.v:1041$2710: $auto$alumacc.cc:485:replace_alu$12650
  creating $alu cell for $verific$sub_1384$blob_merge.v:1041$2713: $auto$alumacc.cc:485:replace_alu$12653
  creating $alu cell for $verific$sub_1387$blob_merge.v:1042$2716: $auto$alumacc.cc:485:replace_alu$12656
  creating $alu cell for $verific$sub_1390$blob_merge.v:1042$2719, $verific$LessThan_1720$blob_merge.v:1272$2957: $auto$alumacc.cc:485:replace_alu$12659
  creating $alu cell for $verific$sub_1393$blob_merge.v:1044$2722: $auto$alumacc.cc:485:replace_alu$12670
  creating $alu cell for $verific$sub_1395$blob_merge.v:1044$2724, $verific$LessThan_1723$blob_merge.v:1273$2959: $auto$alumacc.cc:485:replace_alu$12673
  creating $alu cell for $verific$sub_1398$blob_merge.v:1045$2727: $auto$alumacc.cc:485:replace_alu$12678
  creating $alu cell for $verific$sub_1401$blob_merge.v:1045$2730: $auto$alumacc.cc:485:replace_alu$12681
  creating $alu cell for $verific$sub_1404$blob_merge.v:1046$2733: $auto$alumacc.cc:485:replace_alu$12684
  creating $alu cell for $verific$sub_1407$blob_merge.v:1046$2736: $auto$alumacc.cc:485:replace_alu$12687
  creating $alu cell for $verific$sub_1410$blob_merge.v:1047$2739: $auto$alumacc.cc:485:replace_alu$12690
  creating $alu cell for $verific$sub_1413$blob_merge.v:1047$2742, $verific$LessThan_1717$blob_merge.v:1271$2955: $auto$alumacc.cc:485:replace_alu$12693
  creating $alu cell for $verific$sub_1423$blob_merge.v:1054$2749: $auto$alumacc.cc:485:replace_alu$12704
  creating $alu cell for $verific$sub_1425$blob_merge.v:1054$2751, $verific$LessThan_1741$blob_merge.v:1285$2969: $auto$alumacc.cc:485:replace_alu$12707
  creating $alu cell for $verific$sub_1428$blob_merge.v:1055$2754: $auto$alumacc.cc:485:replace_alu$12712
  creating $alu cell for $verific$sub_1431$blob_merge.v:1055$2757: $auto$alumacc.cc:485:replace_alu$12715
  creating $alu cell for $verific$sub_1434$blob_merge.v:1056$2760: $auto$alumacc.cc:485:replace_alu$12718
  creating $alu cell for $verific$sub_1437$blob_merge.v:1056$2763: $auto$alumacc.cc:485:replace_alu$12721
  creating $alu cell for $verific$sub_1440$blob_merge.v:1057$2766: $auto$alumacc.cc:485:replace_alu$12724
  creating $alu cell for $verific$sub_1443$blob_merge.v:1057$2769, $verific$LessThan_1735$blob_merge.v:1283$2965: $auto$alumacc.cc:485:replace_alu$12727
  creating $alu cell for $verific$sub_1446$blob_merge.v:1059$2772: $auto$alumacc.cc:485:replace_alu$12738
  creating $alu cell for $verific$sub_1448$blob_merge.v:1059$2774, $verific$LessThan_1738$blob_merge.v:1284$2967: $auto$alumacc.cc:485:replace_alu$12741
  creating $alu cell for $verific$sub_1451$blob_merge.v:1060$2777: $auto$alumacc.cc:485:replace_alu$12746
  creating $alu cell for $verific$sub_1454$blob_merge.v:1060$2780: $auto$alumacc.cc:485:replace_alu$12749
  creating $alu cell for $verific$sub_1457$blob_merge.v:1061$2783: $auto$alumacc.cc:485:replace_alu$12752
  creating $alu cell for $verific$sub_1460$blob_merge.v:1061$2786: $auto$alumacc.cc:485:replace_alu$12755
  creating $alu cell for $verific$sub_1463$blob_merge.v:1062$2789: $auto$alumacc.cc:485:replace_alu$12758
  creating $alu cell for $verific$sub_1466$blob_merge.v:1062$2792, $verific$LessThan_1732$blob_merge.v:1282$2963: $auto$alumacc.cc:485:replace_alu$12761
  creating $alu cell for $verific$add_461$blob_merge.v:651$1904: $auto$alumacc.cc:485:replace_alu$12772
  creating $alu cell for $verific$sub_490$blob_merge.v:691$1938: $auto$alumacc.cc:485:replace_alu$12775
  creating $alu cell for $verific$add_459$blob_merge.v:650$1901: $auto$alumacc.cc:485:replace_alu$12778
  creating $alu cell for $verific$sub_492$blob_merge.v:692$1939: $auto$alumacc.cc:485:replace_alu$12781
  creating $alu cell for $verific$sub_516$blob_merge.v:713$1954: $auto$alumacc.cc:485:replace_alu$12784
  creating $alu cell for $verific$sub_518$blob_merge.v:714$1955: $auto$alumacc.cc:485:replace_alu$12787
  creating $alu cell for $verific$sub_544$blob_merge.v:735$1968: $auto$alumacc.cc:485:replace_alu$12790
  creating $alu cell for $verific$sub_546$blob_merge.v:736$1969: $auto$alumacc.cc:485:replace_alu$12793
  creating $alu cell for $verific$sub_572$blob_merge.v:757$1982: $auto$alumacc.cc:485:replace_alu$12796
  creating $alu cell for $verific$add_471$blob_merge.v:659$1919: $auto$alumacc.cc:485:replace_alu$12799
  creating $alu cell for $verific$sub_574$blob_merge.v:758$1983: $auto$alumacc.cc:485:replace_alu$12802
  creating $alu cell for $verific$sub_600$blob_merge.v:779$1996: $auto$alumacc.cc:485:replace_alu$12805
  creating $alu cell for $verific$sub_602$blob_merge.v:780$1997: $auto$alumacc.cc:485:replace_alu$12808
  creating $alu cell for $verific$add_481$blob_merge.v:666$1934: $auto$alumacc.cc:485:replace_alu$12811
  creating $alu cell for $verific$sub_628$blob_merge.v:801$2010: $auto$alumacc.cc:485:replace_alu$12814
  creating $alu cell for $verific$sub_630$blob_merge.v:802$2011: $auto$alumacc.cc:485:replace_alu$12817
  creating $alu cell for $verific$sub_681$blob_merge.v:847$2049: $auto$alumacc.cc:485:replace_alu$12820
  creating $alu cell for $verific$sub_683$blob_merge.v:847$2051, $verific$LessThan_1531$blob_merge.v:1131$2840: $auto$alumacc.cc:485:replace_alu$12823
  creating $alu cell for $verific$sub_686$blob_merge.v:848$2054: $auto$alumacc.cc:485:replace_alu$12834
  creating $alu cell for $verific$sub_689$blob_merge.v:848$2057: $auto$alumacc.cc:485:replace_alu$12837
  creating $alu cell for $verific$sub_692$blob_merge.v:849$2060: $auto$alumacc.cc:485:replace_alu$12840
  creating $alu cell for $verific$sub_695$blob_merge.v:849$2063: $auto$alumacc.cc:485:replace_alu$12843
  creating $alu cell for $verific$sub_698$blob_merge.v:850$2066: $auto$alumacc.cc:485:replace_alu$12846
  creating $alu cell for $verific$sub_701$blob_merge.v:850$2069, $verific$LessThan_1525$blob_merge.v:1129$2834: $auto$alumacc.cc:485:replace_alu$12849
  creating $alu cell for $verific$sub_704$blob_merge.v:852$2072: $auto$alumacc.cc:485:replace_alu$12854
  creating $alu cell for $verific$sub_706$blob_merge.v:852$2074, $verific$LessThan_1528$blob_merge.v:1130$2837: $auto$alumacc.cc:485:replace_alu$12857
  creating $alu cell for $verific$sub_709$blob_merge.v:853$2077: $auto$alumacc.cc:485:replace_alu$12868
  creating $alu cell for $verific$sub_712$blob_merge.v:853$2080: $auto$alumacc.cc:485:replace_alu$12871
  creating $alu cell for $verific$sub_715$blob_merge.v:854$2083: $auto$alumacc.cc:485:replace_alu$12874
  creating $alu cell for $verific$sub_718$blob_merge.v:854$2086: $auto$alumacc.cc:485:replace_alu$12877
  creating $alu cell for $verific$sub_721$blob_merge.v:855$2089: $auto$alumacc.cc:485:replace_alu$12880
  creating $alu cell for $verific$sub_724$blob_merge.v:855$2092, $verific$LessThan_1522$blob_merge.v:1128$2831: $auto$alumacc.cc:485:replace_alu$12883
  creating $alu cell for $verific$sub_734$blob_merge.v:862$2099: $auto$alumacc.cc:485:replace_alu$12888
  creating $alu cell for $verific$sub_736$blob_merge.v:862$2101, $verific$LessThan_1546$blob_merge.v:1142$2852: $auto$alumacc.cc:485:replace_alu$12891
  creating $alu cell for $verific$sub_739$blob_merge.v:863$2104: $auto$alumacc.cc:485:replace_alu$12902
  creating $alu cell for $verific$sub_742$blob_merge.v:863$2107: $auto$alumacc.cc:485:replace_alu$12905
  creating $alu cell for $verific$sub_745$blob_merge.v:864$2110: $auto$alumacc.cc:485:replace_alu$12908
  creating $alu cell for $verific$sub_748$blob_merge.v:864$2113: $auto$alumacc.cc:485:replace_alu$12911
  creating $alu cell for $verific$sub_751$blob_merge.v:865$2116: $auto$alumacc.cc:485:replace_alu$12914
  creating $alu cell for $verific$sub_754$blob_merge.v:865$2119, $verific$LessThan_1540$blob_merge.v:1140$2846: $auto$alumacc.cc:485:replace_alu$12917
  creating $alu cell for $verific$sub_757$blob_merge.v:867$2122: $auto$alumacc.cc:485:replace_alu$12922
  creating $alu cell for $verific$sub_759$blob_merge.v:867$2124, $verific$LessThan_1543$blob_merge.v:1141$2849: $auto$alumacc.cc:485:replace_alu$12925
  creating $alu cell for $verific$sub_762$blob_merge.v:868$2127: $auto$alumacc.cc:485:replace_alu$12936
  creating $alu cell for $verific$sub_765$blob_merge.v:868$2130: $auto$alumacc.cc:485:replace_alu$12939
  creating $alu cell for $verific$sub_768$blob_merge.v:869$2133: $auto$alumacc.cc:485:replace_alu$12942
  creating $alu cell for $verific$sub_771$blob_merge.v:869$2136: $auto$alumacc.cc:485:replace_alu$12945
  creating $alu cell for $verific$sub_774$blob_merge.v:870$2139: $auto$alumacc.cc:485:replace_alu$12948
  creating $alu cell for $verific$sub_777$blob_merge.v:870$2142, $verific$LessThan_1537$blob_merge.v:1139$2843: $auto$alumacc.cc:485:replace_alu$12951
  creating $alu cell for $verific$sub_787$blob_merge.v:879$2149: $auto$alumacc.cc:485:replace_alu$12956
  creating $alu cell for $verific$sub_789$blob_merge.v:879$2151, $verific$LessThan_1561$blob_merge.v:1153$2864: $auto$alumacc.cc:485:replace_alu$12959
  creating $alu cell for $verific$sub_792$blob_merge.v:880$2154: $auto$alumacc.cc:485:replace_alu$12970
  creating $alu cell for $verific$sub_795$blob_merge.v:880$2157: $auto$alumacc.cc:485:replace_alu$12973
  creating $alu cell for $verific$sub_798$blob_merge.v:881$2160: $auto$alumacc.cc:485:replace_alu$12976
  creating $alu cell for $verific$sub_801$blob_merge.v:881$2163: $auto$alumacc.cc:485:replace_alu$12979
  creating $alu cell for $verific$sub_804$blob_merge.v:882$2166: $auto$alumacc.cc:485:replace_alu$12982
  creating $alu cell for $verific$sub_807$blob_merge.v:882$2169, $verific$LessThan_1555$blob_merge.v:1151$2858: $auto$alumacc.cc:485:replace_alu$12985
  creating $alu cell for $verific$sub_810$blob_merge.v:884$2172: $auto$alumacc.cc:485:replace_alu$12990
  creating $alu cell for $verific$sub_812$blob_merge.v:884$2174, $verific$LessThan_1558$blob_merge.v:1152$2861: $auto$alumacc.cc:485:replace_alu$12993
  creating $alu cell for $verific$sub_815$blob_merge.v:885$2177: $auto$alumacc.cc:485:replace_alu$13004
  creating $alu cell for $verific$sub_818$blob_merge.v:885$2180: $auto$alumacc.cc:485:replace_alu$13007
  creating $alu cell for $verific$sub_821$blob_merge.v:886$2183: $auto$alumacc.cc:485:replace_alu$13010
  creating $alu cell for $verific$sub_824$blob_merge.v:886$2186: $auto$alumacc.cc:485:replace_alu$13013
  creating $alu cell for $verific$sub_827$blob_merge.v:887$2189: $auto$alumacc.cc:485:replace_alu$13016
  creating $alu cell for $verific$sub_830$blob_merge.v:887$2192, $verific$LessThan_1552$blob_merge.v:1150$2855: $auto$alumacc.cc:485:replace_alu$13019
  creating $alu cell for $verific$sub_840$blob_merge.v:893$2199: $auto$alumacc.cc:485:replace_alu$13024
  creating $alu cell for $verific$sub_842$blob_merge.v:893$2201, $verific$LessThan_1576$blob_merge.v:1164$2876: $auto$alumacc.cc:485:replace_alu$13027
  creating $alu cell for $verific$sub_845$blob_merge.v:894$2204: $auto$alumacc.cc:485:replace_alu$13038
  creating $alu cell for $verific$sub_848$blob_merge.v:894$2207: $auto$alumacc.cc:485:replace_alu$13041
  creating $alu cell for $verific$sub_851$blob_merge.v:895$2210: $auto$alumacc.cc:485:replace_alu$13044
  creating $alu cell for $verific$sub_854$blob_merge.v:895$2213: $auto$alumacc.cc:485:replace_alu$13047
  creating $alu cell for $verific$sub_857$blob_merge.v:896$2216: $auto$alumacc.cc:485:replace_alu$13050
  creating $alu cell for $verific$sub_860$blob_merge.v:896$2219, $verific$LessThan_1570$blob_merge.v:1162$2870: $auto$alumacc.cc:485:replace_alu$13053
  creating $alu cell for $verific$sub_863$blob_merge.v:898$2222: $auto$alumacc.cc:485:replace_alu$13058
  creating $alu cell for $verific$sub_865$blob_merge.v:898$2224, $verific$LessThan_1573$blob_merge.v:1163$2873: $auto$alumacc.cc:485:replace_alu$13061
  creating $alu cell for $verific$sub_868$blob_merge.v:899$2227: $auto$alumacc.cc:485:replace_alu$13072
  creating $alu cell for $verific$sub_871$blob_merge.v:899$2230: $auto$alumacc.cc:485:replace_alu$13075
  creating $alu cell for $verific$sub_874$blob_merge.v:900$2233: $auto$alumacc.cc:485:replace_alu$13078
  creating $alu cell for $verific$sub_877$blob_merge.v:900$2236: $auto$alumacc.cc:485:replace_alu$13081
  creating $alu cell for $verific$sub_880$blob_merge.v:901$2239: $auto$alumacc.cc:485:replace_alu$13084
  creating $alu cell for $verific$sub_883$blob_merge.v:901$2242, $verific$LessThan_1567$blob_merge.v:1161$2867: $auto$alumacc.cc:485:replace_alu$13087
  creating $alu cell for $verific$sub_893$blob_merge.v:907$2249: $auto$alumacc.cc:485:replace_alu$13092
  creating $alu cell for $verific$sub_895$blob_merge.v:907$2251, $verific$LessThan_1591$blob_merge.v:1175$2888: $auto$alumacc.cc:485:replace_alu$13095
  creating $alu cell for $verific$sub_898$blob_merge.v:908$2254: $auto$alumacc.cc:485:replace_alu$13106
  creating $alu cell for $verific$sub_901$blob_merge.v:908$2257: $auto$alumacc.cc:485:replace_alu$13109
  creating $alu cell for $verific$sub_904$blob_merge.v:909$2260: $auto$alumacc.cc:485:replace_alu$13112
  creating $alu cell for $verific$sub_907$blob_merge.v:909$2263: $auto$alumacc.cc:485:replace_alu$13115
  creating $alu cell for $verific$sub_910$blob_merge.v:910$2266: $auto$alumacc.cc:485:replace_alu$13118
  creating $alu cell for $verific$sub_913$blob_merge.v:910$2269, $verific$LessThan_1585$blob_merge.v:1173$2882: $auto$alumacc.cc:485:replace_alu$13121
  creating $alu cell for $verific$sub_916$blob_merge.v:912$2272: $auto$alumacc.cc:485:replace_alu$13126
  creating $alu cell for $verific$sub_918$blob_merge.v:912$2274, $verific$LessThan_1588$blob_merge.v:1174$2885: $auto$alumacc.cc:485:replace_alu$13129
  creating $alu cell for $verific$sub_921$blob_merge.v:913$2277: $auto$alumacc.cc:485:replace_alu$13140
  creating $alu cell for $verific$sub_924$blob_merge.v:913$2280: $auto$alumacc.cc:485:replace_alu$13143
  creating $alu cell for $verific$sub_927$blob_merge.v:914$2283: $auto$alumacc.cc:485:replace_alu$13146
  creating $alu cell for $verific$sub_930$blob_merge.v:914$2286: $auto$alumacc.cc:485:replace_alu$13149
  creating $alu cell for $verific$sub_933$blob_merge.v:915$2289: $auto$alumacc.cc:485:replace_alu$13152
  creating $alu cell for $verific$sub_936$blob_merge.v:915$2292, $verific$LessThan_1582$blob_merge.v:1172$2879: $auto$alumacc.cc:485:replace_alu$13155
  creating $alu cell for $verific$sub_946$blob_merge.v:923$2299, $verific$LessThan_1606$blob_merge.v:1186$2897: $auto$alumacc.cc:485:replace_alu$13160
  creating $alu cell for $verific$sub_948$blob_merge.v:923$2301: $auto$alumacc.cc:485:replace_alu$13171
  creating $alu cell for $verific$sub_951$blob_merge.v:924$2304: $auto$alumacc.cc:485:replace_alu$13174
  creating $alu cell for $verific$sub_954$blob_merge.v:924$2307: $auto$alumacc.cc:485:replace_alu$13177
  creating $alu cell for $verific$sub_957$blob_merge.v:925$2310: $auto$alumacc.cc:485:replace_alu$13180
  creating $alu cell for $verific$sub_960$blob_merge.v:925$2313: $auto$alumacc.cc:485:replace_alu$13183
  creating $alu cell for $verific$sub_963$blob_merge.v:926$2316, $verific$LessThan_1600$blob_merge.v:1184$2893: $auto$alumacc.cc:485:replace_alu$13186
  creating $alu cell for $verific$sub_966$blob_merge.v:926$2319: $auto$alumacc.cc:485:replace_alu$13191
  creating $alu cell for $verific$sub_969$blob_merge.v:928$2322, $verific$LessThan_1603$blob_merge.v:1185$2895: $auto$alumacc.cc:485:replace_alu$13194
  creating $alu cell for $verific$sub_971$blob_merge.v:928$2324: $auto$alumacc.cc:485:replace_alu$13205
  creating $alu cell for $verific$sub_974$blob_merge.v:929$2327: $auto$alumacc.cc:485:replace_alu$13208
  creating $alu cell for $verific$sub_977$blob_merge.v:929$2330: $auto$alumacc.cc:485:replace_alu$13211
  creating $alu cell for $verific$sub_980$blob_merge.v:930$2333: $auto$alumacc.cc:485:replace_alu$13214
  creating $alu cell for $verific$sub_983$blob_merge.v:930$2336: $auto$alumacc.cc:485:replace_alu$13217
  creating $alu cell for $verific$sub_986$blob_merge.v:931$2339, $verific$LessThan_1597$blob_merge.v:1183$2891: $auto$alumacc.cc:485:replace_alu$13220
  creating $alu cell for $verific$sub_989$blob_merge.v:931$2342: $auto$alumacc.cc:485:replace_alu$13225
  creating $alu cell for $verific$sub_999$blob_merge.v:937$2349, $verific$LessThan_1621$blob_merge.v:1197$2905: $auto$alumacc.cc:485:replace_alu$13228
  created 590 $alu and 0 $macc cells.

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
<suppressed ~79 debug messages>

yosys> opt_merge -nomux

3.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

yosys> opt_reduce

3.65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_share

3.67. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.68. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 1 unused cells and 350 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.

yosys> opt_muxtree

3.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

yosys> opt_reduce

3.72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_share

3.74. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.75. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..

yosys> opt_expr

3.77. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
MAX OPT ITERATION = 2

yosys> stat

3.78. Printing statistics.

=== RLE_BlobMerging ===

   Number of wires:               4253
   Number of wire bits:          37031
   Number of public wires:         160
   Number of public wire bits:    2063
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3261
     $alu                          590
     $and                           39
     $dff                            1
     $dffe                          84
     $eq                            11
     $logic_not                      2
     $mux                          729
     $ne                           241
     $not                          643
     $or                           509
     $pmux                           8
     $reduce_and                   375
     $reduce_bool                    4
     $reduce_or                     25


yosys> memory -nomap

3.79. Executing MEMORY pass.

yosys> opt_mem

3.79.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.79.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.79.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.79.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.79.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.79.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..

yosys> memory_share

3.79.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.79.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.79.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..

yosys> memory_collect

3.79.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.80. Printing statistics.

=== RLE_BlobMerging ===

   Number of wires:               4253
   Number of wire bits:          37031
   Number of public wires:         160
   Number of public wire bits:    2063
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3261
     $alu                          590
     $and                           39
     $dff                            1
     $dffe                          84
     $eq                            11
     $logic_not                      2
     $mux                          729
     $ne                           241
     $not                          643
     $or                           509
     $pmux                           8
     $reduce_and                   375
     $reduce_bool                    4
     $reduce_or                     25


yosys> muxpack

3.81. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~575 debug messages>

yosys> opt_clean

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..

yosys> pmuxtree

3.83. Executing PMUXTREE pass.

yosys> muxpack

3.84. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~615 debug messages>

yosys> memory_map

3.85. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.86. Printing statistics.

=== RLE_BlobMerging ===

   Number of wires:               4329
   Number of wire bits:          37797
   Number of public wires:         160
   Number of public wire bits:    2063
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3329
     $alu                          590
     $and                           39
     $dff                            1
     $dffe                          84
     $eq                            11
     $logic_not                      2
     $mux                          773
     $ne                           241
     $not                          651
     $or                           519
     $reduce_and                   375
     $reduce_bool                    4
     $reduce_or                     39


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.87. Executing TECHMAP pass (map to technology primitives).

3.87.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.87.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.87.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using template $paramod$a8d0a04a2ffcd7f9eabc274a8345de1dc5182bb9\_90_alu for cells of type $alu.
Using template $paramod$a9c862b459f0009bb3a015092e00213b862f7967\_90_alu for cells of type $alu.
Using template $paramod$4b9262a0dae372164511f4036fe3017fe4b262a7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$f53bb43f1533599b54d7004cd284f52ef9cb8fdf\_90_alu for cells of type $alu.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_90_alu for cells of type $alu.
Using template $paramod$92a1f7a016bf58d33db5a47145e66dde1cbc3210\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$595445fe3ac6aa2edee2c508c1e1e5c86aae1b4f\_90_alu for cells of type $alu.
Using template $paramod$05911a29261c9101c6f0a00a916c05dc567d1959\_90_alu for cells of type $alu.
Using template $paramod$0718797f1c88f971033fdff0134bca54e9e0c0ed\_90_alu for cells of type $alu.
Using template $paramod$1449f5897c1250218bf10c7345354831c7f19def\_90_alu for cells of type $alu.
Using template $paramod$85a98df914316ae048f3e857948a8f14195594ee\_90_alu for cells of type $alu.
Using template $paramod$d3e499519851dde9078ab579ebdae65be5ccdc33\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~31631 debug messages>

yosys> stat

3.88. Printing statistics.

=== RLE_BlobMerging ===

   Number of wires:              36977
   Number of wire bits:         825389
   Number of public wires:         160
   Number of public wire bits:    2063
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              70347
     $_AND_                      22945
     $_DFFE_PP_                    587
     $_DFF_P_                        4
     $_MUX_                      13450
     $_NOT_                       7142
     $_OR_                       11246
     $_XOR_                      14973


yosys> opt_expr

3.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
<suppressed ~22167 debug messages>

yosys> opt_merge -nomux

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
<suppressed ~22938 debug messages>
Removed a total of 7646 cells.

yosys> opt_muxtree

3.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_share

3.94. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.95. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 5513 unused cells and 25110 unused wires.
<suppressed ~5514 debug messages>

yosys> opt_expr

3.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.

yosys> opt_muxtree

3.98. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.99. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_share

3.101. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.102. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..

yosys> opt_expr

3.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
<suppressed ~4499 debug messages>

yosys> techmap -map +/techmap.v

3.106. Executing TECHMAP pass (map to technology primitives).

3.106.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.

yosys> opt_merge -nomux

3.108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
<suppressed ~654 debug messages>
Removed a total of 218 cells.

yosys> opt_muxtree

3.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.112. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19218 ($_DFFE_PP_) from module RLE_BlobMerging.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19280 ($_DFFE_PP_) from module RLE_BlobMerging.

yosys> opt_clean

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 0 unused cells and 351 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.114. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.

yosys> opt_muxtree

3.115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.118. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..

yosys> opt_expr

3.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
MAX OPT ITERATION = 2

yosys> abc -dff

3.121. Executing ABC pass (technology mapping using ABC).

3.121.1. Summary of detected clock domains:
  579 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8668, arst={ }, srst={ }
  579 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8619, arst={ }, srst={ }
  8 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6479, arst={ }, srst={ }
  1384 cells in clk=\clk, en={ }, arst={ }, srst={ }
  572 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8374, arst={ }, srst={ }
  571 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8325, arst={ }, srst={ }
  567 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8276, arst={ }, srst={ }
  570 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8227, arst={ }, srst={ }
  573 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8178, arst={ }, srst={ }
  572 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8129, arst={ }, srst={ }
  571 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8080, arst={ }, srst={ }
  571 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8031, arst={ }, srst={ }
  46 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6038, arst={ }, srst={ }
  570 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8521, arst={ }, srst={ }
  572 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8570, arst={ }, srst={ }
  572 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8423, arst={ }, srst={ }
  568 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$8472, arst={ }, srst={ }
  279 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6720, arst={ }, srst={ }
  343 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6941, arst={ }, srst={ }
  318 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7170, arst={ }, srst={ }
  350 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7405, arst={ }, srst={ }
  351 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7646, arst={ }, srst={ }
  265 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6525, arst={ }, srst={ }
  11 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6120, arst={ }, srst={ }
  405 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6179, arst={ }, srst={ }
  8 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6248, arst={ }, srst={ }
  20 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7933, arst={ }, srst={ }
  1215 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6227, arst={ }, srst={ }
  9 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6164, arst={ }, srst={ }
  10716 cells in clk=\clk, en=$auto$opt_dff.cc:194:make_patterns_logic$6041, arst={ }, srst={ }
  329 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6145, arst={ }, srst={ }
  336 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6554, arst={ }, srst={ }
  341 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6612, arst={ }, srst={ }
  10 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6635, arst={ }, srst={ }
  317 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6583, arst={ }, srst={ }
  577 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7982, arst={ }, srst={ }
  437 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7687, arst={ }, srst={ }
  401 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7728, arst={ }, srst={ }
  370 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7769, arst={ }, srst={ }
  14 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7790, arst={ }, srst={ }
  436 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7448, arst={ }, srst={ }
  399 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7491, arst={ }, srst={ }
  367 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7534, arst={ }, srst={ }
  18 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7555, arst={ }, srst={ }
  377 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7209, arst={ }, srst={ }
  353 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7248, arst={ }, srst={ }
  353 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7287, arst={ }, srst={ }
  18 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7312, arst={ }, srst={ }
  394 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6980, arst={ }, srst={ }
  380 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7019, arst={ }, srst={ }
  363 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7058, arst={ }, srst={ }
  19 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$7081, arst={ }, srst={ }
  722 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6661, arst={ }, srst={ }
  384 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6755, arst={ }, srst={ }
  317 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6790, arst={ }, srst={ }
  350 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6825, arst={ }, srst={ }
  17 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6852, arst={ }, srst={ }
  552 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6061, arst={ }, srst={ }
  7 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6332, arst={ }, srst={ }
  7 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6311, arst={ }, srst={ }
  7 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6269, arst={ }, srst={ }
  7 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6416, arst={ }, srst={ }
  7 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6395, arst={ }, srst={ }
  7 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6374, arst={ }, srst={ }
  7 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6353, arst={ }, srst={ }
  7 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6458, arst={ }, srst={ }
  7 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6437, arst={ }, srst={ }
  23 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6498, arst={ }, srst={ }
  7 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$6290, arst={ }, srst={ }

3.121.2. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8668
Extracted 579 gates and 777 wires to a netlist network with 197 inputs and 16 outputs.

3.121.2.1. Executing ABC.

3.121.3. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8619
Extracted 579 gates and 773 wires to a netlist network with 193 inputs and 12 outputs.

3.121.3.1. Executing ABC.

3.121.4. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6479
Extracted 8 gates and 18 wires to a netlist network with 9 inputs and 3 outputs.

3.121.4.1. Executing ABC.

3.121.5. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 1384 gates and 2008 wires to a netlist network with 622 inputs and 386 outputs.

3.121.5.1. Executing ABC.

3.121.6. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8374
Extracted 572 gates and 766 wires to a netlist network with 193 inputs and 9 outputs.

3.121.6.1. Executing ABC.

3.121.7. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8325
Extracted 571 gates and 765 wires to a netlist network with 193 inputs and 8 outputs.

3.121.7.1. Executing ABC.

3.121.8. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8276
Extracted 567 gates and 756 wires to a netlist network with 188 inputs and 8 outputs.

3.121.8.1. Executing ABC.

3.121.9. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8227
Extracted 570 gates and 763 wires to a netlist network with 192 inputs and 7 outputs.

3.121.9.1. Executing ABC.

3.121.10. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8178
Extracted 573 gates and 767 wires to a netlist network with 193 inputs and 9 outputs.

3.121.10.1. Executing ABC.

3.121.11. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8129
Extracted 572 gates and 764 wires to a netlist network with 191 inputs and 7 outputs.

3.121.11.1. Executing ABC.

3.121.12. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8080
Extracted 571 gates and 765 wires to a netlist network with 193 inputs and 9 outputs.

3.121.12.1. Executing ABC.

3.121.13. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8031
Extracted 571 gates and 761 wires to a netlist network with 190 inputs and 9 outputs.

3.121.13.1. Executing ABC.

3.121.14. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6038
Extracted 46 gates and 69 wires to a netlist network with 23 inputs and 14 outputs.

3.121.14.1. Executing ABC.

3.121.15. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8521
Extracted 570 gates and 763 wires to a netlist network with 192 inputs and 9 outputs.

3.121.15.1. Executing ABC.

3.121.16. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8570
Extracted 572 gates and 766 wires to a netlist network with 193 inputs and 8 outputs.

3.121.16.1. Executing ABC.

3.121.17. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8423
Extracted 572 gates and 766 wires to a netlist network with 193 inputs and 9 outputs.

3.121.17.1. Executing ABC.

3.121.18. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8472
Extracted 568 gates and 759 wires to a netlist network with 190 inputs and 7 outputs.

3.121.18.1. Executing ABC.

3.121.19. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6720
Extracted 279 gates and 439 wires to a netlist network with 160 inputs and 270 outputs.

3.121.19.1. Executing ABC.

3.121.20. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6941
Extracted 343 gates and 525 wires to a netlist network with 182 inputs and 273 outputs.

3.121.20.1. Executing ABC.

3.121.21. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7170
Extracted 318 gates and 480 wires to a netlist network with 162 inputs and 265 outputs.

3.121.21.1. Executing ABC.

3.121.22. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7405
Extracted 350 gates and 503 wires to a netlist network with 153 inputs and 256 outputs.

3.121.22.1. Executing ABC.

3.121.23. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7646
Extracted 351 gates and 502 wires to a netlist network with 151 inputs and 245 outputs.

3.121.23.1. Executing ABC.

3.121.24. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6525
Extracted 265 gates and 408 wires to a netlist network with 143 inputs and 262 outputs.

3.121.24.1. Executing ABC.

3.121.25. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6120
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 5 outputs.

3.121.25.1. Executing ABC.

3.121.26. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6179
Extracted 405 gates and 505 wires to a netlist network with 99 inputs and 78 outputs.

3.121.26.1. Executing ABC.

3.121.27. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6248
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 3 outputs.

3.121.27.1. Executing ABC.

3.121.28. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7933
Extracted 20 gates and 40 wires to a netlist network with 20 inputs and 4 outputs.

3.121.28.1. Executing ABC.

3.121.29. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6227
Extracted 1215 gates and 1525 wires to a netlist network with 310 inputs and 418 outputs.

3.121.29.1. Executing ABC.

3.121.30. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6164
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 3 outputs.

3.121.30.1. Executing ABC.

3.121.31. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:194:make_patterns_logic$6041
Extracted 10716 gates and 14460 wires to a netlist network with 3742 inputs and 403 outputs.

3.121.31.1. Executing ABC.

3.121.32. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6145
Extracted 329 gates and 558 wires to a netlist network with 227 inputs and 80 outputs.

3.121.32.1. Executing ABC.

3.121.33. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6554
Extracted 336 gates and 523 wires to a netlist network with 187 inputs and 299 outputs.

3.121.33.1. Executing ABC.

3.121.34. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6612
Extracted 341 gates and 492 wires to a netlist network with 151 inputs and 268 outputs.

3.121.34.1. Executing ABC.

3.121.35. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6635
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.121.35.1. Executing ABC.

3.121.36. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6583
Extracted 317 gates and 483 wires to a netlist network with 166 inputs and 270 outputs.

3.121.36.1. Executing ABC.

3.121.37. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7982
Extracted 577 gates and 773 wires to a netlist network with 196 inputs and 11 outputs.

3.121.37.1. Executing ABC.

3.121.38. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7687
Extracted 437 gates and 631 wires to a netlist network with 194 inputs and 297 outputs.

3.121.38.1. Executing ABC.

3.121.39. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7728
Extracted 401 gates and 567 wires to a netlist network with 166 inputs and 282 outputs.

3.121.39.1. Executing ABC.

3.121.40. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7769
Extracted 370 gates and 534 wires to a netlist network with 164 inputs and 269 outputs.

3.121.40.1. Executing ABC.

3.121.41. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7790
Extracted 14 gates and 27 wires to a netlist network with 12 inputs and 9 outputs.

3.121.41.1. Executing ABC.

3.121.42. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7448
Extracted 436 gates and 628 wires to a netlist network with 192 inputs and 309 outputs.

3.121.42.1. Executing ABC.

3.121.43. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7491
Extracted 399 gates and 563 wires to a netlist network with 164 inputs and 280 outputs.

3.121.43.1. Executing ABC.

3.121.44. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7534
Extracted 367 gates and 531 wires to a netlist network with 164 inputs and 270 outputs.

3.121.44.1. Executing ABC.

3.121.45. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7555
Extracted 18 gates and 36 wires to a netlist network with 18 inputs and 9 outputs.

3.121.45.1. Executing ABC.

3.121.46. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7209
Extracted 377 gates and 578 wires to a netlist network with 201 inputs and 304 outputs.

3.121.46.1. Executing ABC.

3.121.47. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7248
Extracted 353 gates and 527 wires to a netlist network with 174 inputs and 270 outputs.

3.121.47.1. Executing ABC.

3.121.48. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7287
Extracted 353 gates and 513 wires to a netlist network with 160 inputs and 266 outputs.

3.121.48.1. Executing ABC.

3.121.49. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7312
Extracted 18 gates and 35 wires to a netlist network with 17 inputs and 9 outputs.

3.121.49.1. Executing ABC.

3.121.50. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6980
Extracted 394 gates and 608 wires to a netlist network with 214 inputs and 306 outputs.

3.121.50.1. Executing ABC.

3.121.51. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7019
Extracted 380 gates and 574 wires to a netlist network with 194 inputs and 275 outputs.

3.121.51.1. Executing ABC.

3.121.52. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7058
Extracted 363 gates and 530 wires to a netlist network with 167 inputs and 267 outputs.

3.121.52.1. Executing ABC.

3.121.53. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7081
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 12 outputs.

3.121.53.1. Executing ABC.

3.121.54. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6661
Extracted 722 gates and 974 wires to a netlist network with 251 inputs and 63 outputs.

3.121.54.1. Executing ABC.

3.121.55. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6755
Extracted 384 gates and 577 wires to a netlist network with 193 inputs and 319 outputs.

3.121.55.1. Executing ABC.

3.121.56. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6790
Extracted 317 gates and 487 wires to a netlist network with 170 inputs and 267 outputs.

3.121.56.1. Executing ABC.

3.121.57. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6825
Extracted 350 gates and 511 wires to a netlist network with 161 inputs and 269 outputs.

3.121.57.1. Executing ABC.

3.121.58. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6852
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 9 outputs.

3.121.58.1. Executing ABC.

3.121.59. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6061
Extracted 552 gates and 821 wires to a netlist network with 269 inputs and 514 outputs.

3.121.59.1. Executing ABC.

3.121.60. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6332
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 2 outputs.

3.121.60.1. Executing ABC.

3.121.61. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6311
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 2 outputs.

3.121.61.1. Executing ABC.

3.121.62. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6269
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 2 outputs.

3.121.62.1. Executing ABC.

3.121.63. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6416
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 2 outputs.

3.121.63.1. Executing ABC.

3.121.64. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6395
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 2 outputs.

3.121.64.1. Executing ABC.

3.121.65. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6374
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 2 outputs.

3.121.65.1. Executing ABC.

3.121.66. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6353
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 2 outputs.

3.121.66.1. Executing ABC.

3.121.67. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6458
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 2 outputs.

3.121.67.1. Executing ABC.

3.121.68. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6437
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 2 outputs.

3.121.68.1. Executing ABC.

3.121.69. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6498
Extracted 23 gates and 37 wires to a netlist network with 14 inputs and 16 outputs.

3.121.69.1. Executing ABC.

3.121.70. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6290
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 2 outputs.

3.121.70.1. Executing ABC.

yosys> abc -dff

3.122. Executing ABC pass (technology mapping using ABC).

3.122.1. Summary of detected clock domains:
  18 cells in clk=\clk, en=$abc$110629$auto$opt_dff.cc:219:make_patterns_logic$7790, arst={ }, srst={ }
  658 cells in clk=\clk, en=$abc$109032$auto$opt_dff.cc:219:make_patterns_logic$7982, arst={ }, srst={ }
  10 cells in clk=\clk, en=$abc$100718$auto$opt_dff.cc:219:make_patterns_logic$6164, arst={ }, srst={ }
  19 cells in clk=\clk, en=$abc$99763$auto$opt_dff.cc:219:make_patterns_logic$7933, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$108686$auto$opt_dff.cc:219:make_patterns_logic$6635, arst={ }, srst={ }
  645 cells in clk=\clk, en=$abc$93365$auto$opt_dff.cc:219:make_patterns_logic$8374, arst={ }, srst={ }
  652 cells in clk=\clk, en=$abc$91398$auto$opt_dff.cc:219:make_patterns_logic$8619, arst={ }, srst={ }
  651 cells in clk=\clk, en=$abc$91063$auto$opt_dff.cc:219:make_patterns_logic$8668, arst={ }, srst={ }
  664 cells in clk=\clk, en=$abc$93693$auto$opt_dff.cc:219:make_patterns_logic$8325, arst={ }, srst={ }
  21 cells in clk=\clk, en=$abc$91735$auto$opt_dff.cc:219:make_patterns_logic$6479, arst={ }, srst={ }
  172 cells in clk=\clk, en=$abc$99753$auto$opt_dff.cc:219:make_patterns_logic$6248, arst={ }, srst={ }
  356 cells in clk=\clk, en=$abc$97644$auto$opt_dff.cc:219:make_patterns_logic$6941, arst={ }, srst={ }
  185 cells in clk=\clk, en=$abc$100730$auto$opt_dff.cc:194:make_patterns_logic$6041, arst={ }, srst={ }
  664 cells in clk=\clk, en=$abc$97016$auto$opt_dff.cc:219:make_patterns_logic$8472, arst={ }, srst={ }
  653 cells in clk=\clk, en=$abc$94344$auto$opt_dff.cc:219:make_patterns_logic$8227, arst={ }, srst={ }
  639 cells in clk=\clk, en=$abc$96358$auto$opt_dff.cc:219:make_patterns_logic$8570, arst={ }, srst={ }
  650 cells in clk=\clk, en=$abc$96686$auto$opt_dff.cc:219:make_patterns_logic$8423, arst={ }, srst={ }
  655 cells in clk=\clk, en=$abc$94670$auto$opt_dff.cc:219:make_patterns_logic$8178, arst={ }, srst={ }
  659 cells in clk=\clk, en=$abc$96032$auto$opt_dff.cc:219:make_patterns_logic$8521, arst={ }, srst={ }
  642 cells in clk=\clk, en=$abc$95661$auto$opt_dff.cc:219:make_patterns_logic$8031, arst={ }, srst={ }
  650 cells in clk=\clk, en=$abc$95333$auto$opt_dff.cc:219:make_patterns_logic$8080, arst={ }, srst={ }
  645 cells in clk=\clk, en=$abc$95001$auto$opt_dff.cc:219:make_patterns_logic$8129, arst={ }, srst={ }
  23 cells in clk=\clk, en=$abc$115935$auto$opt_dff.cc:219:make_patterns_logic$6852, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$116587$auto$opt_dff.cc:219:make_patterns_logic$6395, arst={ }, srst={ }
  170 cells in clk=\clk, en=$abc$116569$auto$opt_dff.cc:219:make_patterns_logic$6269, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$116623$auto$opt_dff.cc:219:make_patterns_logic$6437, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$116578$auto$opt_dff.cc:219:make_patterns_logic$6416, arst={ }, srst={ }
  34 cells in clk=\clk, en=$abc$116596$auto$opt_dff.cc:219:make_patterns_logic$6374, arst={ }, srst={ }
  171 cells in clk=\clk, en=$abc$116560$auto$opt_dff.cc:219:make_patterns_logic$6311, arst={ }, srst={ }
  170 cells in clk=\clk, en=$abc$116551$auto$opt_dff.cc:219:make_patterns_logic$6332, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$113078$auto$opt_dff.cc:219:make_patterns_logic$7312, arst={ }, srst={ }
  440 cells in clk=\clk, en=$abc$98730$auto$opt_dff.cc:219:make_patterns_logic$7646, arst={ }, srst={ }
  16 cells in clk=\clk, en=$abc$99384$auto$opt_dff.cc:219:make_patterns_logic$6120, arst={ }, srst={ }
  22 cells in clk=\clk, en=$abc$114284$auto$opt_dff.cc:219:make_patterns_logic$7081, arst={ }, srst={ }
  27 cells in clk=\clk, en=$abc$116632$auto$opt_dff.cc:219:make_patterns_logic$6498, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$116614$auto$opt_dff.cc:219:make_patterns_logic$6458, arst={ }, srst={ }
  171 cells in clk=\clk, en=$abc$116605$auto$opt_dff.cc:219:make_patterns_logic$6353, arst={ }, srst={ }
  745 cells in clk=\clk, en={ }, arst={ }, srst={ }
  399 cells in clk=\clk, en=$abc$113907$auto$opt_dff.cc:219:make_patterns_logic$7058, arst={ }, srst={ }
  396 cells in clk=\clk, en=$abc$112709$auto$opt_dff.cc:219:make_patterns_logic$7287, arst={ }, srst={ }
  45 cells in clk=\clk, en=$abc$95992$auto$opt_dff.cc:219:make_patterns_logic$6038, arst={ }, srst={ }
  381 cells in clk=\clk, en=$abc$113508$auto$opt_dff.cc:219:make_patterns_logic$7019, arst={ }, srst={ }
  346 cells in clk=\clk, en=$abc$114850$auto$opt_dff.cc:219:make_patterns_logic$6755, arst={ }, srst={ }
  287 cells in clk=\clk, en=$abc$99096$auto$opt_dff.cc:219:make_patterns_logic$6525, arst={ }, srst={ }
  408 cells in clk=\clk, en=$abc$115570$auto$opt_dff.cc:219:make_patterns_logic$6825, arst={ }, srst={ }
  529 cells in clk=\clk, en=$abc$110646$auto$opt_dff.cc:219:make_patterns_logic$7448, arst={ }, srst={ }
  403 cells in clk=\clk, en=$abc$113099$auto$opt_dff.cc:219:make_patterns_logic$6980, arst={ }, srst={ }
  395 cells in clk=\clk, en=$abc$112334$auto$opt_dff.cc:219:make_patterns_logic$7248, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$111918$auto$opt_dff.cc:219:make_patterns_logic$7555, arst={ }, srst={ }
  401 cells in clk=\clk, en=$abc$111938$auto$opt_dff.cc:219:make_patterns_logic$7209, arst={ }, srst={ }
  458 cells in clk=\clk, en=$abc$111106$auto$opt_dff.cc:219:make_patterns_logic$7491, arst={ }, srst={ }
  450 cells in clk=\clk, en=$abc$109816$auto$opt_dff.cc:219:make_patterns_logic$7728, arst={ }, srst={ }
  379 cells in clk=\clk, en=$abc$107974$auto$opt_dff.cc:219:make_patterns_logic$6554, arst={ }, srst={ }
  354 cells in clk=\clk, en=$abc$98009$auto$opt_dff.cc:219:make_patterns_logic$7170, arst={ }, srst={ }
  585 cells in clk=\clk, en=$abc$109366$auto$opt_dff.cc:219:make_patterns_logic$7687, arst={ }, srst={ }
  289 cells in clk=\clk, en=$abc$97342$auto$opt_dff.cc:219:make_patterns_logic$6720, arst={ }, srst={ }
  412 cells in clk=\clk, en=$abc$98353$auto$opt_dff.cc:219:make_patterns_logic$7405, arst={ }, srst={ }
  356 cells in clk=\clk, en=$abc$115237$auto$opt_dff.cc:219:make_patterns_logic$6790, arst={ }, srst={ }
  425 cells in clk=\clk, en=$abc$111537$auto$opt_dff.cc:219:make_patterns_logic$7534, arst={ }, srst={ }
  1178 cells in clk=\clk, en=$abc$99785$auto$opt_dff.cc:219:make_patterns_logic$6227, arst={ }, srst={ }
  383 cells in clk=\clk, en=$abc$108329$auto$opt_dff.cc:219:make_patterns_logic$6612, arst={ }, srst={ }
  642 cells in clk=\clk, en=$abc$94021$auto$opt_dff.cc:219:make_patterns_logic$8276, arst={ }, srst={ }
  410 cells in clk=\clk, en=$abc$107498$auto$opt_dff.cc:219:make_patterns_logic$6145, arst={ }, srst={ }
  339 cells in clk=\clk, en=$abc$108699$auto$opt_dff.cc:219:make_patterns_logic$6583, arst={ }, srst={ }
  545 cells in clk=\clk, en=$abc$114306$auto$opt_dff.cc:219:make_patterns_logic$6661, arst={ }, srst={ }
  446 cells in clk=\clk, en=$abc$110245$auto$opt_dff.cc:219:make_patterns_logic$7769, arst={ }, srst={ }
  352 cells in clk=\clk, en=$abc$99398$auto$opt_dff.cc:219:make_patterns_logic$6179, arst={ }, srst={ }
  587 cells in clk=\clk, en=$abc$115955$auto$opt_dff.cc:219:make_patterns_logic$6061, arst={ }, srst={ }
  171 cells in clk=\clk, en=$abc$116665$auto$opt_dff.cc:219:make_patterns_logic$6290, arst={ }, srst={ }

3.122.2. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$110629$auto$opt_dff.cc:219:make_patterns_logic$7790
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs.

3.122.2.1. Executing ABC.

3.122.3. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$109032$auto$opt_dff.cc:219:make_patterns_logic$7982
Extracted 658 gates and 1020 wires to a netlist network with 362 inputs and 17 outputs.

3.122.3.1. Executing ABC.

3.122.4. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$100718$auto$opt_dff.cc:219:make_patterns_logic$6164
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 3 outputs.

3.122.4.1. Executing ABC.

3.122.5. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$99763$auto$opt_dff.cc:219:make_patterns_logic$7933
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 3 outputs.

3.122.5.1. Executing ABC.

3.122.6. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108686$auto$opt_dff.cc:219:make_patterns_logic$6635
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 8 outputs.

3.122.6.1. Executing ABC.

3.122.7. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93365$auto$opt_dff.cc:219:make_patterns_logic$8374
Extracted 645 gates and 1010 wires to a netlist network with 365 inputs and 13 outputs.

3.122.7.1. Executing ABC.

3.122.8. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91398$auto$opt_dff.cc:219:make_patterns_logic$8619
Extracted 652 gates and 1015 wires to a netlist network with 363 inputs and 15 outputs.

3.122.8.1. Executing ABC.

3.122.9. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91063$auto$opt_dff.cc:219:make_patterns_logic$8668
Extracted 651 gates and 1016 wires to a netlist network with 365 inputs and 23 outputs.

3.122.9.1. Executing ABC.

3.122.10. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$93693$auto$opt_dff.cc:219:make_patterns_logic$8325
Extracted 664 gates and 1027 wires to a netlist network with 363 inputs and 16 outputs.

3.122.10.1. Executing ABC.

3.122.11. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$91735$auto$opt_dff.cc:219:make_patterns_logic$6479
Extracted 21 gates and 42 wires to a netlist network with 21 inputs and 3 outputs.

3.122.11.1. Executing ABC.

3.122.12. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$99753$auto$opt_dff.cc:219:make_patterns_logic$6248
Extracted 172 gates and 269 wires to a netlist network with 97 inputs and 4 outputs.

3.122.12.1. Executing ABC.

3.122.13. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97644$auto$opt_dff.cc:219:make_patterns_logic$6941
Extracted 356 gates and 551 wires to a netlist network with 195 inputs and 274 outputs.

3.122.13.1. Executing ABC.

3.122.14. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$100730$auto$opt_dff.cc:194:make_patterns_logic$6041
Extracted 185 gates and 371 wires to a netlist network with 186 inputs and 132 outputs.

3.122.14.1. Executing ABC.

3.122.15. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97016$auto$opt_dff.cc:219:make_patterns_logic$8472
Extracted 664 gates and 1023 wires to a netlist network with 359 inputs and 14 outputs.

3.122.15.1. Executing ABC.

3.122.16. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94344$auto$opt_dff.cc:219:make_patterns_logic$8227
Extracted 653 gates and 1014 wires to a netlist network with 361 inputs and 14 outputs.

3.122.16.1. Executing ABC.

3.122.17. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96358$auto$opt_dff.cc:219:make_patterns_logic$8570
Extracted 639 gates and 1003 wires to a netlist network with 364 inputs and 9 outputs.

3.122.17.1. Executing ABC.

3.122.18. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96686$auto$opt_dff.cc:219:make_patterns_logic$8423
Extracted 650 gates and 1017 wires to a netlist network with 367 inputs and 12 outputs.

3.122.18.1. Executing ABC.

3.122.19. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94670$auto$opt_dff.cc:219:make_patterns_logic$8178
Extracted 655 gates and 1017 wires to a netlist network with 362 inputs and 16 outputs.

3.122.19.1. Executing ABC.

3.122.20. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$96032$auto$opt_dff.cc:219:make_patterns_logic$8521
Extracted 659 gates and 1019 wires to a netlist network with 360 inputs and 17 outputs.

3.122.20.1. Executing ABC.

3.122.21. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95661$auto$opt_dff.cc:219:make_patterns_logic$8031
Extracted 642 gates and 1004 wires to a netlist network with 362 inputs and 11 outputs.

3.122.21.1. Executing ABC.

3.122.22. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95333$auto$opt_dff.cc:219:make_patterns_logic$8080
Extracted 650 gates and 1013 wires to a netlist network with 363 inputs and 16 outputs.

3.122.22.1. Executing ABC.

3.122.23. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95001$auto$opt_dff.cc:219:make_patterns_logic$8129
Extracted 645 gates and 1009 wires to a netlist network with 364 inputs and 10 outputs.

3.122.23.1. Executing ABC.

3.122.24. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$115935$auto$opt_dff.cc:219:make_patterns_logic$6852
Extracted 23 gates and 42 wires to a netlist network with 19 inputs and 13 outputs.

3.122.24.1. Executing ABC.

3.122.25. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$116587$auto$opt_dff.cc:219:make_patterns_logic$6395
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 5 outputs.

3.122.25.1. Executing ABC.

3.122.26. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$116569$auto$opt_dff.cc:219:make_patterns_logic$6269
Extracted 170 gates and 266 wires to a netlist network with 96 inputs and 2 outputs.

3.122.26.1. Executing ABC.

3.122.27. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$116623$auto$opt_dff.cc:219:make_patterns_logic$6437
Extracted 30 gates and 60 wires to a netlist network with 30 inputs and 7 outputs.

3.122.27.1. Executing ABC.

3.122.28. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$116578$auto$opt_dff.cc:219:make_patterns_logic$6416
Extracted 30 gates and 60 wires to a netlist network with 30 inputs and 7 outputs.

3.122.28.1. Executing ABC.

3.122.29. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$116596$auto$opt_dff.cc:219:make_patterns_logic$6374
Extracted 34 gates and 69 wires to a netlist network with 35 inputs and 5 outputs.

3.122.29.1. Executing ABC.

3.122.30. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$116560$auto$opt_dff.cc:219:make_patterns_logic$6311
Extracted 171 gates and 267 wires to a netlist network with 96 inputs and 2 outputs.

3.122.30.1. Executing ABC.

3.122.31. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$116551$auto$opt_dff.cc:219:make_patterns_logic$6332
Extracted 170 gates and 274 wires to a netlist network with 104 inputs and 2 outputs.

3.122.31.1. Executing ABC.

3.122.32. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$113078$auto$opt_dff.cc:219:make_patterns_logic$7312
Extracted 18 gates and 36 wires to a netlist network with 18 inputs and 9 outputs.

3.122.32.1. Executing ABC.

3.122.33. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$98730$auto$opt_dff.cc:219:make_patterns_logic$7646
Extracted 440 gates and 602 wires to a netlist network with 162 inputs and 244 outputs.

3.122.33.1. Executing ABC.

3.122.34. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$99384$auto$opt_dff.cc:219:make_patterns_logic$6120
Extracted 16 gates and 31 wires to a netlist network with 15 inputs and 6 outputs.

3.122.34.1. Executing ABC.

3.122.35. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$114284$auto$opt_dff.cc:219:make_patterns_logic$7081
Extracted 22 gates and 42 wires to a netlist network with 20 inputs and 12 outputs.

3.122.35.1. Executing ABC.

3.122.36. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$116632$auto$opt_dff.cc:219:make_patterns_logic$6498
Extracted 27 gates and 43 wires to a netlist network with 16 inputs and 16 outputs.

3.122.36.1. Executing ABC.

3.122.37. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$116614$auto$opt_dff.cc:219:make_patterns_logic$6458
Extracted 30 gates and 60 wires to a netlist network with 30 inputs and 7 outputs.

3.122.37.1. Executing ABC.

3.122.38. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$116605$auto$opt_dff.cc:219:make_patterns_logic$6353
Extracted 171 gates and 267 wires to a netlist network with 96 inputs and 2 outputs.

3.122.38.1. Executing ABC.

3.122.39. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 745 gates and 1205 wires to a netlist network with 460 inputs and 313 outputs.

3.122.39.1. Executing ABC.

3.122.40. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$113907$auto$opt_dff.cc:219:make_patterns_logic$7058
Extracted 399 gates and 597 wires to a netlist network with 198 inputs and 287 outputs.

3.122.40.1. Executing ABC.

3.122.41. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$112709$auto$opt_dff.cc:219:make_patterns_logic$7287
Extracted 396 gates and 591 wires to a netlist network with 195 inputs and 285 outputs.

3.122.41.1. Executing ABC.

3.122.42. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$95992$auto$opt_dff.cc:219:make_patterns_logic$6038
Extracted 45 gates and 72 wires to a netlist network with 27 inputs and 13 outputs.

3.122.42.1. Executing ABC.

3.122.43. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$113508$auto$opt_dff.cc:219:make_patterns_logic$7019
Extracted 381 gates and 595 wires to a netlist network with 214 inputs and 289 outputs.

3.122.43.1. Executing ABC.

3.122.44. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$114850$auto$opt_dff.cc:219:make_patterns_logic$6755
Extracted 346 gates and 555 wires to a netlist network with 209 inputs and 302 outputs.

3.122.44.1. Executing ABC.

3.122.45. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$99096$auto$opt_dff.cc:219:make_patterns_logic$6525
Extracted 287 gates and 446 wires to a netlist network with 159 inputs and 281 outputs.

3.122.45.1. Executing ABC.

3.122.46. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$115570$auto$opt_dff.cc:219:make_patterns_logic$6825
Extracted 408 gates and 608 wires to a netlist network with 200 inputs and 301 outputs.

3.122.46.1. Executing ABC.

3.122.47. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$110646$auto$opt_dff.cc:219:make_patterns_logic$7448
Extracted 529 gates and 741 wires to a netlist network with 212 inputs and 303 outputs.

3.122.47.1. Executing ABC.

3.122.48. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$113099$auto$opt_dff.cc:219:make_patterns_logic$6980
Extracted 403 gates and 625 wires to a netlist network with 222 inputs and 303 outputs.

3.122.48.1. Executing ABC.

3.122.49. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$112334$auto$opt_dff.cc:219:make_patterns_logic$7248
Extracted 395 gates and 609 wires to a netlist network with 214 inputs and 291 outputs.

3.122.49.1. Executing ABC.

3.122.50. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111918$auto$opt_dff.cc:219:make_patterns_logic$7555
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 9 outputs.

3.122.50.1. Executing ABC.

3.122.51. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111938$auto$opt_dff.cc:219:make_patterns_logic$7209
Extracted 401 gates and 607 wires to a netlist network with 206 inputs and 294 outputs.

3.122.51.1. Executing ABC.

3.122.52. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111106$auto$opt_dff.cc:219:make_patterns_logic$7491
Extracted 458 gates and 667 wires to a netlist network with 209 inputs and 306 outputs.

3.122.52.1. Executing ABC.

3.122.53. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$109816$auto$opt_dff.cc:219:make_patterns_logic$7728
Extracted 450 gates and 639 wires to a netlist network with 189 inputs and 297 outputs.

3.122.53.1. Executing ABC.

3.122.54. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107974$auto$opt_dff.cc:219:make_patterns_logic$6554
Extracted 379 gates and 585 wires to a netlist network with 206 inputs and 339 outputs.

3.122.54.1. Executing ABC.

3.122.55. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$98009$auto$opt_dff.cc:219:make_patterns_logic$7170
Extracted 354 gates and 531 wires to a netlist network with 177 inputs and 252 outputs.

3.122.55.1. Executing ABC.

3.122.56. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$109366$auto$opt_dff.cc:219:make_patterns_logic$7687
Extracted 585 gates and 810 wires to a netlist network with 225 inputs and 297 outputs.

3.122.56.1. Executing ABC.

3.122.57. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$97342$auto$opt_dff.cc:219:make_patterns_logic$6720
Extracted 289 gates and 452 wires to a netlist network with 163 inputs and 264 outputs.

3.122.57.1. Executing ABC.

3.122.58. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$98353$auto$opt_dff.cc:219:make_patterns_logic$7405
Extracted 412 gates and 581 wires to a netlist network with 169 inputs and 240 outputs.

3.122.58.1. Executing ABC.

3.122.59. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$115237$auto$opt_dff.cc:219:make_patterns_logic$6790
Extracted 356 gates and 562 wires to a netlist network with 206 inputs and 291 outputs.

3.122.59.1. Executing ABC.

3.122.60. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$111537$auto$opt_dff.cc:219:make_patterns_logic$7534
Extracted 425 gates and 619 wires to a netlist network with 194 inputs and 279 outputs.

3.122.60.1. Executing ABC.

3.122.61. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$99785$auto$opt_dff.cc:219:make_patterns_logic$6227
Extracted 1178 gates and 1503 wires to a netlist network with 324 inputs and 340 outputs.

3.122.61.1. Executing ABC.

3.122.62. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108329$auto$opt_dff.cc:219:make_patterns_logic$6612
Extracted 383 gates and 554 wires to a netlist network with 171 inputs and 322 outputs.

3.122.62.1. Executing ABC.

3.122.63. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$94021$auto$opt_dff.cc:219:make_patterns_logic$8276
Extracted 642 gates and 1003 wires to a netlist network with 361 inputs and 12 outputs.

3.122.63.1. Executing ABC.

3.122.64. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$107498$auto$opt_dff.cc:219:make_patterns_logic$6145
Extracted 410 gates and 636 wires to a netlist network with 226 inputs and 72 outputs.

3.122.64.1. Executing ABC.

3.122.65. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$108699$auto$opt_dff.cc:219:make_patterns_logic$6583
Extracted 339 gates and 525 wires to a netlist network with 186 inputs and 298 outputs.

3.122.65.1. Executing ABC.

3.122.66. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$114306$auto$opt_dff.cc:219:make_patterns_logic$6661
Extracted 545 gates and 795 wires to a netlist network with 250 inputs and 66 outputs.

3.122.66.1. Executing ABC.

3.122.67. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$110245$auto$opt_dff.cc:219:make_patterns_logic$7769
Extracted 446 gates and 641 wires to a netlist network with 195 inputs and 274 outputs.

3.122.67.1. Executing ABC.

3.122.68. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$99398$auto$opt_dff.cc:219:make_patterns_logic$6179
Extracted 352 gates and 469 wires to a netlist network with 116 inputs and 55 outputs.

3.122.68.1. Executing ABC.

3.122.69. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$115955$auto$opt_dff.cc:219:make_patterns_logic$6061
Extracted 587 gates and 918 wires to a netlist network with 331 inputs and 521 outputs.

3.122.69.1. Executing ABC.

3.122.70. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$116665$auto$opt_dff.cc:219:make_patterns_logic$6290
Extracted 171 gates and 267 wires to a netlist network with 96 inputs and 2 outputs.

3.122.70.1. Executing ABC.

yosys> abc -dff

3.123. Executing ABC pass (technology mapping using ABC).

3.123.1. Summary of detected clock domains:
  17 cells in clk=\clk, en=$abc$116674$abc$110629$auto$opt_dff.cc:219:make_patterns_logic$7790, arst={ }, srst={ }
  674 cells in clk=\clk, en=$abc$116694$abc$109032$auto$opt_dff.cc:219:make_patterns_logic$7982, arst={ }, srst={ }
  10 cells in clk=\clk, en=$abc$117360$abc$100718$auto$opt_dff.cc:219:make_patterns_logic$6164, arst={ }, srst={ }
  21 cells in clk=\clk, en=$abc$117372$abc$99763$auto$opt_dff.cc:219:make_patterns_logic$7933, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$117393$abc$108686$auto$opt_dff.cc:219:make_patterns_logic$6635, arst={ }, srst={ }
  653 cells in clk=\clk, en=$abc$117412$abc$93365$auto$opt_dff.cc:219:make_patterns_logic$8374, arst={ }, srst={ }
  651 cells in clk=\clk, en=$abc$118051$abc$91398$auto$opt_dff.cc:219:make_patterns_logic$8619, arst={ }, srst={ }
  648 cells in clk=\clk, en=$abc$118704$abc$91063$auto$opt_dff.cc:219:make_patterns_logic$8668, arst={ }, srst={ }
  673 cells in clk=\clk, en=$abc$119363$abc$93693$auto$opt_dff.cc:219:make_patterns_logic$8325, arst={ }, srst={ }
  30 cells in clk=\clk, en=$abc$120034$abc$91735$auto$opt_dff.cc:219:make_patterns_logic$6479, arst={ }, srst={ }
  164 cells in clk=\clk, en=$abc$120057$abc$99753$auto$opt_dff.cc:219:make_patterns_logic$6248, arst={ }, srst={ }
  174 cells in clk=\clk, en=$abc$120586$abc$100730$auto$opt_dff.cc:194:make_patterns_logic$6041, arst={ }, srst={ }
  670 cells in clk=\clk, en=$abc$120773$abc$97016$auto$opt_dff.cc:219:make_patterns_logic$8472, arst={ }, srst={ }
  665 cells in clk=\clk, en=$abc$121446$abc$94344$auto$opt_dff.cc:219:make_patterns_logic$8227, arst={ }, srst={ }
  668 cells in clk=\clk, en=$abc$122106$abc$96358$auto$opt_dff.cc:219:make_patterns_logic$8570, arst={ }, srst={ }
  662 cells in clk=\clk, en=$abc$122755$abc$96686$auto$opt_dff.cc:219:make_patterns_logic$8423, arst={ }, srst={ }
  681 cells in clk=\clk, en=$abc$123412$abc$94670$auto$opt_dff.cc:219:make_patterns_logic$8178, arst={ }, srst={ }
  667 cells in clk=\clk, en=$abc$124085$abc$96032$auto$opt_dff.cc:219:make_patterns_logic$8521, arst={ }, srst={ }
  656 cells in clk=\clk, en=$abc$124754$abc$95661$auto$opt_dff.cc:219:make_patterns_logic$8031, arst={ }, srst={ }
  670 cells in clk=\clk, en=$abc$125397$abc$95333$auto$opt_dff.cc:219:make_patterns_logic$8080, arst={ }, srst={ }
  661 cells in clk=\clk, en=$abc$126065$abc$95001$auto$opt_dff.cc:219:make_patterns_logic$8129, arst={ }, srst={ }
  24 cells in clk=\clk, en=$abc$126709$abc$115935$auto$opt_dff.cc:219:make_patterns_logic$6852, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$126734$abc$116587$auto$opt_dff.cc:219:make_patterns_logic$6395, arst={ }, srst={ }
  161 cells in clk=\clk, en=$abc$126770$abc$116569$auto$opt_dff.cc:219:make_patterns_logic$6269, arst={ }, srst={ }
  39 cells in clk=\clk, en=$abc$126930$abc$116623$auto$opt_dff.cc:219:make_patterns_logic$6437, arst={ }, srst={ }
  39 cells in clk=\clk, en=$abc$126962$abc$116578$auto$opt_dff.cc:219:make_patterns_logic$6416, arst={ }, srst={ }
  46 cells in clk=\clk, en=$abc$126994$abc$116596$auto$opt_dff.cc:219:make_patterns_logic$6374, arst={ }, srst={ }
  161 cells in clk=\clk, en=$abc$127030$abc$116560$auto$opt_dff.cc:219:make_patterns_logic$6311, arst={ }, srst={ }
  155 cells in clk=\clk, en=$abc$127192$abc$116551$auto$opt_dff.cc:219:make_patterns_logic$6332, arst={ }, srst={ }
  19 cells in clk=\clk, en=$abc$127349$abc$113078$auto$opt_dff.cc:219:make_patterns_logic$7312, arst={ }, srst={ }
  17 cells in clk=\clk, en=$abc$127822$abc$99384$auto$opt_dff.cc:219:make_patterns_logic$6120, arst={ }, srst={ }
  21 cells in clk=\clk, en=$abc$127840$abc$114284$auto$opt_dff.cc:219:make_patterns_logic$7081, arst={ }, srst={ }
  39 cells in clk=\clk, en=$abc$127897$abc$116614$auto$opt_dff.cc:219:make_patterns_logic$6458, arst={ }, srst={ }
  162 cells in clk=\clk, en=$abc$127929$abc$116605$auto$opt_dff.cc:219:make_patterns_logic$6353, arst={ }, srst={ }
  497 cells in clk=\clk, en={ }, arst={ }, srst={ }
  390 cells in clk=\clk, en=$abc$128827$abc$113907$auto$opt_dff.cc:219:make_patterns_logic$7058, arst={ }, srst={ }
  26 cells in clk=\clk, en=$abc$127864$abc$116632$auto$opt_dff.cc:219:make_patterns_logic$6498, arst={ }, srst={ }
  38 cells in clk=\clk, en=$abc$129659$abc$95992$auto$opt_dff.cc:219:make_patterns_logic$6038, arst={ }, srst={ }
  374 cells in clk=\clk, en=$abc$129704$abc$113508$auto$opt_dff.cc:219:make_patterns_logic$7019, arst={ }, srst={ }
  364 cells in clk=\clk, en=$abc$130098$abc$114850$auto$opt_dff.cc:219:make_patterns_logic$6755, arst={ }, srst={ }
  291 cells in clk=\clk, en=$abc$130464$abc$99096$auto$opt_dff.cc:219:make_patterns_logic$6525, arst={ }, srst={ }
  401 cells in clk=\clk, en=$abc$130771$abc$115570$auto$opt_dff.cc:219:make_patterns_logic$6825, arst={ }, srst={ }
  548 cells in clk=\clk, en=$abc$131192$abc$110646$auto$opt_dff.cc:219:make_patterns_logic$7448, arst={ }, srst={ }
  412 cells in clk=\clk, en=$abc$131747$abc$113099$auto$opt_dff.cc:219:make_patterns_logic$6980, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$132578$abc$111918$auto$opt_dff.cc:219:make_patterns_logic$7555, arst={ }, srst={ }
  421 cells in clk=\clk, en=$abc$132598$abc$111938$auto$opt_dff.cc:219:make_patterns_logic$7209, arst={ }, srst={ }
  440 cells in clk=\clk, en=$abc$133023$abc$111106$auto$opt_dff.cc:219:make_patterns_logic$7491, arst={ }, srst={ }
  469 cells in clk=\clk, en=$abc$133506$abc$109816$auto$opt_dff.cc:219:make_patterns_logic$7728, arst={ }, srst={ }
  368 cells in clk=\clk, en=$abc$133983$abc$107974$auto$opt_dff.cc:219:make_patterns_logic$6554, arst={ }, srst={ }
  456 cells in clk=\clk, en=$abc$127370$abc$98730$auto$opt_dff.cc:219:make_patterns_logic$7646, arst={ }, srst={ }
  370 cells in clk=\clk, en=$abc$134378$abc$98009$auto$opt_dff.cc:219:make_patterns_logic$7170, arst={ }, srst={ }
  623 cells in clk=\clk, en=$abc$134746$abc$109366$auto$opt_dff.cc:219:make_patterns_logic$7687, arst={ }, srst={ }
  294 cells in clk=\clk, en=$abc$135361$abc$97342$auto$opt_dff.cc:219:make_patterns_logic$6720, arst={ }, srst={ }
  396 cells in clk=\clk, en=$abc$129248$abc$112709$auto$opt_dff.cc:219:make_patterns_logic$7287, arst={ }, srst={ }
  427 cells in clk=\clk, en=$abc$135668$abc$98353$auto$opt_dff.cc:219:make_patterns_logic$7405, arst={ }, srst={ }
  381 cells in clk=\clk, en=$abc$132163$abc$112334$auto$opt_dff.cc:219:make_patterns_logic$7248, arst={ }, srst={ }
  377 cells in clk=\clk, en=$abc$136100$abc$115237$auto$opt_dff.cc:219:make_patterns_logic$6790, arst={ }, srst={ }
  417 cells in clk=\clk, en=$abc$136472$abc$111537$auto$opt_dff.cc:219:make_patterns_logic$7534, arst={ }, srst={ }
  1262 cells in clk=\clk, en=$abc$136931$abc$99785$auto$opt_dff.cc:219:make_patterns_logic$6227, arst={ }, srst={ }
  661 cells in clk=\clk, en=$abc$138537$abc$94021$auto$opt_dff.cc:219:make_patterns_logic$8276, arst={ }, srst={ }
  410 cells in clk=\clk, en=$abc$139187$abc$107498$auto$opt_dff.cc:219:make_patterns_logic$6145, arst={ }, srst={ }
  379 cells in clk=\clk, en=$abc$138136$abc$108329$auto$opt_dff.cc:219:make_patterns_logic$6612, arst={ }, srst={ }
  387 cells in clk=\clk, en=$abc$141015$abc$99398$auto$opt_dff.cc:219:make_patterns_logic$6179, arst={ }, srst={ }
  324 cells in clk=\clk, en=$abc$139635$abc$108699$auto$opt_dff.cc:219:make_patterns_logic$6583, arst={ }, srst={ }
  456 cells in clk=\clk, en=$abc$140543$abc$110245$auto$opt_dff.cc:219:make_patterns_logic$7769, arst={ }, srst={ }
  544 cells in clk=\clk, en=$abc$139996$abc$114306$auto$opt_dff.cc:219:make_patterns_logic$6661, arst={ }, srst={ }
  365 cells in clk=\clk, en=$abc$120221$abc$97644$auto$opt_dff.cc:219:make_patterns_logic$6941, arst={ }, srst={ }
  479 cells in clk=\clk, en=$abc$141316$abc$115955$auto$opt_dff.cc:219:make_patterns_logic$6061, arst={ }, srst={ }
  164 cells in clk=\clk, en=$abc$141922$abc$116665$auto$opt_dff.cc:219:make_patterns_logic$6290, arst={ }, srst={ }

3.123.2. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$116674$abc$110629$auto$opt_dff.cc:219:make_patterns_logic$7790
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 10 outputs.

3.123.2.1. Executing ABC.

3.123.3. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$116694$abc$109032$auto$opt_dff.cc:219:make_patterns_logic$7982
Extracted 674 gates and 1042 wires to a netlist network with 368 inputs and 14 outputs.

3.123.3.1. Executing ABC.

3.123.4. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$117360$abc$100718$auto$opt_dff.cc:219:make_patterns_logic$6164
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 4 outputs.

3.123.4.1. Executing ABC.

3.123.5. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$117372$abc$99763$auto$opt_dff.cc:219:make_patterns_logic$7933
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 5 outputs.

3.123.5.1. Executing ABC.

3.123.6. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$117393$abc$108686$auto$opt_dff.cc:219:make_patterns_logic$6635
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 9 outputs.

3.123.6.1. Executing ABC.

3.123.7. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$117412$abc$93365$auto$opt_dff.cc:219:make_patterns_logic$8374
Extracted 653 gates and 1026 wires to a netlist network with 373 inputs and 12 outputs.

3.123.7.1. Executing ABC.

3.123.8. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$118051$abc$91398$auto$opt_dff.cc:219:make_patterns_logic$8619
Extracted 651 gates and 1012 wires to a netlist network with 361 inputs and 18 outputs.

3.123.8.1. Executing ABC.

3.123.9. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$118704$abc$91063$auto$opt_dff.cc:219:make_patterns_logic$8668
Extracted 648 gates and 1011 wires to a netlist network with 363 inputs and 18 outputs.

3.123.9.1. Executing ABC.

3.123.10. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$119363$abc$93693$auto$opt_dff.cc:219:make_patterns_logic$8325
Extracted 673 gates and 1039 wires to a netlist network with 366 inputs and 15 outputs.

3.123.10.1. Executing ABC.

3.123.11. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$120034$abc$91735$auto$opt_dff.cc:219:make_patterns_logic$6479
Extracted 30 gates and 61 wires to a netlist network with 31 inputs and 2 outputs.

3.123.11.1. Executing ABC.

3.123.12. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$120057$abc$99753$auto$opt_dff.cc:219:make_patterns_logic$6248
Extracted 164 gates and 264 wires to a netlist network with 100 inputs and 5 outputs.

3.123.12.1. Executing ABC.

3.123.13. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$120586$abc$100730$auto$opt_dff.cc:194:make_patterns_logic$6041
Extracted 174 gates and 350 wires to a netlist network with 176 inputs and 142 outputs.

3.123.13.1. Executing ABC.

3.123.14. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$120773$abc$97016$auto$opt_dff.cc:219:make_patterns_logic$8472
Extracted 670 gates and 1032 wires to a netlist network with 362 inputs and 12 outputs.

3.123.14.1. Executing ABC.

3.123.15. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$121446$abc$94344$auto$opt_dff.cc:219:make_patterns_logic$8227
Extracted 665 gates and 1032 wires to a netlist network with 367 inputs and 12 outputs.

3.123.15.1. Executing ABC.

3.123.16. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$122106$abc$96358$auto$opt_dff.cc:219:make_patterns_logic$8570
Extracted 668 gates and 1040 wires to a netlist network with 372 inputs and 10 outputs.

3.123.16.1. Executing ABC.

3.123.17. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$122755$abc$96686$auto$opt_dff.cc:219:make_patterns_logic$8423
Extracted 662 gates and 1032 wires to a netlist network with 370 inputs and 12 outputs.

3.123.17.1. Executing ABC.

3.123.18. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$123412$abc$94670$auto$opt_dff.cc:219:make_patterns_logic$8178
Extracted 681 gates and 1049 wires to a netlist network with 368 inputs and 17 outputs.

3.123.18.1. Executing ABC.

3.123.19. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$124085$abc$96032$auto$opt_dff.cc:219:make_patterns_logic$8521
Extracted 667 gates and 1028 wires to a netlist network with 361 inputs and 17 outputs.

3.123.19.1. Executing ABC.

3.123.20. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$124754$abc$95661$auto$opt_dff.cc:219:make_patterns_logic$8031
Extracted 656 gates and 1025 wires to a netlist network with 369 inputs and 16 outputs.

3.123.20.1. Executing ABC.

3.123.21. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$125397$abc$95333$auto$opt_dff.cc:219:make_patterns_logic$8080
Extracted 670 gates and 1039 wires to a netlist network with 369 inputs and 16 outputs.

3.123.21.1. Executing ABC.

3.123.22. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$126065$abc$95001$auto$opt_dff.cc:219:make_patterns_logic$8129
Extracted 661 gates and 1033 wires to a netlist network with 372 inputs and 13 outputs.

3.123.22.1. Executing ABC.

3.123.23. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$126709$abc$115935$auto$opt_dff.cc:219:make_patterns_logic$6852
Extracted 24 gates and 44 wires to a netlist network with 20 inputs and 14 outputs.

3.123.23.1. Executing ABC.

3.123.24. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$126734$abc$116587$auto$opt_dff.cc:219:make_patterns_logic$6395
Extracted 46 gates and 93 wires to a netlist network with 47 inputs and 6 outputs.

3.123.24.1. Executing ABC.

3.123.25. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$126770$abc$116569$auto$opt_dff.cc:219:make_patterns_logic$6269
Extracted 161 gates and 260 wires to a netlist network with 99 inputs and 2 outputs.

3.123.25.1. Executing ABC.

3.123.26. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$126930$abc$116623$auto$opt_dff.cc:219:make_patterns_logic$6437
Extracted 39 gates and 69 wires to a netlist network with 30 inputs and 7 outputs.

3.123.26.1. Executing ABC.

3.123.27. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$126962$abc$116578$auto$opt_dff.cc:219:make_patterns_logic$6416
Extracted 39 gates and 69 wires to a netlist network with 30 inputs and 7 outputs.

3.123.27.1. Executing ABC.

3.123.28. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$126994$abc$116596$auto$opt_dff.cc:219:make_patterns_logic$6374
Extracted 46 gates and 93 wires to a netlist network with 47 inputs and 6 outputs.

3.123.28.1. Executing ABC.

3.123.29. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$127030$abc$116560$auto$opt_dff.cc:219:make_patterns_logic$6311
Extracted 161 gates and 258 wires to a netlist network with 97 inputs and 2 outputs.

3.123.29.1. Executing ABC.

3.123.30. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$127192$abc$116551$auto$opt_dff.cc:219:make_patterns_logic$6332
Extracted 155 gates and 259 wires to a netlist network with 104 inputs and 2 outputs.

3.123.30.1. Executing ABC.

3.123.31. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$127349$abc$113078$auto$opt_dff.cc:219:make_patterns_logic$7312
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 9 outputs.

3.123.31.1. Executing ABC.

3.123.32. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$127822$abc$99384$auto$opt_dff.cc:219:make_patterns_logic$6120
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 8 outputs.

3.123.32.1. Executing ABC.

3.123.33. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$127840$abc$114284$auto$opt_dff.cc:219:make_patterns_logic$7081
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 11 outputs.

3.123.33.1. Executing ABC.

3.123.34. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$127897$abc$116614$auto$opt_dff.cc:219:make_patterns_logic$6458
Extracted 39 gates and 69 wires to a netlist network with 30 inputs and 7 outputs.

3.123.34.1. Executing ABC.

3.123.35. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$127929$abc$116605$auto$opt_dff.cc:219:make_patterns_logic$6353
Extracted 162 gates and 260 wires to a netlist network with 98 inputs and 2 outputs.

3.123.35.1. Executing ABC.

3.123.36. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 497 gates and 798 wires to a netlist network with 301 inputs and 265 outputs.

3.123.36.1. Executing ABC.

3.123.37. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$128827$abc$113907$auto$opt_dff.cc:219:make_patterns_logic$7058
Extracted 390 gates and 583 wires to a netlist network with 193 inputs and 289 outputs.

3.123.37.1. Executing ABC.

3.123.38. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$127864$abc$116632$auto$opt_dff.cc:219:make_patterns_logic$6498
Extracted 26 gates and 41 wires to a netlist network with 15 inputs and 16 outputs.

3.123.38.1. Executing ABC.

3.123.39. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$129659$abc$95992$auto$opt_dff.cc:219:make_patterns_logic$6038
Extracted 38 gates and 60 wires to a netlist network with 22 inputs and 10 outputs.

3.123.39.1. Executing ABC.

3.123.40. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$129704$abc$113508$auto$opt_dff.cc:219:make_patterns_logic$7019
Extracted 374 gates and 584 wires to a netlist network with 210 inputs and 286 outputs.

3.123.40.1. Executing ABC.

3.123.41. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$130098$abc$114850$auto$opt_dff.cc:219:make_patterns_logic$6755
Extracted 364 gates and 583 wires to a netlist network with 219 inputs and 314 outputs.

3.123.41.1. Executing ABC.

3.123.42. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$130464$abc$99096$auto$opt_dff.cc:219:make_patterns_logic$6525
Extracted 291 gates and 456 wires to a netlist network with 165 inputs and 282 outputs.

3.123.42.1. Executing ABC.

3.123.43. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$130771$abc$115570$auto$opt_dff.cc:219:make_patterns_logic$6825
Extracted 401 gates and 606 wires to a netlist network with 205 inputs and 310 outputs.

3.123.43.1. Executing ABC.

3.123.44. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$131192$abc$110646$auto$opt_dff.cc:219:make_patterns_logic$7448
Extracted 548 gates and 769 wires to a netlist network with 221 inputs and 300 outputs.

3.123.44.1. Executing ABC.

3.123.45. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$131747$abc$113099$auto$opt_dff.cc:219:make_patterns_logic$6980
Extracted 412 gates and 642 wires to a netlist network with 230 inputs and 312 outputs.

3.123.45.1. Executing ABC.

3.123.46. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$132578$abc$111918$auto$opt_dff.cc:219:make_patterns_logic$7555
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 9 outputs.

3.123.46.1. Executing ABC.

3.123.47. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$132598$abc$111938$auto$opt_dff.cc:219:make_patterns_logic$7209
Extracted 421 gates and 639 wires to a netlist network with 218 inputs and 303 outputs.

3.123.47.1. Executing ABC.

3.123.48. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$133023$abc$111106$auto$opt_dff.cc:219:make_patterns_logic$7491
Extracted 440 gates and 645 wires to a netlist network with 205 inputs and 311 outputs.

3.123.48.1. Executing ABC.

3.123.49. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$133506$abc$109816$auto$opt_dff.cc:219:make_patterns_logic$7728
Extracted 469 gates and 672 wires to a netlist network with 203 inputs and 308 outputs.

3.123.49.1. Executing ABC.

3.123.50. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$133983$abc$107974$auto$opt_dff.cc:219:make_patterns_logic$6554
Extracted 368 gates and 578 wires to a netlist network with 210 inputs and 326 outputs.

3.123.50.1. Executing ABC.

3.123.51. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$127370$abc$98730$auto$opt_dff.cc:219:make_patterns_logic$7646
Extracted 456 gates and 624 wires to a netlist network with 168 inputs and 249 outputs.

3.123.51.1. Executing ABC.

3.123.52. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$134378$abc$98009$auto$opt_dff.cc:219:make_patterns_logic$7170
Extracted 370 gates and 555 wires to a netlist network with 185 inputs and 258 outputs.

3.123.52.1. Executing ABC.

3.123.53. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$134746$abc$109366$auto$opt_dff.cc:219:make_patterns_logic$7687
Extracted 623 gates and 844 wires to a netlist network with 221 inputs and 304 outputs.

3.123.53.1. Executing ABC.

3.123.54. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$135361$abc$97342$auto$opt_dff.cc:219:make_patterns_logic$6720
Extracted 294 gates and 461 wires to a netlist network with 167 inputs and 267 outputs.

3.123.54.1. Executing ABC.

3.123.55. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$129248$abc$112709$auto$opt_dff.cc:219:make_patterns_logic$7287
Extracted 396 gates and 594 wires to a netlist network with 198 inputs and 285 outputs.

3.123.55.1. Executing ABC.

3.123.56. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$135668$abc$98353$auto$opt_dff.cc:219:make_patterns_logic$7405
Extracted 427 gates and 604 wires to a netlist network with 177 inputs and 250 outputs.

3.123.56.1. Executing ABC.

3.123.57. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$132163$abc$112334$auto$opt_dff.cc:219:make_patterns_logic$7248
Extracted 381 gates and 581 wires to a netlist network with 200 inputs and 286 outputs.

3.123.57.1. Executing ABC.

3.123.58. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$136100$abc$115237$auto$opt_dff.cc:219:make_patterns_logic$6790
Extracted 377 gates and 591 wires to a netlist network with 214 inputs and 307 outputs.

3.123.58.1. Executing ABC.

3.123.59. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$136472$abc$111537$auto$opt_dff.cc:219:make_patterns_logic$7534
Extracted 417 gates and 601 wires to a netlist network with 184 inputs and 295 outputs.

3.123.59.1. Executing ABC.

3.123.60. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$136931$abc$99785$auto$opt_dff.cc:219:make_patterns_logic$6227
Extracted 1262 gates and 1563 wires to a netlist network with 301 inputs and 247 outputs.

3.123.60.1. Executing ABC.

3.123.61. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$138537$abc$94021$auto$opt_dff.cc:219:make_patterns_logic$8276
Extracted 661 gates and 1027 wires to a netlist network with 366 inputs and 15 outputs.

3.123.61.1. Executing ABC.

3.123.62. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$139187$abc$107498$auto$opt_dff.cc:219:make_patterns_logic$6145
Extracted 410 gates and 635 wires to a netlist network with 225 inputs and 73 outputs.

3.123.62.1. Executing ABC.

3.123.63. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$138136$abc$108329$auto$opt_dff.cc:219:make_patterns_logic$6612
Extracted 379 gates and 552 wires to a netlist network with 173 inputs and 313 outputs.

3.123.63.1. Executing ABC.

3.123.64. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$141015$abc$99398$auto$opt_dff.cc:219:make_patterns_logic$6179
Extracted 387 gates and 493 wires to a netlist network with 106 inputs and 34 outputs.

3.123.64.1. Executing ABC.

3.123.65. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$139635$abc$108699$auto$opt_dff.cc:219:make_patterns_logic$6583
Extracted 324 gates and 503 wires to a netlist network with 179 inputs and 284 outputs.

3.123.65.1. Executing ABC.

3.123.66. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$140543$abc$110245$auto$opt_dff.cc:219:make_patterns_logic$7769
Extracted 456 gates and 649 wires to a netlist network with 193 inputs and 291 outputs.

3.123.66.1. Executing ABC.

3.123.67. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$139996$abc$114306$auto$opt_dff.cc:219:make_patterns_logic$6661
Extracted 544 gates and 794 wires to a netlist network with 250 inputs and 65 outputs.

3.123.67.1. Executing ABC.

3.123.68. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$120221$abc$97644$auto$opt_dff.cc:219:make_patterns_logic$6941
Extracted 365 gates and 563 wires to a netlist network with 198 inputs and 279 outputs.

3.123.68.1. Executing ABC.

3.123.69. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$141316$abc$115955$auto$opt_dff.cc:219:make_patterns_logic$6061
Extracted 479 gates and 744 wires to a netlist network with 265 inputs and 458 outputs.

3.123.69.1. Executing ABC.

3.123.70. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$141922$abc$116665$auto$opt_dff.cc:219:make_patterns_logic$6290
Extracted 164 gates and 262 wires to a netlist network with 98 inputs and 3 outputs.

3.123.70.1. Executing ABC.

yosys> abc -dff

3.124. Executing ABC pass (technology mapping using ABC).

3.124.1. Summary of detected clock domains:
  17 cells in clk=\clk, en=$abc$142085$abc$116674$abc$110629$auto$opt_dff.cc:219:make_patterns_logic$7790, arst={ }, srst={ }
  669 cells in clk=\clk, en=$abc$142103$abc$116694$abc$109032$auto$opt_dff.cc:219:make_patterns_logic$7982, arst={ }, srst={ }
  11 cells in clk=\clk, en=$abc$142779$abc$117360$abc$100718$auto$opt_dff.cc:219:make_patterns_logic$6164, arst={ }, srst={ }
  22 cells in clk=\clk, en=$abc$142792$abc$117372$abc$99763$auto$opt_dff.cc:219:make_patterns_logic$7933, arst={ }, srst={ }
  19 cells in clk=\clk, en=$abc$142815$abc$117393$abc$108686$auto$opt_dff.cc:219:make_patterns_logic$6635, arst={ }, srst={ }
  664 cells in clk=\clk, en=$abc$142834$abc$117412$abc$93365$auto$opt_dff.cc:219:make_patterns_logic$8374, arst={ }, srst={ }
  677 cells in clk=\clk, en=$abc$143500$abc$118051$abc$91398$auto$opt_dff.cc:219:make_patterns_logic$8619, arst={ }, srst={ }
  637 cells in clk=\clk, en=$abc$144175$abc$118704$abc$91063$auto$opt_dff.cc:219:make_patterns_logic$8668, arst={ }, srst={ }
  667 cells in clk=\clk, en=$abc$144814$abc$119363$abc$93693$auto$opt_dff.cc:219:make_patterns_logic$8325, arst={ }, srst={ }
  40 cells in clk=\clk, en=$abc$145482$abc$120034$abc$91735$auto$opt_dff.cc:219:make_patterns_logic$6479, arst={ }, srst={ }
  161 cells in clk=\clk, en=$abc$145523$abc$120057$abc$99753$auto$opt_dff.cc:219:make_patterns_logic$6248, arst={ }, srst={ }
  234 cells in clk=\clk, en=$abc$145682$abc$120586$abc$100730$auto$opt_dff.cc:194:make_patterns_logic$6041, arst={ }, srst={ }
  669 cells in clk=\clk, en=$abc$145857$abc$120773$abc$97016$auto$opt_dff.cc:219:make_patterns_logic$8472, arst={ }, srst={ }
  665 cells in clk=\clk, en=$abc$146528$abc$121446$abc$94344$auto$opt_dff.cc:219:make_patterns_logic$8227, arst={ }, srst={ }
  660 cells in clk=\clk, en=$abc$147193$abc$122106$abc$96358$auto$opt_dff.cc:219:make_patterns_logic$8570, arst={ }, srst={ }
  662 cells in clk=\clk, en=$abc$147853$abc$122755$abc$96686$auto$opt_dff.cc:219:make_patterns_logic$8423, arst={ }, srst={ }
  670 cells in clk=\clk, en=$abc$148515$abc$123412$abc$94670$auto$opt_dff.cc:219:make_patterns_logic$8178, arst={ }, srst={ }
  658 cells in clk=\clk, en=$abc$149192$abc$124085$abc$96032$auto$opt_dff.cc:219:make_patterns_logic$8521, arst={ }, srst={ }
  652 cells in clk=\clk, en=$abc$149853$abc$124754$abc$95661$auto$opt_dff.cc:219:make_patterns_logic$8031, arst={ }, srst={ }
  663 cells in clk=\clk, en=$abc$150515$abc$125397$abc$95333$auto$opt_dff.cc:219:make_patterns_logic$8080, arst={ }, srst={ }
  668 cells in clk=\clk, en=$abc$151179$abc$126065$abc$95001$auto$opt_dff.cc:219:make_patterns_logic$8129, arst={ }, srst={ }
  21 cells in clk=\clk, en=$abc$151853$abc$126709$abc$115935$auto$opt_dff.cc:219:make_patterns_logic$6852, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$151879$abc$126734$abc$116587$auto$opt_dff.cc:219:make_patterns_logic$6395, arst={ }, srst={ }
  158 cells in clk=\clk, en=$abc$151933$abc$126770$abc$116569$auto$opt_dff.cc:219:make_patterns_logic$6269, arst={ }, srst={ }
  43 cells in clk=\clk, en=$abc$152092$abc$126930$abc$116623$auto$opt_dff.cc:219:make_patterns_logic$6437, arst={ }, srst={ }
  43 cells in clk=\clk, en=$abc$152137$abc$126962$abc$116578$auto$opt_dff.cc:219:make_patterns_logic$6416, arst={ }, srst={ }
  52 cells in clk=\clk, en=$abc$152182$abc$126994$abc$116596$auto$opt_dff.cc:219:make_patterns_logic$6374, arst={ }, srst={ }
  153 cells in clk=\clk, en=$abc$152236$abc$127030$abc$116560$auto$opt_dff.cc:219:make_patterns_logic$6311, arst={ }, srst={ }
  157 cells in clk=\clk, en=$abc$152390$abc$127192$abc$116551$auto$opt_dff.cc:219:make_patterns_logic$6332, arst={ }, srst={ }
  21 cells in clk=\clk, en=$abc$152547$abc$127349$abc$113078$auto$opt_dff.cc:219:make_patterns_logic$7312, arst={ }, srst={ }
  15 cells in clk=\clk, en=$abc$152568$abc$127822$abc$99384$auto$opt_dff.cc:219:make_patterns_logic$6120, arst={ }, srst={ }
  24 cells in clk=\clk, en=$abc$152588$abc$127840$abc$114284$auto$opt_dff.cc:219:make_patterns_logic$7081, arst={ }, srst={ }
  43 cells in clk=\clk, en=$abc$152611$abc$127897$abc$116614$auto$opt_dff.cc:219:make_patterns_logic$6458, arst={ }, srst={ }
  149 cells in clk=\clk, en=$abc$152656$abc$127929$abc$116605$auto$opt_dff.cc:219:make_patterns_logic$6353, arst={ }, srst={ }
  423 cells in clk=\clk, en={ }, arst={ }, srst={ }
  41 cells in clk=\clk, en=$abc$153752$abc$129659$abc$95992$auto$opt_dff.cc:219:make_patterns_logic$6038, arst={ }, srst={ }
  393 cells in clk=\clk, en=$abc$153793$abc$129704$abc$113508$auto$opt_dff.cc:219:make_patterns_logic$7019, arst={ }, srst={ }
  346 cells in clk=\clk, en=$abc$154182$abc$130098$abc$114850$auto$opt_dff.cc:219:make_patterns_logic$6755, arst={ }, srst={ }
  294 cells in clk=\clk, en=$abc$154561$abc$130464$abc$99096$auto$opt_dff.cc:219:make_patterns_logic$6525, arst={ }, srst={ }
  411 cells in clk=\clk, en=$abc$154869$abc$130771$abc$115570$auto$opt_dff.cc:219:make_patterns_logic$6825, arst={ }, srst={ }
  533 cells in clk=\clk, en=$abc$155283$abc$131192$abc$110646$auto$opt_dff.cc:219:make_patterns_logic$7448, arst={ }, srst={ }
  403 cells in clk=\clk, en=$abc$155830$abc$131747$abc$113099$auto$opt_dff.cc:219:make_patterns_logic$6980, arst={ }, srst={ }
  18 cells in clk=\clk, en=$abc$156253$abc$132578$abc$111918$auto$opt_dff.cc:219:make_patterns_logic$7555, arst={ }, srst={ }
  409 cells in clk=\clk, en=$abc$156273$abc$132598$abc$111938$auto$opt_dff.cc:219:make_patterns_logic$7209, arst={ }, srst={ }
  447 cells in clk=\clk, en=$abc$156707$abc$133023$abc$111106$auto$opt_dff.cc:219:make_patterns_logic$7491, arst={ }, srst={ }
  473 cells in clk=\clk, en=$abc$157162$abc$133506$abc$109816$auto$opt_dff.cc:219:make_patterns_logic$7728, arst={ }, srst={ }
  383 cells in clk=\clk, en=$abc$157639$abc$133983$abc$107974$auto$opt_dff.cc:219:make_patterns_logic$6554, arst={ }, srst={ }
  490 cells in clk=\clk, en=$abc$158022$abc$127370$abc$98730$auto$opt_dff.cc:219:make_patterns_logic$7646, arst={ }, srst={ }
  361 cells in clk=\clk, en=$abc$158486$abc$134378$abc$98009$auto$opt_dff.cc:219:make_patterns_logic$7170, arst={ }, srst={ }
  617 cells in clk=\clk, en=$abc$158867$abc$134746$abc$109366$auto$opt_dff.cc:219:make_patterns_logic$7687, arst={ }, srst={ }
  306 cells in clk=\clk, en=$abc$159491$abc$135361$abc$97342$auto$opt_dff.cc:219:make_patterns_logic$6720, arst={ }, srst={ }
  399 cells in clk=\clk, en=$abc$159803$abc$129248$abc$112709$auto$opt_dff.cc:219:make_patterns_logic$7287, arst={ }, srst={ }
  409 cells in clk=\clk, en=$abc$160213$abc$135668$abc$98353$auto$opt_dff.cc:219:make_patterns_logic$7405, arst={ }, srst={ }
  392 cells in clk=\clk, en=$abc$160654$abc$132163$abc$112334$auto$opt_dff.cc:219:make_patterns_logic$7248, arst={ }, srst={ }
  356 cells in clk=\clk, en=$abc$161054$abc$136100$abc$115237$auto$opt_dff.cc:219:make_patterns_logic$6790, arst={ }, srst={ }
  418 cells in clk=\clk, en=$abc$161444$abc$136472$abc$111537$auto$opt_dff.cc:219:make_patterns_logic$7534, arst={ }, srst={ }
  23 cells in clk=\clk, en=$abc$153719$abc$127864$abc$116632$auto$opt_dff.cc:219:make_patterns_logic$6498, arst={ }, srst={ }
  661 cells in clk=\clk, en=$abc$163206$abc$138537$abc$94021$auto$opt_dff.cc:219:make_patterns_logic$8276, arst={ }, srst={ }
  334 cells in clk=\clk, en=$abc$164319$abc$138136$abc$108329$auto$opt_dff.cc:219:make_patterns_logic$6612, arst={ }, srst={ }
  315 cells in clk=\clk, en=$abc$164701$abc$141015$abc$99398$auto$opt_dff.cc:219:make_patterns_logic$6179, arst={ }, srst={ }
  363 cells in clk=\clk, en=$abc$165080$abc$139635$abc$108699$auto$opt_dff.cc:219:make_patterns_logic$6583, arst={ }, srst={ }
  451 cells in clk=\clk, en=$abc$165427$abc$140543$abc$110245$auto$opt_dff.cc:219:make_patterns_logic$7769, arst={ }, srst={ }
  401 cells in clk=\clk, en=$abc$153315$abc$128827$abc$113907$auto$opt_dff.cc:219:make_patterns_logic$7058, arst={ }, srst={ }
  1362 cells in clk=\clk, en=$abc$161880$abc$136931$abc$99785$auto$opt_dff.cc:219:make_patterns_logic$6227, arst={ }, srst={ }
  522 cells in clk=\clk, en=$abc$166800$abc$141316$abc$115955$auto$opt_dff.cc:219:make_patterns_logic$6061, arst={ }, srst={ }
  313 cells in clk=\clk, en=$abc$166430$abc$120221$abc$97644$auto$opt_dff.cc:219:make_patterns_logic$6941, arst={ }, srst={ }
  544 cells in clk=\clk, en=$abc$165883$abc$139996$abc$114306$auto$opt_dff.cc:219:make_patterns_logic$6661, arst={ }, srst={ }
  411 cells in clk=\clk, en=$abc$163865$abc$139187$abc$107498$auto$opt_dff.cc:219:make_patterns_logic$6145, arst={ }, srst={ }
  149 cells in clk=\clk, en=$abc$167325$abc$141922$abc$116665$auto$opt_dff.cc:219:make_patterns_logic$6290, arst={ }, srst={ }

3.124.2. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$142085$abc$116674$abc$110629$auto$opt_dff.cc:219:make_patterns_logic$7790
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 10 outputs.

3.124.2.1. Executing ABC.

3.124.3. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$142103$abc$116694$abc$109032$auto$opt_dff.cc:219:make_patterns_logic$7982
Extracted 669 gates and 1036 wires to a netlist network with 367 inputs and 12 outputs.

3.124.3.1. Executing ABC.

3.124.4. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$142779$abc$117360$abc$100718$auto$opt_dff.cc:219:make_patterns_logic$6164
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 4 outputs.

3.124.4.1. Executing ABC.

3.124.5. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$142792$abc$117372$abc$99763$auto$opt_dff.cc:219:make_patterns_logic$7933
Extracted 22 gates and 44 wires to a netlist network with 22 inputs and 6 outputs.

3.124.5.1. Executing ABC.

3.124.6. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$142815$abc$117393$abc$108686$auto$opt_dff.cc:219:make_patterns_logic$6635
Extracted 19 gates and 34 wires to a netlist network with 15 inputs and 10 outputs.

3.124.6.1. Executing ABC.

3.124.7. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$142834$abc$117412$abc$93365$auto$opt_dff.cc:219:make_patterns_logic$8374
Extracted 664 gates and 1036 wires to a netlist network with 372 inputs and 12 outputs.

3.124.7.1. Executing ABC.

3.124.8. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$143500$abc$118051$abc$91398$auto$opt_dff.cc:219:make_patterns_logic$8619
Extracted 677 gates and 1040 wires to a netlist network with 363 inputs and 17 outputs.

3.124.8.1. Executing ABC.

3.124.9. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$144175$abc$118704$abc$91063$auto$opt_dff.cc:219:make_patterns_logic$8668
Extracted 637 gates and 1000 wires to a netlist network with 363 inputs and 17 outputs.

3.124.9.1. Executing ABC.

3.124.10. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$144814$abc$119363$abc$93693$auto$opt_dff.cc:219:make_patterns_logic$8325
Extracted 667 gates and 1035 wires to a netlist network with 368 inputs and 16 outputs.

3.124.10.1. Executing ABC.

3.124.11. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$145482$abc$120034$abc$91735$auto$opt_dff.cc:219:make_patterns_logic$6479
Extracted 40 gates and 71 wires to a netlist network with 31 inputs and 2 outputs.

3.124.11.1. Executing ABC.

3.124.12. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$145523$abc$120057$abc$99753$auto$opt_dff.cc:219:make_patterns_logic$6248
Extracted 161 gates and 264 wires to a netlist network with 103 inputs and 4 outputs.

3.124.12.1. Executing ABC.

3.124.13. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$145682$abc$120586$abc$100730$auto$opt_dff.cc:194:make_patterns_logic$6041
Extracted 234 gates and 473 wires to a netlist network with 239 inputs and 173 outputs.

3.124.13.1. Executing ABC.

3.124.14. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$145857$abc$120773$abc$97016$auto$opt_dff.cc:219:make_patterns_logic$8472
Extracted 669 gates and 1033 wires to a netlist network with 364 inputs and 12 outputs.

3.124.14.1. Executing ABC.

3.124.15. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$146528$abc$121446$abc$94344$auto$opt_dff.cc:219:make_patterns_logic$8227
Extracted 665 gates and 1034 wires to a netlist network with 369 inputs and 13 outputs.

3.124.15.1. Executing ABC.

3.124.16. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$147193$abc$122106$abc$96358$auto$opt_dff.cc:219:make_patterns_logic$8570
Extracted 660 gates and 1031 wires to a netlist network with 371 inputs and 10 outputs.

3.124.16.1. Executing ABC.

3.124.17. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$147853$abc$122755$abc$96686$auto$opt_dff.cc:219:make_patterns_logic$8423
Extracted 662 gates and 1032 wires to a netlist network with 370 inputs and 13 outputs.

3.124.17.1. Executing ABC.

3.124.18. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$148515$abc$123412$abc$94670$auto$opt_dff.cc:219:make_patterns_logic$8178
Extracted 670 gates and 1040 wires to a netlist network with 370 inputs and 14 outputs.

3.124.18.1. Executing ABC.

3.124.19. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$149192$abc$124085$abc$96032$auto$opt_dff.cc:219:make_patterns_logic$8521
Extracted 658 gates and 1019 wires to a netlist network with 361 inputs and 17 outputs.

3.124.19.1. Executing ABC.

3.124.20. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$149853$abc$124754$abc$95661$auto$opt_dff.cc:219:make_patterns_logic$8031
Extracted 652 gates and 1018 wires to a netlist network with 366 inputs and 10 outputs.

3.124.20.1. Executing ABC.

3.124.21. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$150515$abc$125397$abc$95333$auto$opt_dff.cc:219:make_patterns_logic$8080
Extracted 663 gates and 1033 wires to a netlist network with 370 inputs and 16 outputs.

3.124.21.1. Executing ABC.

3.124.22. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$151179$abc$126065$abc$95001$auto$opt_dff.cc:219:make_patterns_logic$8129
Extracted 668 gates and 1038 wires to a netlist network with 370 inputs and 11 outputs.

3.124.22.1. Executing ABC.

3.124.23. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$151853$abc$126709$abc$115935$auto$opt_dff.cc:219:make_patterns_logic$6852
Extracted 21 gates and 41 wires to a netlist network with 20 inputs and 11 outputs.

3.124.23.1. Executing ABC.

3.124.24. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$151879$abc$126734$abc$116587$auto$opt_dff.cc:219:make_patterns_logic$6395
Extracted 53 gates and 101 wires to a netlist network with 48 inputs and 7 outputs.

3.124.24.1. Executing ABC.

3.124.25. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$151933$abc$126770$abc$116569$auto$opt_dff.cc:219:make_patterns_logic$6269
Extracted 158 gates and 257 wires to a netlist network with 99 inputs and 2 outputs.

3.124.25.1. Executing ABC.

3.124.26. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$152092$abc$126930$abc$116623$auto$opt_dff.cc:219:make_patterns_logic$6437
Extracted 43 gates and 73 wires to a netlist network with 30 inputs and 7 outputs.

3.124.26.1. Executing ABC.

3.124.27. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$152137$abc$126962$abc$116578$auto$opt_dff.cc:219:make_patterns_logic$6416
Extracted 43 gates and 73 wires to a netlist network with 30 inputs and 7 outputs.

3.124.27.1. Executing ABC.

3.124.28. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$152182$abc$126994$abc$116596$auto$opt_dff.cc:219:make_patterns_logic$6374
Extracted 52 gates and 99 wires to a netlist network with 47 inputs and 6 outputs.

3.124.28.1. Executing ABC.

3.124.29. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$152236$abc$127030$abc$116560$auto$opt_dff.cc:219:make_patterns_logic$6311
Extracted 153 gates and 250 wires to a netlist network with 97 inputs and 2 outputs.

3.124.29.1. Executing ABC.

3.124.30. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$152390$abc$127192$abc$116551$auto$opt_dff.cc:219:make_patterns_logic$6332
Extracted 157 gates and 262 wires to a netlist network with 105 inputs and 2 outputs.

3.124.30.1. Executing ABC.

3.124.31. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$152547$abc$127349$abc$113078$auto$opt_dff.cc:219:make_patterns_logic$7312
Extracted 21 gates and 42 wires to a netlist network with 21 inputs and 11 outputs.

3.124.31.1. Executing ABC.

3.124.32. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$152568$abc$127822$abc$99384$auto$opt_dff.cc:219:make_patterns_logic$6120
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 5 outputs.

3.124.32.1. Executing ABC.

3.124.33. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$152588$abc$127840$abc$114284$auto$opt_dff.cc:219:make_patterns_logic$7081
Extracted 24 gates and 46 wires to a netlist network with 22 inputs and 13 outputs.

3.124.33.1. Executing ABC.

3.124.34. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$152611$abc$127897$abc$116614$auto$opt_dff.cc:219:make_patterns_logic$6458
Extracted 43 gates and 73 wires to a netlist network with 30 inputs and 7 outputs.

3.124.34.1. Executing ABC.

3.124.35. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$152656$abc$127929$abc$116605$auto$opt_dff.cc:219:make_patterns_logic$6353
Extracted 149 gates and 247 wires to a netlist network with 98 inputs and 2 outputs.

3.124.35.1. Executing ABC.

3.124.36. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 423 gates and 695 wires to a netlist network with 272 inputs and 220 outputs.

3.124.36.1. Executing ABC.

3.124.37. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$153752$abc$129659$abc$95992$auto$opt_dff.cc:219:make_patterns_logic$6038
Extracted 41 gates and 62 wires to a netlist network with 21 inputs and 10 outputs.

3.124.37.1. Executing ABC.

3.124.38. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$153793$abc$129704$abc$113508$auto$opt_dff.cc:219:make_patterns_logic$7019
Extracted 393 gates and 617 wires to a netlist network with 224 inputs and 305 outputs.

3.124.38.1. Executing ABC.

3.124.39. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$154182$abc$130098$abc$114850$auto$opt_dff.cc:219:make_patterns_logic$6755
Extracted 346 gates and 554 wires to a netlist network with 208 inputs and 301 outputs.

3.124.39.1. Executing ABC.

3.124.40. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$154561$abc$130464$abc$99096$auto$opt_dff.cc:219:make_patterns_logic$6525
Extracted 294 gates and 458 wires to a netlist network with 164 inputs and 283 outputs.

3.124.40.1. Executing ABC.

3.124.41. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$154869$abc$130771$abc$115570$auto$opt_dff.cc:219:make_patterns_logic$6825
Extracted 411 gates and 623 wires to a netlist network with 212 inputs and 321 outputs.

3.124.41.1. Executing ABC.

3.124.42. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$155283$abc$131192$abc$110646$auto$opt_dff.cc:219:make_patterns_logic$7448
Extracted 533 gates and 750 wires to a netlist network with 217 inputs and 294 outputs.

3.124.42.1. Executing ABC.

3.124.43. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$155830$abc$131747$abc$113099$auto$opt_dff.cc:219:make_patterns_logic$6980
Extracted 403 gates and 627 wires to a netlist network with 224 inputs and 307 outputs.

3.124.43.1. Executing ABC.

3.124.44. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$156253$abc$132578$abc$111918$auto$opt_dff.cc:219:make_patterns_logic$7555
Extracted 18 gates and 36 wires to a netlist network with 18 inputs and 9 outputs.

3.124.44.1. Executing ABC.

3.124.45. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$156273$abc$132598$abc$111938$auto$opt_dff.cc:219:make_patterns_logic$7209
Extracted 409 gates and 616 wires to a netlist network with 207 inputs and 296 outputs.

3.124.45.1. Executing ABC.

3.124.46. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$156707$abc$133023$abc$111106$auto$opt_dff.cc:219:make_patterns_logic$7491
Extracted 447 gates and 663 wires to a netlist network with 216 inputs and 319 outputs.

3.124.46.1. Executing ABC.

3.124.47. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$157162$abc$133506$abc$109816$auto$opt_dff.cc:219:make_patterns_logic$7728
Extracted 473 gates and 673 wires to a netlist network with 200 inputs and 308 outputs.

3.124.47.1. Executing ABC.

3.124.48. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$157639$abc$133983$abc$107974$auto$opt_dff.cc:219:make_patterns_logic$6554
Extracted 383 gates and 595 wires to a netlist network with 212 inputs and 337 outputs.

3.124.48.1. Executing ABC.

3.124.49. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$158022$abc$127370$abc$98730$auto$opt_dff.cc:219:make_patterns_logic$7646
Extracted 490 gates and 659 wires to a netlist network with 169 inputs and 247 outputs.

3.124.49.1. Executing ABC.

3.124.50. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$158486$abc$134378$abc$98009$auto$opt_dff.cc:219:make_patterns_logic$7170
Extracted 361 gates and 534 wires to a netlist network with 173 inputs and 248 outputs.

3.124.50.1. Executing ABC.

3.124.51. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$158867$abc$134746$abc$109366$auto$opt_dff.cc:219:make_patterns_logic$7687
Extracted 617 gates and 842 wires to a netlist network with 225 inputs and 300 outputs.

3.124.51.1. Executing ABC.

3.124.52. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$159491$abc$135361$abc$97342$auto$opt_dff.cc:219:make_patterns_logic$6720
Extracted 306 gates and 485 wires to a netlist network with 179 inputs and 279 outputs.

3.124.52.1. Executing ABC.

3.124.53. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$159803$abc$129248$abc$112709$auto$opt_dff.cc:219:make_patterns_logic$7287
Extracted 399 gates and 602 wires to a netlist network with 203 inputs and 291 outputs.

3.124.53.1. Executing ABC.

3.124.54. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$160213$abc$135668$abc$98353$auto$opt_dff.cc:219:make_patterns_logic$7405
Extracted 409 gates and 571 wires to a netlist network with 162 inputs and 243 outputs.

3.124.54.1. Executing ABC.

3.124.55. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$160654$abc$132163$abc$112334$auto$opt_dff.cc:219:make_patterns_logic$7248
Extracted 392 gates and 601 wires to a netlist network with 209 inputs and 291 outputs.

3.124.55.1. Executing ABC.

3.124.56. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$161054$abc$136100$abc$115237$auto$opt_dff.cc:219:make_patterns_logic$6790
Extracted 356 gates and 560 wires to a netlist network with 204 inputs and 294 outputs.

3.124.56.1. Executing ABC.

3.124.57. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$161444$abc$136472$abc$111537$auto$opt_dff.cc:219:make_patterns_logic$7534
Extracted 418 gates and 611 wires to a netlist network with 193 inputs and 292 outputs.

3.124.57.1. Executing ABC.

3.124.58. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$153719$abc$127864$abc$116632$auto$opt_dff.cc:219:make_patterns_logic$6498
Extracted 23 gates and 37 wires to a netlist network with 14 inputs and 16 outputs.

3.124.58.1. Executing ABC.

3.124.59. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$163206$abc$138537$abc$94021$auto$opt_dff.cc:219:make_patterns_logic$8276
Extracted 661 gates and 1026 wires to a netlist network with 365 inputs and 14 outputs.

3.124.59.1. Executing ABC.

3.124.60. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$164319$abc$138136$abc$108329$auto$opt_dff.cc:219:make_patterns_logic$6612
Extracted 334 gates and 496 wires to a netlist network with 162 inputs and 287 outputs.

3.124.60.1. Executing ABC.

3.124.61. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$164701$abc$141015$abc$99398$auto$opt_dff.cc:219:make_patterns_logic$6179
Extracted 315 gates and 441 wires to a netlist network with 126 inputs and 53 outputs.

3.124.61.1. Executing ABC.

3.124.62. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$165080$abc$139635$abc$108699$auto$opt_dff.cc:219:make_patterns_logic$6583
Extracted 363 gates and 558 wires to a netlist network with 195 inputs and 319 outputs.

3.124.62.1. Executing ABC.

3.124.63. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$165427$abc$140543$abc$110245$auto$opt_dff.cc:219:make_patterns_logic$7769
Extracted 451 gates and 648 wires to a netlist network with 197 inputs and 294 outputs.

3.124.63.1. Executing ABC.

3.124.64. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$153315$abc$128827$abc$113907$auto$opt_dff.cc:219:make_patterns_logic$7058
Extracted 401 gates and 600 wires to a netlist network with 199 inputs and 298 outputs.

3.124.64.1. Executing ABC.

3.124.65. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$161880$abc$136931$abc$99785$auto$opt_dff.cc:219:make_patterns_logic$6227
Extracted 1362 gates and 1682 wires to a netlist network with 320 inputs and 270 outputs.

3.124.65.1. Executing ABC.

3.124.66. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$166800$abc$141316$abc$115955$auto$opt_dff.cc:219:make_patterns_logic$6061
Extracted 522 gates and 807 wires to a netlist network with 285 inputs and 486 outputs.

3.124.66.1. Executing ABC.

3.124.67. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$166430$abc$120221$abc$97644$auto$opt_dff.cc:219:make_patterns_logic$6941
Extracted 313 gates and 472 wires to a netlist network with 159 inputs and 244 outputs.

3.124.67.1. Executing ABC.

3.124.68. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$165883$abc$139996$abc$114306$auto$opt_dff.cc:219:make_patterns_logic$6661
Extracted 544 gates and 794 wires to a netlist network with 250 inputs and 65 outputs.

3.124.68.1. Executing ABC.

3.124.69. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$163865$abc$139187$abc$107498$auto$opt_dff.cc:219:make_patterns_logic$6145
Extracted 411 gates and 636 wires to a netlist network with 225 inputs and 74 outputs.

3.124.69.1. Executing ABC.

3.124.70. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$167325$abc$141922$abc$116665$auto$opt_dff.cc:219:make_patterns_logic$6290
Extracted 149 gates and 247 wires to a netlist network with 98 inputs and 3 outputs.

3.124.70.1. Executing ABC.

yosys> opt_ffinv

3.125. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
<suppressed ~139 debug messages>

yosys> opt_merge -nomux

3.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
<suppressed ~471 debug messages>
Removed a total of 157 cells.

yosys> opt_muxtree

3.128. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.129. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_share

3.131. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.132. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.133. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 0 unused cells and 147416 unused wires.
<suppressed ~20 debug messages>

yosys> opt_expr

3.134. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
MAX OPT ITERATION = 1

yosys> bmuxmap

3.135. Executing BMUXMAP pass.

yosys> demuxmap

3.136. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_F52gM8/abc_tmp_1.scr

3.137. Executing ABC pass (technology mapping using ABC).

3.137.1. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Extracted 24123 gates and 24649 wires to a netlist network with 526 inputs and 583 outputs.

3.137.1.1. Executing ABC.
DE:   #PIs = 526  #Luts =  5211  Max Lvl =  19  Avg Lvl =   3.28  [   0.56 sec. at Pass 0]{firstMap}
DE:   #PIs = 526  #Luts =  4372  Max Lvl =  27  Avg Lvl =   4.07  [  34.67 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 526  #Luts =  4318  Max Lvl =  27  Avg Lvl =   4.08  [   5.10 sec. at Pass 2]{map}
DE:   #PIs = 526  #Luts =  4182  Max Lvl =  27  Avg Lvl =   3.92  [   9.95 sec. at Pass 3]{postMap}
DE:   #PIs = 526  #Luts =  4182  Max Lvl =  27  Avg Lvl =   3.92  [  12.12 sec. at Pass 4]{map}
DE:   #PIs = 526  #Luts =  4144  Max Lvl =  25  Avg Lvl =   3.92  [  21.42 sec. at Pass 5]{postMap}
DE:   #PIs = 526  #Luts =  4144  Max Lvl =  25  Avg Lvl =   3.92  [  12.22 sec. at Pass 6]{map}
DE:   #PIs = 526  #Luts =  4137  Max Lvl =  25  Avg Lvl =   3.89  [  22.85 sec. at Pass 7]{postMap}
DE:   #PIs = 526  #Luts =  4137  Max Lvl =  25  Avg Lvl =   3.89  [  12.08 sec. at Pass 8]{map}
DE:   #PIs = 526  #Luts =  4117  Max Lvl =  25  Avg Lvl =   3.87  [  16.65 sec. at Pass 9]{postMap}
DE:   #PIs = 526  #Luts =  4117  Max Lvl =  25  Avg Lvl =   3.87  [   8.67 sec. at Pass 10]{map}
DE:   #PIs = 526  #Luts =  4117  Max Lvl =  25  Avg Lvl =   3.87  [  13.28 sec. at Pass 11]{postMap}
DE:   #PIs = 526  #Luts =  4117  Max Lvl =  25  Avg Lvl =   3.87  [  11.00 sec. at Pass 12]{map}
DE:   #PIs = 526  #Luts =  4117  Max Lvl =  25  Avg Lvl =   3.87  [   2.45 sec. at Pass 13]{finalMap}

yosys> opt_expr

3.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.

yosys> opt_merge -nomux

3.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.141. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_share

3.143. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.144. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 0 unused cells and 19082 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.147. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.148. Printing statistics.

=== RLE_BlobMerging ===

   Number of wires:               4560
   Number of wire bits:           6309
   Number of public wires:         140
   Number of public wire bits:    1889
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4669
     $_DFFE_PP_                    548
     $_DFF_P_                        4
     $lut                         4117


yosys> shregmap -minlen 8 -maxlen 20

3.149. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.150. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.151. Printing statistics.

=== RLE_BlobMerging ===

   Number of wires:               4560
   Number of wire bits:           6309
   Number of public wires:         140
   Number of public wire bits:    1889
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4669
     $_DFFE_PP0P_                  548
     $_DFF_P_                        4
     $lut                         4117


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.152. Executing TECHMAP pass (map to technology primitives).

3.152.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.152.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.152.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~5353 debug messages>

yosys> opt_expr -mux_undef

3.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
<suppressed ~108644 debug messages>

yosys> simplemap

3.154. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.

yosys> opt_merge

3.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
<suppressed ~89892 debug messages>
Removed a total of 29964 cells.

yosys> opt_dff -nodffe -nosdff

3.157. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 0 unused cells and 11312 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
<suppressed ~1561 debug messages>

yosys> opt_merge -nomux

3.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_muxtree

3.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_share

3.164. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.165. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 0 unused cells and 212 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_F52gM8/abc_tmp_2.scr

3.168. Executing ABC pass (technology mapping using ABC).

3.168.1. Extracting gate netlist of module `\RLE_BlobMerging' to `<abc-temp-dir>/input.blif'..
Extracted 30436 gates and 30964 wires to a netlist network with 526 inputs and 583 outputs.

3.168.1.1. Executing ABC.
DE:   #PIs = 526  #Luts =  4066  Max Lvl =  22  Avg Lvl =   3.27  [   1.56 sec. at Pass 0]{firstMap}
DE:   #PIs = 526  #Luts =  4066  Max Lvl =  22  Avg Lvl =   3.27  [  52.63 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 526  #Luts =  4066  Max Lvl =  22  Avg Lvl =   3.27  [  12.15 sec. at Pass 2]{map}
DE:   #PIs = 526  #Luts =  4066  Max Lvl =  22  Avg Lvl =   3.27  [  14.45 sec. at Pass 3]{postMap}
DE:   #PIs = 526  #Luts =  4066  Max Lvl =  22  Avg Lvl =   3.27  [   9.13 sec. at Pass 4]{map}
DE:   #PIs = 526  #Luts =  4066  Max Lvl =  22  Avg Lvl =   3.27  [  18.81 sec. at Pass 5]{postMap}
DE:   #PIs = 526  #Luts =  4066  Max Lvl =  22  Avg Lvl =   3.27  [   3.06 sec. at Pass 6]{finalMap}

yosys> opt_expr

3.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.

yosys> opt_merge -nomux

3.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.171. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \RLE_BlobMerging..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.172. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \RLE_BlobMerging.
Performed a total of 0 changes.

yosys> opt_merge

3.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\RLE_BlobMerging'.
Removed a total of 0 cells.

yosys> opt_share

3.174. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.175. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.176. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 0 unused cells and 16799 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module RLE_BlobMerging.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.178. Executing HIERARCHY pass (managing design hierarchy).

3.178.1. Analyzing design hierarchy..
Top module:  \RLE_BlobMerging

3.178.2. Analyzing design hierarchy..
Top module:  \RLE_BlobMerging
Removed 0 unused modules.

yosys> stat

3.179. Printing statistics.

=== RLE_BlobMerging ===

   Number of wires:               4509
   Number of wire bits:           6258
   Number of public wires:         140
   Number of public wire bits:    1889
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4618
     $lut                         4066
     dffsre                        552


yosys> opt_clean -purge

3.180. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \RLE_BlobMerging..
Removed 0 unused cells and 100 unused wires.
<suppressed ~100 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.181. Executing Verilog backend.
Dumping module `\RLE_BlobMerging'.

End of script. Logfile hash: 5be4a4aa1b, CPU: user 131.89s system 0.89s, MEM: 426.96 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 95% 6x abc (1756 sec), 2% 39x opt_expr (37 sec), ...
real 462.57
user 1730.35
sys 116.31
