--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Lab2_1b.twx Lab2_1b.ncd -o Lab2_1b.twr Lab2_1b.pcf -ucf
LOGSYS_SP3E.ucf

Design file:              Lab2_1b.ncd
Physical constraint file: Lab2_1b.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |ld<0>          |    9.488|
sw<1>          |ld<0>          |    8.775|
sw<1>          |ld<1>          |    8.728|
sw<1>          |ld<2>          |    9.202|
sw<1>          |ld<4>          |    8.323|
sw<2>          |ld<0>          |    8.787|
sw<2>          |ld<1>          |    8.502|
sw<2>          |ld<2>          |    9.034|
sw<2>          |ld<4>          |    8.277|
sw<3>          |ld<0>          |    8.671|
sw<3>          |ld<1>          |    8.618|
sw<3>          |ld<2>          |    9.272|
sw<3>          |ld<3>          |    6.664|
sw<3>          |ld<4>          |    8.343|
---------------+---------------+---------+


Analysis completed Thu Sep 15 11:36:31 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



