

================================================================
== Vitis HLS Report for 'DepthwiseConv2d_28_10_1_3_Pipeline_VITIS_LOOP_58_9'
================================================================
* Date:           Tue Jul 23 11:39:01 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_9  |       28|       28|         2|          1|          1|    28|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      13|      83|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_75_p2          |         +|   0|  0|  12|           5|           1|
    |add_ln60_fu_89_p2          |         +|   0|  0|  13|           6|           5|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_69_p2         |      icmp|   0|  0|   9|           5|           3|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  38|          18|          12|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_px_2    |   9|          2|    5|         10|
    |input74_blk_n            |   9|          2|    1|          2|
    |px_fu_38                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |px_2_reg_112             |  5|   0|    5|          0|
    |px_fu_38                 |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   13|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_VITIS_LOOP_58_9|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_VITIS_LOOP_58_9|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_VITIS_LOOP_58_9|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_VITIS_LOOP_58_9|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_VITIS_LOOP_58_9|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  DepthwiseConv2d<28, 10, 1, 3>_Pipeline_VITIS_LOOP_58_9|  return value|
|input74_dout            |   in|   32|     ap_fifo|                                                 input74|       pointer|
|input74_num_data_valid  |   in|    2|     ap_fifo|                                                 input74|       pointer|
|input74_fifo_cap        |   in|    2|     ap_fifo|                                                 input74|       pointer|
|input74_empty_n         |   in|    1|     ap_fifo|                                                 input74|       pointer|
|input74_read            |  out|    1|     ap_fifo|                                                 input74|       pointer|
|line_buf_0_address0     |  out|    6|   ap_memory|                                              line_buf_0|         array|
|line_buf_0_ce0          |  out|    1|   ap_memory|                                              line_buf_0|         array|
|line_buf_0_we0          |  out|    1|   ap_memory|                                              line_buf_0|         array|
|line_buf_0_d0           |  out|   32|   ap_memory|                                              line_buf_0|         array|
+------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

