{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1636572070062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636572070062 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "coincidence EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"coincidence\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636572070109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636572070171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636572070171 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF" "1 ps vco_phase_shift_step 100 ps " "Can't achieve requested value 1 ps of parameter vco_phase_shift_step -- achieved value of 100 ps" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 496 -1 0 } } { "" "" { Generic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/" { { 0 { 0 ""} 0 3880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15520 "Can't achieve requested value %1!s! of parameter %2!s! -- achieved value of %3!s!" 0 0 "Design Software" 0 -1 1636572070312 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 496 -1 0 } } { "" "" { Generic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/" { { 0 { 0 ""} 0 3880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636572070312 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 496 -1 0 } } { "" "" { Generic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/" { { 0 { 0 ""} 0 3881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636572070312 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 496 -1 0 } } { "" "" { Generic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/" { { 0 { 0 ""} 0 3880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1636572070312 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636572070515 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636572070546 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636572071041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636572071041 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636572071041 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636572071041 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636572071072 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636572071072 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636572071072 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636572071072 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636572071088 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ext_trig_out ext_trig_out(n) " "Pin \"ext_trig_out\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ext_trig_out(n)\"" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ext_trig_out } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_trig_out" } { 0 "ext_trig_out(n)" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 448 1232 1408 464 "ext_trig_out" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ext_trig_out(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1636572071595 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1636572071595 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pll2_altpll " "Entity pll2_altpll" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636572072503 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636572072503 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1636572072503 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1636572072503 ""}
{ "Info" "ISTA_SDC_FOUND" "coincidence.sdc " "Reading SDC File: 'coincidence.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636572072519 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "coincidence.sdc 41 clk50in port " "Ignored filter at coincidence.sdc(41): clk50in could not be matched with a port" {  } { { "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.sdc" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1636572072519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock coincidence.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at coincidence.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk50in\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk50in\}\] " "create_clock -name \{clk50in\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk50in\}\]" {  } { { "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.sdc" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1636572072519 ""}  } { { "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.sdc" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1636572072519 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1636572072519 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "clk50inpll " "The master clock for this clock assignment could not be derived.  Clock: clk50inpll was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk50in inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Specified master clock: clk50in not found on or feeding the specified source node: inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1636572072535 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1636572072535 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "clkadcinpll " "The master clock for this clock assignment could not be derived.  Clock: clkadcinpll was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk50in inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Specified master clock: clk50in not found on or feeding the specified source node: inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1636572072535 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1636572072535 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1636572072582 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636572072597 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636572072597 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1636572072597 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1636572072597 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636572072597 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636572072597 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636572072597 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clk50pll " "  20.000     clk50pll" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636572072597 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    clkadcpll " "   8.000    clkadcpll" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636572072597 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      scanclk " " 100.000      scanclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636572072597 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1636572072597 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk50~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636572072989 ""}  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 616 -184 -8 632 "clk50" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/" { { 0 { 0 ""} 0 11898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636572072989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636572072989 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 610 -1 0 } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/" { { 0 { 0 ""} 0 3880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636572072989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636572072989 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 610 -1 0 } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/" { { 0 { 0 ""} 0 3880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636572072989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:instpro\|scanclk  " "Automatically promoted node processor:instpro\|scanclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636572072989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:instpro\|Selector44~0 " "Destination node processor:instpro\|Selector44~0" {  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/serialprocessor.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/" { { 0 { 0 ""} 0 4510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636572072989 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636572072989 ""}  } { { "serialprocessor.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/serialprocessor.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/" { { 0 { 0 ""} 0 3792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636572072989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN B16 (DQS0R/CQ1R,DPCLK5)) " "Automatically promoted node reset~input (placed in PIN B16 (DQS0R/CQ1R,DPCLK5))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636572072989 ""}  } { { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 400 608 784 416 "reset" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/" { { 0 { 0 ""} 0 11900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636572072989 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636572073677 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636572073677 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636572073677 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636572073693 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636572073708 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636572073721 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636572073721 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636572073721 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636572073960 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1636572073976 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636572073976 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 0 " "PLL \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by clk50~inputclkctrl which is OUTCLK output port of Clock control block type node clk50~inputclkctrl " "Input port INCLK\[0\] of node \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by clk50~inputclkctrl which is OUTCLK output port of Clock control block type node clk50~inputclkctrl" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 616 -184 -8 632 "clk50" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1636572074104 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1636572074104 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636572074198 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1636572074229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636572075027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636572076071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636572076134 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636572082490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636572082490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636572083380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636572086104 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636572086104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1636572086932 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1636572086932 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636572086932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636572086932 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.88 " "Total time spent on timing analysis during the Fitter is 2.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636572087221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636572087252 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636572087831 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636572087831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636572088593 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636572089643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/output_files/coincidence.fit.smsg " "Generated suppressed messages file C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/output_files/coincidence.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636572090371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5562 " "Peak virtual memory: 5562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636572091278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 10 14:21:31 2021 " "Processing ended: Wed Nov 10 14:21:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636572091278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636572091278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636572091278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636572091278 ""}
