Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/Projects/max10/max10_rpi/avl_if.qsys --block-symbol-file --output-directory=/home/user/Projects/max10/max10_rpi/avl_if --family="MAX 10" --part=10M50SAE144C8G
Progress: Loading max10_rpi/avl_if.qsys
Progress: Reading input file
Progress: Adding adc_max10_0 [adc_max10 1.0]
Progress: Parameterizing module adc_max10_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.0]
Progress: Parameterizing module mm_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/Projects/max10/max10_rpi/avl_if.qsys --synthesis=VERILOG --output-directory=/home/user/Projects/max10/max10_rpi/avl_if/synthesis --family="MAX 10" --part=10M50SAE144C8G
Progress: Loading max10_rpi/avl_if.qsys
Progress: Reading input file
Progress: Adding adc_max10_0 [adc_max10 1.0]
Progress: Parameterizing module adc_max10_0
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.0]
Progress: Parameterizing module mm_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: avl_if: Generating avl_if "avl_if" for QUARTUS_SYNTH
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave adc_max10_0.avalon_slave_0 because the master has byteenable signal 2 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave adc_max10_0.avalon_slave_0 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: adc_max10_0: "avl_if" instantiated adc_max10 "adc_max10_0"
Info: mm_bridge_0: "avl_if" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: mm_interconnect_0: "avl_if" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "avl_if" instantiated altera_reset_controller "rst_controller"
Info: mm_bridge_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info: adc_max10_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "adc_max10_0_avalon_slave_0_translator"
Info: avl_if: Done "avl_if" with 7 modules, 9 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
