Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 05e7eb624244473499a814d600c6f3d2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot network_tb_rtl_behav xil_defaultlib.network_tb_rtl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 15 into y1 is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:122]
WARNING: [VRFC 10-597] element index 8 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:251]
WARNING: [VRFC 10-597] element index 9 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:252]
WARNING: [VRFC 10-597] element index 10 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:253]
WARNING: [VRFC 10-597] element index 11 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:254]
WARNING: [VRFC 10-597] element index 12 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:255]
WARNING: [VRFC 10-597] element index 13 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:256]
WARNING: [VRFC 10-597] element index 14 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:257]
WARNING: [VRFC 10-597] element index 15 into y1_nxt is out of bounds [G:/studia/fpga/project_sdup_ocr/OCR_FPGA/OCR_FPGA.srcs/sources_1/imports/new/network_rtl.sv:258]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer1_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer2_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer2_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer2_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer2_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer2_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer2_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer2_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer2_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer3_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer3_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer3_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer3_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer3_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer3_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer3_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer3_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer4_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer4_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer4_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.neuron_layer4_rtl(FXP_SCALE=2048...
Compiling module xil_defaultlib.network_rtl_default
Compiling module xil_defaultlib.network_tb_rtl
Compiling module xil_defaultlib.glbl
Built simulation snapshot network_tb_rtl_behav
