#ifndef COMMON_H
#define COMMON_H

/* -------------------------------------------------------------
 * Parameters of the design
 * ------------------------------------------------------------- */

#define MM2S_WIDTH		4
#define S2MM_WIDTH		4
#define TX_PACKET_LENGTH 3
#define NB_RX_CHANNELS 1
/* -------------------------------------------------------------
 * Debug and test options
 * ------------------------------------------------------------- */

//#define DISP_DMA_STATE

#define DEBUG_WAIT_LOOP // Display the number of RX and TX BDs processed while waiting for the completion of the BDs.

/* -------------------------------------------------------------
 * Wait method. Defines the method used to detect whether all transformation jobs are finished.
 * ------------------------------------------------------------- */
#define WAIT_METHOD_INTR 0 			// DO NOT CHANGE!
#define WAIT_METHOD_INTR_RX_ONLY 1 	// DO NOT CHANGE!
#define WAIT_METHOD_POLL 2 			// DO NOT CHANGE!
#define WAIT_METHOD WAIT_METHOD_INTR  	// WAIT_METHOD_INTR: use the TX and RX interrupts to know when all descriptors have been processed
					  	  	  	  	  	// WAIT_METHOD_INTR_RX_ONLY: use the RX interrupts to know when all descriptors have been processed
										// WAIT_METHOD_POLL: use polling to know when all descriptors have been processed

//#define ADD_PAUSE_TX // Parts of the code related to the debug of the problem of RX idle is delimited by this symbol

#endif
