INFO-FLOW: Workspace C:/DevWorks/HAC/pynq_pooling/solution1 opened at Wed May 14 11:16:23 +0200 2025
Execute     ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.523 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.609 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=image_pooling 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
Execute     config_export -display_name=image_pooling 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
Execute     config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vendor=robert 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
Execute     config_export -vendor=robert 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.637 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Command     create_platform done; 0.128 sec.
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.197 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
Execute   source ./pynq_pooling/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./pynq_pooling/solution1/directives.tcl
Execute     set_directive_top -name image_pooling image_pooling 
INFO: [HLS 200-1510] Running: set_directive_top -name image_pooling image_pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'test1.PNG'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 183.781 MB.
Execute       set_directive_top image_pooling -name=image_pooling 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'pynq_pooling/source/pooling.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling pynq_pooling/source/pooling.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang pynq_pooling/source/pooling.cpp -foptimization-record-file=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.cpp.clang.out.log 2> C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/clang.out.log 2> C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/.systemc_flag -fix-errors C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.444 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/all.directive.json -fix-errors C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.725 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.861 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp.clang.out.log 2> C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.726 seconds; current allocated memory: 185.531 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling.g.bc -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.0.bc > C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.86 sec.
Execute       run_link_or_opt -opt -out C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=image_pooling -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=image_pooling -reflow-float-conversion -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.87 sec.
Execute       run_link_or_opt -out C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=image_pooling 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=image_pooling -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=image_pooling -mllvm -hls-db-dir -mllvm C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=8 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.16 -x ir C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 319 Compile/Link C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 204 Unroll/Inline (step 1) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 204 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 152 Unroll/Inline (step 2) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 151 Unroll/Inline (step 3) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 151 Unroll/Inline (step 4) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 177 Array/Struct (step 1) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 125 Array/Struct (step 2) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 125 Array/Struct (step 3) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 125 Array/Struct (step 4) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 129 Array/Struct (step 5) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 150 Performance (step 1) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 108 Performance (step 2) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 108 Performance (step 3) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 108 Performance (step 4) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 111 HW Transforms (step 1) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 114 HW Transforms (step 2) C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'calc_max(ap_uint<8> (*) [2], ap_uint<8>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (pynq_pooling/source/pooling.cpp:21:0)
WARNING: [HLS 214-273] In function 'calc_min(ap_uint<8> (*) [2], ap_uint<8>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (pynq_pooling/source/pooling.cpp:28:0)
INFO: [HLS 214-131] Inlining function 'calc_max(ap_uint<8> (*) [2], ap_uint<8>&)' into 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' (pynq_pooling/source/pooling.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'calc_min(ap_uint<8> (*) [2], ap_uint<8>&)' into 'pooling_2x2(ap_uint<8> (*) [2], ap_uint<8>&, ap_uint<8>&)' (pynq_pooling/source/pooling.cpp:41:5)
INFO: [HLS 214-131] Inlining function 'shift_linebuf(ap_uint<8> (*) [256], int, ap_uint<8>)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:74:13)
INFO: [HLS 214-131] Inlining function 'fill_window(ap_uint<8> (*) [2], ap_uint<8> (*) [256], int)' into 'image_pooling(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (pynq_pooling/source/pooling.cpp:78:17)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Complete partitioning on dimension 1. (pynq_pooling/source/pooling.cpp:58:10)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (pynq_pooling/source/pooling.cpp:61:10)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 8 in loop 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:68:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pynq_pooling/source/pooling.cpp:68:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.448 seconds; current allocated memory: 188.176 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 188.176 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top image_pooling -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.0.bc -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 192.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.1.bc -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 194.336 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.g.1.bc to C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.o.1.bc -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'pooling_2x2' (pynq_pooling/source/pooling.cpp:23:1), detected/extracted 1 process function(s): 
	 'pooling_2x2_Block_entry.split_proc'.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 217.242 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.o.2.bc -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_ROW'(pynq_pooling/source/pooling.cpp:68:5) and 'LOOP_COL'(pynq_pooling/source/pooling.cpp:70:9) in function 'image_pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_ROW' (pynq_pooling/source/pooling.cpp:68:5) in function 'image_pooling'.
WARNING: [HLS 200-993] Function 'pooling_2x2' (pynq_pooling/source/pooling.cpp:23:1) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (pynq_pooling/source/pooling.cpp:23:31), pipe: (pynq_pooling/source/pooling.cpp:71:9). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
Execute           auto_get_db
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.o.3.bc -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function image_pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 228.957 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.355 sec.
Command     elaborate done; 13.564 sec.
Execute     ap_eval exec zip -j C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.13 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'image_pooling' ...
Execute       ap_set_top_model image_pooling 
WARNING: [SYN 201-103] Legalizing function name 'pooling_2x2_Block_entry.split_proc' to 'pooling_2x2_Block_entry_split_proc'.
Execute       get_model_list image_pooling -filter all-wo-channel -topdown 
Execute       preproc_iomode -model image_pooling 
Execute       preproc_iomode -model pooling_2x2 
Execute       preproc_iomode -model pooling_2x2_Block_entry.split_proc 
Execute       get_model_list image_pooling -filter all-wo-channel 
INFO-FLOW: Model list for configure: pooling_2x2_Block_entry.split_proc pooling_2x2 image_pooling
INFO-FLOW: Configuring Module : pooling_2x2_Block_entry.split_proc ...
Execute       set_default_model pooling_2x2_Block_entry.split_proc 
Execute       apply_spec_resource_limit pooling_2x2_Block_entry.split_proc 
INFO-FLOW: Configuring Module : pooling_2x2 ...
Execute       set_default_model pooling_2x2 
Execute       apply_spec_resource_limit pooling_2x2 
INFO-FLOW: Configuring Module : image_pooling ...
Execute       set_default_model image_pooling 
Execute       apply_spec_resource_limit image_pooling 
INFO-FLOW: Model list for preprocess: pooling_2x2_Block_entry.split_proc pooling_2x2 image_pooling
INFO-FLOW: Preprocessing Module: pooling_2x2_Block_entry.split_proc ...
Execute       set_default_model pooling_2x2_Block_entry.split_proc 
Execute       cdfg_preprocess -model pooling_2x2_Block_entry.split_proc 
Execute       rtl_gen_preprocess pooling_2x2_Block_entry.split_proc 
INFO-FLOW: Preprocessing Module: pooling_2x2 ...
Execute       set_default_model pooling_2x2 
Execute       cdfg_preprocess -model pooling_2x2 
Execute       rtl_gen_preprocess pooling_2x2 
INFO-FLOW: Preprocessing Module: image_pooling ...
Execute       set_default_model image_pooling 
Execute       cdfg_preprocess -model image_pooling 
Execute       rtl_gen_preprocess image_pooling 
INFO-FLOW: Model list for synthesis: pooling_2x2_Block_entry.split_proc pooling_2x2 image_pooling
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2x2_Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pooling_2x2_Block_entry.split_proc 
Execute       schedule -model pooling_2x2_Block_entry.split_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 231.973 MB.
Execute       syn_report -verbosereport -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2_Block_entry_split_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2_Block_entry_split_proc.sched.adb -f 
INFO-FLOW: Finish scheduling pooling_2x2_Block_entry.split_proc.
Execute       set_default_model pooling_2x2_Block_entry.split_proc 
Execute       bind -model pooling_2x2_Block_entry.split_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 233.168 MB.
Execute       syn_report -verbosereport -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2_Block_entry_split_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2_Block_entry_split_proc.bind.adb -f 
INFO-FLOW: Finish binding pooling_2x2_Block_entry.split_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pooling_2x2 
Execute       schedule -model pooling_2x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 233.340 MB.
Execute       syn_report -verbosereport -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2.sched.adb -f 
INFO-FLOW: Finish scheduling pooling_2x2.
Execute       set_default_model pooling_2x2 
Execute       bind -model pooling_2x2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 233.367 MB.
Execute       syn_report -verbosereport -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2.bind.adb -f 
INFO-FLOW: Finish binding pooling_2x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model image_pooling 
Execute       schedule -model image_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 233.727 MB.
Execute       syn_report -verbosereport -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.sched.adb -f 
INFO-FLOW: Finish scheduling image_pooling.
Execute       set_default_model image_pooling 
Execute       bind -model image_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 233.844 MB.
Execute       syn_report -verbosereport -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.bind.adb -f 
INFO-FLOW: Finish binding image_pooling.
Execute       get_model_list image_pooling -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess pooling_2x2_Block_entry.split_proc 
Execute       rtl_gen_preprocess pooling_2x2 
Execute       rtl_gen_preprocess image_pooling 
INFO-FLOW: Model list for RTL generation: pooling_2x2_Block_entry.split_proc pooling_2x2 image_pooling
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2x2_Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pooling_2x2_Block_entry.split_proc -top_prefix image_pooling_ -sub_prefix image_pooling_ -mg_file C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2_Block_entry_split_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2x2_Block_entry_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 235.078 MB.
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.rtl_wrap.cfg.tcl 
Execute       gen_rtl pooling_2x2_Block_entry.split_proc -style xilinx -f -lang vhdl -o C:/DevWorks/HAC/pynq_pooling/solution1/syn/vhdl/image_pooling_pooling_2x2_Block_entry_split_proc 
Execute       gen_rtl pooling_2x2_Block_entry.split_proc -style xilinx -f -lang vlog -o C:/DevWorks/HAC/pynq_pooling/solution1/syn/verilog/image_pooling_pooling_2x2_Block_entry_split_proc 
Execute       syn_report -csynth -model pooling_2x2_Block_entry.split_proc -o C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/pooling_2x2_Block_entry_split_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model pooling_2x2_Block_entry.split_proc -o C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/pooling_2x2_Block_entry_split_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model pooling_2x2_Block_entry.split_proc -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2_Block_entry_split_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model pooling_2x2_Block_entry.split_proc -f -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2_Block_entry_split_proc.adb 
Execute       db_write -model pooling_2x2_Block_entry.split_proc -bindview -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pooling_2x2_Block_entry.split_proc -p C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2_Block_entry_split_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pooling_2x2 -top_prefix image_pooling_ -sub_prefix image_pooling_ -mg_file C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 236.492 MB.
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.rtl_wrap.cfg.tcl 
Execute       gen_rtl pooling_2x2 -style xilinx -f -lang vhdl -o C:/DevWorks/HAC/pynq_pooling/solution1/syn/vhdl/image_pooling_pooling_2x2 
Execute       gen_rtl pooling_2x2 -style xilinx -f -lang vlog -o C:/DevWorks/HAC/pynq_pooling/solution1/syn/verilog/image_pooling_pooling_2x2 
Execute       syn_report -csynth -model pooling_2x2 -o C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/pooling_2x2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model pooling_2x2 -o C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/pooling_2x2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model pooling_2x2 -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model pooling_2x2 -f -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2.adb 
Execute       db_write -model pooling_2x2 -bindview -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pooling_2x2 -p C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model image_pooling -top_prefix  -sub_prefix image_pooling_ -mg_file C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_min' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'image_pooling/dst_max' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'image_pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src', 'dst_min', 'dst_max' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_pooling'.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'image_pooling_linebuf_1_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.186 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 239.363 MB.
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.rtl_wrap.cfg.tcl 
Execute       gen_rtl image_pooling -istop -style xilinx -f -lang vhdl -o C:/DevWorks/HAC/pynq_pooling/solution1/syn/vhdl/image_pooling 
Execute       gen_rtl image_pooling -istop -style xilinx -f -lang vlog -o C:/DevWorks/HAC/pynq_pooling/solution1/syn/verilog/image_pooling 
Execute       syn_report -csynth -model image_pooling -o C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/image_pooling_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model image_pooling -o C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/image_pooling_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model image_pooling -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model image_pooling -f -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.adb 
Execute       db_write -model image_pooling -bindview -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info image_pooling -p C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling 
Execute       export_constraint_db -f -tool general -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.constraint.tcl 
Execute       syn_report -designview -model image_pooling -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.design.xml 
Execute       syn_report -csynthDesign -model image_pooling -o C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth.rpt -MHOut C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model image_pooling -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model image_pooling -o C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.protoinst 
Execute       sc_get_clocks image_pooling 
Execute       sc_get_portdomain image_pooling 
INFO-FLOW: Model list for RTL component generation: pooling_2x2_Block_entry.split_proc pooling_2x2 image_pooling
INFO-FLOW: Handling components in module [pooling_2x2_Block_entry_split_proc] ... 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2_Block_entry_split_proc.compgen.tcl 
INFO-FLOW: Handling components in module [pooling_2x2] ... 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2.compgen.tcl 
INFO-FLOW: Handling components in module [image_pooling] ... 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.compgen.tcl 
INFO-FLOW: Found component image_pooling_linebuf_RAM_AUTO_1R1W.
INFO-FLOW: Append model image_pooling_linebuf_RAM_AUTO_1R1W
INFO-FLOW: Found component image_pooling_linebuf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model image_pooling_linebuf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component image_pooling_gmem_m_axi.
INFO-FLOW: Append model image_pooling_gmem_m_axi
INFO-FLOW: Found component image_pooling_control_s_axi.
INFO-FLOW: Append model image_pooling_control_s_axi
INFO-FLOW: Append model pooling_2x2_Block_entry_split_proc
INFO-FLOW: Append model pooling_2x2
INFO-FLOW: Append model image_pooling
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: image_pooling_linebuf_RAM_AUTO_1R1W image_pooling_linebuf_1_RAM_AUTO_1R1W image_pooling_gmem_m_axi image_pooling_control_s_axi pooling_2x2_Block_entry_split_proc pooling_2x2 image_pooling
INFO-FLOW: Generating C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model image_pooling_linebuf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model image_pooling_linebuf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model image_pooling_gmem_m_axi
INFO-FLOW: To file: write model image_pooling_control_s_axi
INFO-FLOW: To file: write model pooling_2x2_Block_entry_split_proc
INFO-FLOW: To file: write model pooling_2x2
INFO-FLOW: To file: write model image_pooling
INFO-FLOW: Generating C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/vhdl' dstVlogDir='C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/vlog' tclDir='C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db' modelList='image_pooling_linebuf_RAM_AUTO_1R1W
image_pooling_linebuf_1_RAM_AUTO_1R1W
image_pooling_gmem_m_axi
image_pooling_control_s_axi
pooling_2x2_Block_entry_split_proc
pooling_2x2
image_pooling
' expOnly='0'
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2_Block_entry_split_proc.compgen.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2.compgen.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 244.078 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='image_pooling_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name pooling_2x2
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/DevWorks/HAC/pynq_pooling/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='image_pooling_linebuf_RAM_AUTO_1R1W
image_pooling_linebuf_1_RAM_AUTO_1R1W
image_pooling_gmem_m_axi
image_pooling_control_s_axi
pooling_2x2_Block_entry_split_proc
pooling_2x2
image_pooling
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.tbgen.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.compgen.dataonly.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.compgen.dataonly.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.rtl_wrap.cfg.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.compgen.dataonly.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2_Block_entry_split_proc.tbgen.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2.tbgen.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.tbgen.tcl 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.constraint.tcl 
Execute       sc_get_clocks image_pooling 
Execute       source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST image_pooling MODULE2INSTS {image_pooling image_pooling pooling_2x2 grp_pooling_2x2_fu_286 pooling_2x2_Block_entry_split_proc pooling_2x2_Block_entry_split_proc_U0} INST2MODULE {image_pooling image_pooling grp_pooling_2x2_fu_286 pooling_2x2 pooling_2x2_Block_entry_split_proc_U0 pooling_2x2_Block_entry_split_proc} INSTDATA {image_pooling {DEPTH 1 CHILDREN grp_pooling_2x2_fu_286} grp_pooling_2x2_fu_286 {DEPTH 2 CHILDREN pooling_2x2_Block_entry_split_proc_U0} pooling_2x2_Block_entry_split_proc_U0 {DEPTH 3 CHILDREN {}}} MODULEDATA {pooling_2x2_Block_entry_split_proc {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln23_fu_56_p2 SOURCE pynq_pooling/source/pooling.cpp:23 VARIABLE icmp_ln23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln23_fu_62_p2 SOURCE pynq_pooling/source/pooling.cpp:23 VARIABLE xor_ln23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max1_fu_68_p3 SOURCE pynq_pooling/source/pooling.cpp:23 VARIABLE max1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln24_fu_76_p2 SOURCE pynq_pooling/source/pooling.cpp:24 VARIABLE icmp_ln24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_fu_82_p2 SOURCE pynq_pooling/source/pooling.cpp:24 VARIABLE xor_ln24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max2_fu_88_p3 SOURCE pynq_pooling/source/pooling.cpp:24 VARIABLE max2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln25_fu_136_p2 SOURCE pynq_pooling/source/pooling.cpp:25 VARIABLE icmp_ln25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_fu_140_p3 SOURCE pynq_pooling/source/pooling.cpp:25 VARIABLE select_ln25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln30_fu_96_p2 SOURCE pynq_pooling/source/pooling.cpp:30 VARIABLE icmp_ln30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln30_fu_102_p2 SOURCE pynq_pooling/source/pooling.cpp:30 VARIABLE xor_ln30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min1_fu_108_p3 SOURCE pynq_pooling/source/pooling.cpp:30 VARIABLE min1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln31_fu_116_p2 SOURCE pynq_pooling/source/pooling.cpp:31 VARIABLE icmp_ln31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln31_fu_122_p2 SOURCE pynq_pooling/source/pooling.cpp:31 VARIABLE xor_ln31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min2_fu_128_p3 SOURCE pynq_pooling/source/pooling.cpp:31 VARIABLE min2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln32_fu_147_p2 SOURCE pynq_pooling/source/pooling.cpp:32 VARIABLE icmp_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln32_fu_151_p3 SOURCE pynq_pooling/source/pooling.cpp:32 VARIABLE select_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} image_pooling {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_U SOURCE pynq_pooling/source/pooling.cpp:58 VARIABLE linebuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME linebuf_1_U SOURCE pynq_pooling/source/pooling.cpp:58 VARIABLE linebuf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln65_fu_344_p3 SOURCE pynq_pooling/source/pooling.cpp:65 VARIABLE select_ln65 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME row_fu_371_p3 SOURCE pynq_pooling/source/pooling.cpp:68 VARIABLE row LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_fu_383_p2 SOURCE pynq_pooling/source/pooling.cpp:77 VARIABLE and_ln77 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_388_p2 SOURCE pynq_pooling/source/pooling.cpp:68 VARIABLE add_ln68_1 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_394_p2 SOURCE pynq_pooling/source/pooling.cpp:15 VARIABLE add_ln15 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln82_fu_414_p2 SOURCE pynq_pooling/source/pooling.cpp:82 VARIABLE icmp_ln82 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln82_1_fu_429_p2 SOURCE pynq_pooling/source/pooling.cpp:82 VARIABLE icmp_ln82_1 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln82_fu_435_p2 SOURCE pynq_pooling/source/pooling.cpp:82 VARIABLE and_ln82 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_446_p2 SOURCE pynq_pooling/source/pooling.cpp:83 VARIABLE out_idx LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_459_p2 SOURCE pynq_pooling/source/pooling.cpp:84 VARIABLE add_ln84 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_470_p2 SOURCE pynq_pooling/source/pooling.cpp:85 VARIABLE add_ln85 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dst_col_1_fu_451_p2 SOURCE pynq_pooling/source/pooling.cpp:87 VARIABLE dst_col_1 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln88_fu_481_p2 SOURCE pynq_pooling/source/pooling.cpp:88 VARIABLE icmp_ln88 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_486_p2 SOURCE pynq_pooling/source/pooling.cpp:90 VARIABLE add_ln90 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME dst_col_fu_491_p3 SOURCE pynq_pooling/source/pooling.cpp:88 VARIABLE dst_col LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME dst_row_fu_498_p3 SOURCE pynq_pooling/source/pooling.cpp:88 VARIABLE dst_row LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_fu_523_p2 SOURCE pynq_pooling/source/pooling.cpp:70 VARIABLE col LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln70_fu_528_p2 SOURCE pynq_pooling/source/pooling.cpp:70 VARIABLE icmp_ln70 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_534_p2 SOURCE pynq_pooling/source/pooling.cpp:68 VARIABLE add_ln68 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_fu_539_p2 SOURCE pynq_pooling/source/pooling.cpp:68 VARIABLE icmp_ln68 LOOP LOOP_ROW_LOOP_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 4 URAM 0}} pooling_2x2 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.849 seconds; current allocated memory: 252.242 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for image_pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for image_pooling.
Execute       syn_report -model image_pooling -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
Command     autosyn done; 2.449 sec.
Command   csynth_design done; 16.235 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:16; Allocated memory: 68.605 MB.
Command ap_source done; 17.115 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/DevWorks/HAC/pynq_pooling/solution1 opened at Wed May 14 11:16:57 +0200 2025
Execute     ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.454 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.541 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=image_pooling 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
Execute     config_export -display_name=image_pooling 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
Execute     config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vendor=robert 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
Execute     config_export -vendor=robert 
Command   open_solution done; 0.583 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Command     create_platform done; 0.122 sec.
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.199 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
Execute   source ./pynq_pooling/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./pynq_pooling/solution1/directives.tcl
Execute     set_directive_top -name image_pooling image_pooling 
INFO: [HLS 200-1510] Running: set_directive_top -name image_pooling image_pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
Execute   export_design -rtl verilog -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo 
Execute     config_export -format=ip_catalog -output=C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor robert -display_name image_pooling
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=image_pooling xml_exists=0
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.rtl_wrap.cfg.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.rtl_wrap.cfg.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.rtl_wrap.cfg.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.tbgen.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.tbgen.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.tbgen.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to image_pooling
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=7 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='image_pooling_linebuf_RAM_AUTO_1R1W
image_pooling_linebuf_1_RAM_AUTO_1R1W
image_pooling_gmem_m_axi
image_pooling_control_s_axi
pooling_2x2_Block_entry_split_proc
pooling_2x2
image_pooling
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.tbgen.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.compgen.dataonly.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.compgen.dataonly.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.rtl_wrap.cfg.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.compgen.dataonly.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2_Block_entry_split_proc.tbgen.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/pooling_2x2.tbgen.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.tbgen.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.constraint.tcl 
Execute     sc_get_clocks image_pooling 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.constraint.tcl 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/image_pooling.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/DevWorks/HAC/pynq_pooling/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/DevWorks/HAC/pynq_pooling/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s pynq_pooling/ip_repo/export.zip 
INFO: [HLS 200-802] Generated output file pynq_pooling/ip_repo/export.zip
Command   export_design done; 20.153 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:20; Allocated memory: 6.023 MB.
Command ap_source done; 21.011 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/DevWorks/HAC/pynq_pooling/solution1 opened at Wed May 14 14:53:36 +0200 2025
Execute     ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.168 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.106 sec.
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.41 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.612 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=image_pooling 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=image_pooling
Execute     config_export -display_name=image_pooling 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo
Execute     config_export -output=C:/DevWorks/HAC/pynq_pooling/ip_repo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vendor=robert 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=robert
Execute     config_export -vendor=robert 
Command   open_solution done; 1.772 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Command     create_platform done; 0.238 sec.
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.384 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
INFO: [HLS 200-1510] Running: config_export -display_name image_pooling -format ip_catalog -output C:/DevWorks/HAC/pynq_pooling/ip_repo -rtl verilog -vendor robert 
Execute   source ./pynq_pooling/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./pynq_pooling/solution1/directives.tcl
Execute     set_directive_top -name image_pooling image_pooling 
INFO: [HLS 200-1510] Running: set_directive_top -name image_pooling image_pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
Execute   csim_design -clean -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/DevWorks/HAC/pynq_pooling/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.555 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 12.025 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:12; Allocated memory: 0.535 MB.
Command ap_source done; 14.451 sec.
Execute cleanup_all 
