{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663632002402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663632002406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 19 21:00:02 2022 " "Processing started: Mon Sep 19 21:00:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663632002406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663632002406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663632002406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663632003043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663632003043 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab1/Somador.bdf " "Can't analyze file -- file Lab1/Somador.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663632011200 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab1/Som4Digitos.bdf " "Can't analyze file -- file Lab1/Som4Digitos.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663632011216 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab1/Inv7.bdf " "Can't analyze file -- file Lab1/Inv7.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663632011216 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab1/5or.bdf " "Can't analyze file -- file Lab1/5or.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663632011216 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab1/Decodificador7Seg.bdf " "Can't analyze file -- file Lab1/Decodificador7Seg.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663632011216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "Lab2.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/Lab2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663632011232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663632011232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663632011263 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec7inv.bdf 1 1 " "Using design file dec7inv.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7Inv " "Found entity 1: Dec7Inv" {  } { { "dec7inv.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/dec7inv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663632011310 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663632011310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec7Inv Dec7Inv:inst " "Elaborating entity \"Dec7Inv\" for hierarchy \"Dec7Inv:inst\"" {  } { { "Lab2.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/Lab2.bdf" { { -16 960 1056 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663632011310 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inv7.bdf 1 1 " "Using design file inv7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Inv7 " "Found entity 1: Inv7" {  } { { "inv7.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/inv7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663632011325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663632011325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inv7 Dec7Inv:inst\|Inv7:inst " "Elaborating entity \"Inv7\" for hierarchy \"Dec7Inv:inst\|Inv7:inst\"" {  } { { "dec7inv.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/dec7inv.bdf" { { 152 520 616 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663632011325 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador7seg.bdf 1 1 " "Using design file decodificador7seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador7Seg " "Found entity 1: Decodificador7Seg" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/decodificador7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663632011356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663632011356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador7Seg Dec7Inv:inst\|Decodificador7Seg:inst2 " "Elaborating entity \"Decodificador7Seg\" for hierarchy \"Dec7Inv:inst\|Decodificador7Seg:inst2\"" {  } { { "dec7inv.bdf" "inst2" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/dec7inv.bdf" { { 152 400 496 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663632011356 ""}
{ "Warning" "WSGN_SEARCH_FILE" "5or.bdf 1 1 " "Using design file 5or.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5or " "Found entity 1: 5or" {  } { { "5or.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/5or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663632011372 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663632011372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5or Dec7Inv:inst\|Decodificador7Seg:inst2\|5or:inst51 " "Elaborating entity \"5or\" for hierarchy \"Dec7Inv:inst\|Decodificador7Seg:inst2\|5or:inst51\"" {  } { { "decodificador7seg.bdf" "inst51" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/decodificador7seg.bdf" { { 488 752 848 616 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663632011372 ""}
{ "Warning" "WSGN_SEARCH_FILE" "som4digitos.bdf 1 1 " "Using design file som4digitos.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Som4Digitos " "Found entity 1: Som4Digitos" {  } { { "som4digitos.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/som4digitos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663632011528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663632011528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Som4Digitos Som4Digitos:inst46 " "Elaborating entity \"Som4Digitos\" for hierarchy \"Som4Digitos:inst46\"" {  } { { "Lab2.bdf" "inst46" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/Lab2.bdf" { { -264 1088 1184 -72 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663632011528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador.bdf 1 1 " "Using design file somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "somador.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663632011544 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663632011544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador Som4Digitos:inst46\|Somador:inst " "Elaborating entity \"Somador\" for hierarchy \"Som4Digitos:inst46\|Somador:inst\"" {  } { { "som4digitos.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/som4digitos.bdf" { { 240 928 1024 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663632011560 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Dec7Inv:inst4\|Decodificador7Seg:inst2\|inst4\" " "Converted tri-state node feeding \"Dec7Inv:inst4\|Decodificador7Seg:inst2\|inst4\" into a selector" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/decodificador7seg.bdf" { { 16 544 608 64 "inst4" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1663632011731 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Dec7Inv:inst4\|Decodificador7Seg:inst2\|inst5\" " "Converted tri-state node feeding \"Dec7Inv:inst4\|Decodificador7Seg:inst2\|inst5\" into a selector" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/decodificador7seg.bdf" { { 80 544 608 128 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1663632011731 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Dec7Inv:inst4\|Decodificador7Seg:inst2\|inst8\" " "Converted tri-state node feeding \"Dec7Inv:inst4\|Decodificador7Seg:inst2\|inst8\" into a selector" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/decodificador7seg.bdf" { { 272 544 608 320 "inst8" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1663632011731 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Dec7Inv:inst4\|Decodificador7Seg:inst2\|inst5\" " "Converted tri-state node feeding \"Dec7Inv:inst4\|Decodificador7Seg:inst2\|inst5\" into a selector" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/decodificador7seg.bdf" { { 80 544 608 128 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1663632011731 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Dec7Inv:inst105\|Decodificador7Seg:inst2\|inst4\" " "Converted tri-state node feeding \"Dec7Inv:inst105\|Decodificador7Seg:inst2\|inst4\" into a selector" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/decodificador7seg.bdf" { { 16 544 608 64 "inst4" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1663632011731 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Dec7Inv:inst105\|Decodificador7Seg:inst2\|inst5\" " "Converted tri-state node feeding \"Dec7Inv:inst105\|Decodificador7Seg:inst2\|inst5\" into a selector" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/decodificador7seg.bdf" { { 80 544 608 128 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1663632011731 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Dec7Inv:inst105\|Decodificador7Seg:inst2\|inst8\" " "Converted tri-state node feeding \"Dec7Inv:inst105\|Decodificador7Seg:inst2\|inst8\" into a selector" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/decodificador7seg.bdf" { { 272 544 608 320 "inst8" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1663632011731 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Dec7Inv:inst105\|Decodificador7Seg:inst2\|inst5\" " "Converted tri-state node feeding \"Dec7Inv:inst105\|Decodificador7Seg:inst2\|inst5\" into a selector" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab1/decodificador7seg.bdf" { { 80 544 608 128 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1663632011731 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1663632011731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663632012091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663632012497 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663632012497 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663632012528 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663632012528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663632012528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663632012528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663632012544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 19 21:00:12 2022 " "Processing ended: Mon Sep 19 21:00:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663632012544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663632012544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663632012544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663632012544 ""}
