{"vcs1":{"timestamp_begin":1753754272.751762948, "rt":14.12, "ut":14.48, "st":0.65}}
{"vcselab":{"timestamp_begin":1753754287.049517971, "rt":0.41, "ut":0.29, "st":0.12}}
{"link":{"timestamp_begin":1753754287.591536892, "rt":0.71, "ut":0.44, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1753754270.967146518}
{"VCS_COMP_START_TIME": 1753754270.967146518}
{"VCS_COMP_END_TIME": 1753754288.613465818}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR +define+DUMP_FSDB -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 484660}}
{"vcselab": {"peak_mem": 183072}}
