Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 3cbfee302b5c4bb2a2459d7f71c23688 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot modulator_wrapper_timesim_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.modulator_wrapper_timesim_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "modulator_wrapper_timesim_tb_time_impl.sdf", for root module "modulator_wrapper_timesim_tb/modulatorwrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "modulator_wrapper_timesim_tb_time_impl.sdf", for root module "modulator_wrapper_timesim_tb/modulatorwrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.counter
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.frequency_trigger
Compiling module xil_defaultlib.frequency_trigger_0
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.modulator
Compiling module xil_defaultlib.modulator_wrapper
Compiling module xil_defaultlib.modulator_wrapper_timesim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot modulator_wrapper_timesim_tb_time_impl
