<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: FrontEnd Pages: 1 -->
<svg width="404pt" height="572pt"
 viewBox="0.00 0.00 404.00 572.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 568)">
<title>FrontEnd</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-568 400,-568 400,4 -4,4"/>
<!-- Modeling_SLH -->
<g id="node1" class="node">
<title>Modeling_SLH</title>
<polygon fill="none" stroke="black" points="172,-525.5 172,-563.5 396,-563.5 396,-525.5 172,-525.5"/>
<text text-anchor="middle" x="284" y="-548.3" font-family="Times,serif" font-size="14.00">Modeling System Level of Hardware </text>
<text text-anchor="middle" x="284" y="-533.3" font-family="Times,serif" font-size="14.00">(Emacs)</text>
</g>
<!-- Simulating_SLH -->
<g id="node2" class="node">
<title>Simulating_SLH</title>
<polygon fill="none" stroke="black" points="24.5,-450.5 24.5,-488.5 255.5,-488.5 255.5,-450.5 24.5,-450.5"/>
<text text-anchor="middle" x="140" y="-473.3" font-family="Times,serif" font-size="14.00">Simulating System Level of Hardware </text>
<text text-anchor="middle" x="140" y="-458.3" font-family="Times,serif" font-size="14.00">(Verilator)</text>
</g>
<!-- Modeling_SLH&#45;&gt;Simulating_SLH -->
<g id="edge1" class="edge">
<title>Modeling_SLH&#45;&gt;Simulating_SLH</title>
<path fill="none" stroke="black" d="M248.4,-525.46C229.19,-515.72 205.29,-503.6 184.82,-493.22"/>
<polygon fill="black" stroke="black" points="186.19,-489.99 175.69,-488.59 183.02,-496.23 186.19,-489.99"/>
</g>
<!-- Verifying_SLH -->
<g id="node3" class="node">
<title>Verifying_SLH</title>
<polygon fill="none" stroke="black" points="36,-375.5 36,-413.5 258,-413.5 258,-375.5 36,-375.5"/>
<text text-anchor="middle" x="147" y="-398.3" font-family="Times,serif" font-size="14.00">Verifying System Level of Hardware </text>
<text text-anchor="middle" x="147" y="-383.3" font-family="Times,serif" font-size="14.00">(OSVVM / UVM)</text>
</g>
<!-- Simulating_SLH&#45;&gt;Verifying_SLH -->
<g id="edge2" class="edge">
<title>Simulating_SLH&#45;&gt;Verifying_SLH</title>
<path fill="none" stroke="black" d="M141.73,-450.46C142.5,-442.38 143.44,-432.68 144.3,-423.68"/>
<polygon fill="black" stroke="black" points="147.79,-423.88 145.27,-413.59 140.83,-423.21 147.79,-423.88"/>
</g>
<!-- Verifying_SLH&#45;&gt;Modeling_SLH -->
<g id="edge8" class="edge">
<title>Verifying_SLH&#45;&gt;Modeling_SLH</title>
<path fill="none" stroke="black" d="M212.49,-413.56C231.61,-421.8 250.87,-433.53 264,-450 278.64,-468.38 283.21,-495.02 284.36,-515.17"/>
<polygon fill="black" stroke="black" points="280.87,-515.44 284.69,-525.32 287.87,-515.21 280.87,-515.44"/>
</g>
<!-- Describing_RTL -->
<g id="node4" class="node">
<title>Describing_RTL</title>
<polygon fill="none" stroke="black" points="5,-300.5 5,-338.5 289,-338.5 289,-300.5 5,-300.5"/>
<text text-anchor="middle" x="147" y="-323.3" font-family="Times,serif" font-size="14.00">Describing Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="147" y="-308.3" font-family="Times,serif" font-size="14.00">(Emacs)</text>
</g>
<!-- Verifying_SLH&#45;&gt;Describing_RTL -->
<g id="edge3" class="edge">
<title>Verifying_SLH&#45;&gt;Describing_RTL</title>
<path fill="none" stroke="black" d="M147,-375.46C147,-367.38 147,-357.68 147,-348.68"/>
<polygon fill="black" stroke="black" points="150.5,-348.59 147,-338.59 143.5,-348.59 150.5,-348.59"/>
</g>
<!-- Simulating_RTL -->
<g id="node5" class="node">
<title>Simulating_RTL</title>
<polygon fill="none" stroke="black" points="5,-225.5 5,-263.5 289,-263.5 289,-225.5 5,-225.5"/>
<text text-anchor="middle" x="147" y="-248.3" font-family="Times,serif" font-size="14.00">Simulating Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="147" y="-233.3" font-family="Times,serif" font-size="14.00">(GHDL / Icarus Verilog)</text>
</g>
<!-- Describing_RTL&#45;&gt;Simulating_RTL -->
<g id="edge4" class="edge">
<title>Describing_RTL&#45;&gt;Simulating_RTL</title>
<path fill="none" stroke="black" d="M147,-300.46C147,-292.38 147,-282.68 147,-273.68"/>
<polygon fill="black" stroke="black" points="150.5,-273.59 147,-263.59 143.5,-273.59 150.5,-273.59"/>
</g>
<!-- Synthesizing_RTL -->
<g id="node6" class="node">
<title>Synthesizing_RTL</title>
<polygon fill="none" stroke="black" points="0,-150.5 0,-188.5 294,-188.5 294,-150.5 0,-150.5"/>
<text text-anchor="middle" x="147" y="-173.3" font-family="Times,serif" font-size="14.00">Synthesizing Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="147" y="-158.3" font-family="Times,serif" font-size="14.00">(Yosys)</text>
</g>
<!-- Simulating_RTL&#45;&gt;Synthesizing_RTL -->
<g id="edge5" class="edge">
<title>Simulating_RTL&#45;&gt;Synthesizing_RTL</title>
<path fill="none" stroke="black" d="M147,-225.46C147,-217.38 147,-207.68 147,-198.68"/>
<polygon fill="black" stroke="black" points="150.5,-198.59 147,-188.59 143.5,-198.59 150.5,-198.59"/>
</g>
<!-- Optimizing_RTL -->
<g id="node7" class="node">
<title>Optimizing_RTL</title>
<polygon fill="none" stroke="black" points="5.5,-75.5 5.5,-113.5 292.5,-113.5 292.5,-75.5 5.5,-75.5"/>
<text text-anchor="middle" x="149" y="-98.3" font-family="Times,serif" font-size="14.00">Optimizing Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="149" y="-83.3" font-family="Times,serif" font-size="14.00">(ABC)</text>
</g>
<!-- Synthesizing_RTL&#45;&gt;Optimizing_RTL -->
<g id="edge6" class="edge">
<title>Synthesizing_RTL&#45;&gt;Optimizing_RTL</title>
<path fill="none" stroke="black" d="M147.49,-150.46C147.72,-142.38 147.98,-132.68 148.23,-123.68"/>
<polygon fill="black" stroke="black" points="151.73,-123.68 148.5,-113.59 144.73,-123.49 151.73,-123.68"/>
</g>
<!-- Verifying_RTL -->
<g id="node8" class="node">
<title>Verifying_RTL</title>
<polygon fill="none" stroke="black" points="97.5,-0.5 97.5,-38.5 372.5,-38.5 372.5,-0.5 97.5,-0.5"/>
<text text-anchor="middle" x="235" y="-23.3" font-family="Times,serif" font-size="14.00">Verifying Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="235" y="-8.3" font-family="Times,serif" font-size="14.00">(SymbiYosys)</text>
</g>
<!-- Optimizing_RTL&#45;&gt;Verifying_RTL -->
<g id="edge7" class="edge">
<title>Optimizing_RTL&#45;&gt;Verifying_RTL</title>
<path fill="none" stroke="black" d="M170.26,-75.46C181.01,-66.33 194.22,-55.12 205.9,-45.2"/>
<polygon fill="black" stroke="black" points="208.33,-47.73 213.69,-38.59 203.8,-42.39 208.33,-47.73"/>
</g>
<!-- Verifying_RTL&#45;&gt;Modeling_SLH -->
<g id="edge9" class="edge">
<title>Verifying_RTL&#45;&gt;Modeling_SLH</title>
<path fill="none" stroke="black" d="M265.39,-38.5C278.56,-47.8 293,-60.29 302,-75 324.19,-111.24 322,-126 322,-168.5 322,-395.5 322,-395.5 322,-395.5 322,-438.45 306.8,-486.27 295.63,-515.62"/>
<polygon fill="black" stroke="black" points="292.26,-514.61 291.87,-525.2 298.78,-517.17 292.26,-514.61"/>
</g>
</g>
</svg>
