!(image1) [https://github.com/Anant-7565/asic-design-class/blob/main/Lab%20Screenshots/1.jpg]
