{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504706384535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504706384536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  6 15:59:44 2017 " "Processing started: Wed Sep  6 15:59:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504706384536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504706384536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504706384536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1504706384835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1504706384835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/accumulator/accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/accumulator/accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-behavior " "Found design unit 1: accumulator-behavior" {  } { { "../accumulator/accumulator.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/accumulator/accumulator.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504706405848 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../accumulator/accumulator.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/accumulator/accumulator.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504706405848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504706405848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504706405849 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504706405849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504706405849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux21/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux21/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-behavior " "Found design unit 1: mux21-behavior" {  } { { "../mux21/mux21.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux21/mux21.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504706405850 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "../mux21/mux21.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux21/mux21.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504706405850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504706405850 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 ../mux41/mux41.vhd " "Entity \"mux41\" obtained from \"../mux41/mux41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../mux41/mux41.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux41/mux41.vhd" 11 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1504706405851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux41/mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux41/mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-behavioral " "Found design unit 1: mux41-behavioral" {  } { { "../mux41/mux41.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux41/mux41.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504706405851 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "../mux41/mux41.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux41/mux41.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504706405851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504706405851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/status_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/status_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_reg-behavioural " "Found design unit 1: status_reg-behavioural" {  } { { "../status_reg/status_reg.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/status_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504706405852 ""} { "Info" "ISGN_ENTITY_NAME" "1 status_reg " "Found entity 1: status_reg" {  } { { "../status_reg/status_reg.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/status_reg.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504706405852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504706405852 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.bdf 1 1 " "Using design file datapath.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504706406087 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1504706406087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1504706406088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_reg status_reg:inst4 " "Elaborating entity \"status_reg\" for hierarchy \"status_reg:inst4\"" {  } { { "datapath.bdf" "inst4" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 456 744 872 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504706406100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst5 " "Elaborating entity \"alu\" for hierarchy \"alu:inst5\"" {  } { { "datapath.bdf" "inst5" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 440 328 528 552 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504706406101 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(43) " "VHDL Process Statement warning at alu.vhd(43): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406112 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(43) " "VHDL Process Statement warning at alu.vhd(43): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406112 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(58) " "VHDL Process Statement warning at alu.vhd(58): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406112 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(58) " "VHDL Process Statement warning at alu.vhd(58): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(72) " "VHDL Process Statement warning at alu.vhd(72): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(72) " "VHDL Process Statement warning at alu.vhd(72): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(100) " "VHDL Process Statement warning at alu.vhd(100): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(100) " "VHDL Process Statement warning at alu.vhd(100): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(113) " "VHDL Process Statement warning at alu.vhd(113): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(113) " "VHDL Process Statement warning at alu.vhd(113): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(118) " "VHDL Process Statement warning at alu.vhd(118): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(130) " "VHDL Process Statement warning at alu.vhd(130): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(156) " "VHDL Process Statement warning at alu.vhd(156): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(178) " "VHDL Process Statement warning at alu.vhd(178): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(178) " "VHDL Process Statement warning at alu.vhd(178): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(199) " "VHDL Process Statement warning at alu.vhd(199): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(220) " "VHDL Process Statement warning at alu.vhd(220): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(240) " "VHDL Process Statement warning at alu.vhd(240): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(270) " "VHDL Process Statement warning at alu.vhd(270): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(296) " "VHDL Process Statement warning at alu.vhd(296): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(316) " "VHDL Process Statement warning at alu.vhd(316): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(316) " "VHDL Process Statement warning at alu.vhd(316): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(336) " "VHDL Process Statement warning at alu.vhd(336): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(356) " "VHDL Process Statement warning at alu.vhd(356): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(356) " "VHDL Process Statement warning at alu.vhd(356): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(369) " "VHDL Process Statement warning at alu.vhd(369): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(369) " "VHDL Process Statement warning at alu.vhd(369): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N alu.vhd(28) " "VHDL Process Statement warning at alu.vhd(28): inferring latch(es) for signal or variable \"N\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhd(28) " "VHDL Process Statement warning at alu.vhd(28): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhd(28) " "VHDL Process Statement warning at alu.vhd(28): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp alu.vhd(28) " "VHDL Process Statement warning at alu.vhd(28): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1504706406113 "|datapath|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.vhd(28) " "Inferred latch for \"C\" at alu.vhd(28)" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504706406114 "|datapath|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhd(28) " "Inferred latch for \"Z\" at alu.vhd(28)" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504706406114 "|datapath|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N alu.vhd(28) " "Inferred latch for \"N\" at alu.vhd(28)" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504706406114 "|datapath|alu:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:inst2 " "Elaborating entity \"mux21\" for hierarchy \"mux21:inst2\"" {  } { { "datapath.bdf" "inst2" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 312 816 992 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504706406114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:inst6 " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:inst6\"" {  } { { "datapath.bdf" "inst6" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 208 600 784 320 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504706406115 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load accumulator.vhd(27) " "VHDL Process Statement warning at accumulator.vhd(27): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../accumulator/accumulator.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/accumulator/accumulator.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504706406122 "|datapath|accumulator:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 mux41:inst3 " "Elaborating entity \"mux41\" for hierarchy \"mux41:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 200 352 536 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504706406122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|N " "Latch alu:inst5\|N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "datapath.bdf" "" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 608 152 320 624 "opcode\[4..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1504706406874 ""}  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1504706406874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|C " "Latch alu:inst5\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "datapath.bdf" "" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 608 152 320 624 "opcode\[4..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1504706406874 ""}  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1504706406874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|Z " "Latch alu:inst5\|Z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "datapath.bdf" "" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 608 152 320 624 "opcode\[4..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1504706406874 ""}  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1504706406874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1504706407181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1504706409183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504706409183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "299 " "Implemented 299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1504706409533 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1504706409533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1504706409533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1504706409533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "975 " "Peak virtual memory: 975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504706409543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  6 16:00:09 2017 " "Processing ended: Wed Sep  6 16:00:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504706409543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504706409543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504706409543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504706409543 ""}
