../fpga.v
../fsic_clock.v
../../rtl/fsic.v
../../axilite_axis/rtl/axi_ctrl_logic.sv
../../axilite_axis/rtl/axil_axis.sv
../../axilite_axis/rtl/axilite_master.sv
../../axilite_axis/rtl/axilite_slave.sv
../../axilite_axis/rtl/axis_master.sv
../../axilite_axis/rtl/axis_slave.sv
../../axis_switch/rtl/sw_caravel.v
../../config_ctrl/rtl/config_ctrl.v
../../fsic_clkrst/rtl/fsic_clkrst.v
../../io_serdes/rtl/fsic_coreclk_phase_cnt.v
../../io_serdes/rtl/fsic_io_serdes_rx.v
../../io_serdes/rtl/io_serdes.v
../../logic_analyzer/rtl/LogicAnalyzer.v
../../logic_analyzer/rtl/Sram.v
../../mprj_io/rtl/fsic_mprj_io.v
../../user_subsys/rtl/user_subsys.v
../../user_subsys/axil_slav/rtl/axil_slav.v
../../user_subsys/axis_mstr/rtl/axis_mstr.v
../../user_subsys/axis_slav/rtl/axis_slav.v
../../user_subsys/irq_mux/rtl/irq_mux.v
../../user_subsys/la_mux/rtl/la_mux.v
../../user_subsys/user_prj/user_prj0/rtl/user_prj0.v
../../user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v
../../user_subsys/user_prj/user_prj0/rtl/spram.v
../../user_subsys/user_prj/user_prj1/rtl/user_prj1.v
../../user_subsys/user_prj/user_prj2/rtl/user_prj2.v
../../user_subsys/user_prj/user_prj3/rtl/user_prj3.v
