--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml IO_Handler_Top.twx IO_Handler_Top.ncd -o IO_Handler_Top.twr
IO_Handler_Top.pcf -ucf mojo.ucf

Design file:              IO_Handler_Top.ncd
Physical constraint file: IO_Handler_Top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.022ns.
--------------------------------------------------------------------------------

Paths for end point FSM/err_type (SLICE_X2Y48.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/n_state_1 (FF)
  Destination:          FSM/err_type (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.030ns (Levels of Logic = 4)
  Clock Path Skew:      0.043ns (0.623 - 0.580)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/n_state_1 to FSM/err_type
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y47.CQ       Tcko                  0.391   FSM/n_state_1
                                                       FSM/n_state_1
    SLICE_X3Y47.B1       net (fanout=5)        0.601   FSM/n_state_1
    SLICE_X3Y47.B        Tilo                  0.259   FSM/n_state_1
                                                       FSM/Mxor_state<7:1>_0_xo<0>1
    SLICE_X2Y48.A2       net (fanout=12)       0.598   FSM/state<1>
    SLICE_X2Y48.A        Tilo                  0.205   FSM/err_type
                                                       FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X2Y48.C1       net (fanout=5)        0.465   FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X2Y48.C        Tilo                  0.205   FSM/err_type
                                                       FSM/_n0311_inv21
    SLICE_X2Y48.D5       net (fanout=2)        0.208   FSM/_n0311_inv2
    SLICE_X2Y48.D        Tilo                  0.205   FSM/err_type
                                                       FSM/_n0311_inv1
    SLICE_X2Y48.CE       net (fanout=1)        0.558   FSM/_n0311_inv
    SLICE_X2Y48.CLK      Tceck                 0.335   FSM/err_type
                                                       FSM/err_type
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (1.600ns logic, 2.430ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/s_state_5 (FF)
  Destination:          FSM/err_type (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.287 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/s_state_5 to FSM/err_type
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.AQ       Tcko                  0.447   FSM/s_state_5
                                                       FSM/s_state_5
    SLICE_X0Y48.B2       net (fanout=16)       0.488   FSM/s_state_5
    SLICE_X0Y48.B        Tilo                  0.203   FSM/s_state_5
                                                       FSM/GND_6_o_state[7]_equal_48_o<7>1_SW0
    SLICE_X2Y48.A4       net (fanout=1)        0.425   N6
    SLICE_X2Y48.A        Tilo                  0.205   FSM/err_type
                                                       FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X2Y48.C1       net (fanout=5)        0.465   FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X2Y48.C        Tilo                  0.205   FSM/err_type
                                                       FSM/_n0311_inv21
    SLICE_X2Y48.D5       net (fanout=2)        0.208   FSM/_n0311_inv2
    SLICE_X2Y48.D        Tilo                  0.205   FSM/err_type
                                                       FSM/_n0311_inv1
    SLICE_X2Y48.CE       net (fanout=1)        0.558   FSM/_n0311_inv
    SLICE_X2Y48.CLK      Tceck                 0.335   FSM/err_type
                                                       FSM/err_type
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.600ns logic, 2.144ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/s_state_4 (FF)
  Destination:          FSM/err_type (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.646ns (Levels of Logic = 4)
  Clock Path Skew:      0.043ns (0.623 - 0.580)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/s_state_4 to FSM/err_type
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.AQ       Tcko                  0.447   FSM/s_state_4
                                                       FSM/s_state_4
    SLICE_X0Y47.B2       net (fanout=5)        0.473   FSM/s_state_4
    SLICE_X0Y47.B        Tilo                  0.203   FSM/s_state_4
                                                       FSM/Mxor_state<7:1>_3_xo<0>1
    SLICE_X2Y48.A6       net (fanout=9)        0.342   FSM/state<4>
    SLICE_X2Y48.A        Tilo                  0.205   FSM/err_type
                                                       FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X2Y48.C1       net (fanout=5)        0.465   FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X2Y48.C        Tilo                  0.205   FSM/err_type
                                                       FSM/_n0311_inv21
    SLICE_X2Y48.D5       net (fanout=2)        0.208   FSM/_n0311_inv2
    SLICE_X2Y48.D        Tilo                  0.205   FSM/err_type
                                                       FSM/_n0311_inv1
    SLICE_X2Y48.CE       net (fanout=1)        0.558   FSM/_n0311_inv
    SLICE_X2Y48.CLK      Tceck                 0.335   FSM/err_type
                                                       FSM/err_type
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (1.600ns logic, 2.046ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point FSM/serr (SLICE_X5Y48.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/n_state_1 (FF)
  Destination:          FSM/serr (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.677ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.616 - 0.580)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/n_state_1 to FSM/serr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y47.CQ       Tcko                  0.391   FSM/n_state_1
                                                       FSM/n_state_1
    SLICE_X3Y47.B1       net (fanout=5)        0.601   FSM/n_state_1
    SLICE_X3Y47.B        Tilo                  0.259   FSM/n_state_1
                                                       FSM/Mxor_state<7:1>_0_xo<0>1
    SLICE_X2Y48.A2       net (fanout=12)       0.598   FSM/state<1>
    SLICE_X2Y48.A        Tilo                  0.205   FSM/err_type
                                                       FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X2Y48.C1       net (fanout=5)        0.465   FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X2Y48.C        Tilo                  0.205   FSM/err_type
                                                       FSM/_n0311_inv21
    SLICE_X5Y48.CE       net (fanout=2)        0.658   FSM/_n0311_inv2
    SLICE_X5Y48.CLK      Tceck                 0.295   FSM/serr
                                                       FSM/serr
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.355ns logic, 2.322ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/s_state_5 (FF)
  Destination:          FSM/serr (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.280 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/s_state_5 to FSM/serr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.AQ       Tcko                  0.447   FSM/s_state_5
                                                       FSM/s_state_5
    SLICE_X0Y48.B2       net (fanout=16)       0.488   FSM/s_state_5
    SLICE_X0Y48.B        Tilo                  0.203   FSM/s_state_5
                                                       FSM/GND_6_o_state[7]_equal_48_o<7>1_SW0
    SLICE_X2Y48.A4       net (fanout=1)        0.425   N6
    SLICE_X2Y48.A        Tilo                  0.205   FSM/err_type
                                                       FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X2Y48.C1       net (fanout=5)        0.465   FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X2Y48.C        Tilo                  0.205   FSM/err_type
                                                       FSM/_n0311_inv21
    SLICE_X5Y48.CE       net (fanout=2)        0.658   FSM/_n0311_inv2
    SLICE_X5Y48.CLK      Tceck                 0.295   FSM/serr
                                                       FSM/serr
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (1.355ns logic, 2.036ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/s_state_4 (FF)
  Destination:          FSM/serr (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.293ns (Levels of Logic = 3)
  Clock Path Skew:      0.036ns (0.616 - 0.580)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/s_state_4 to FSM/serr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.AQ       Tcko                  0.447   FSM/s_state_4
                                                       FSM/s_state_4
    SLICE_X0Y47.B2       net (fanout=5)        0.473   FSM/s_state_4
    SLICE_X0Y47.B        Tilo                  0.203   FSM/s_state_4
                                                       FSM/Mxor_state<7:1>_3_xo<0>1
    SLICE_X2Y48.A6       net (fanout=9)        0.342   FSM/state<4>
    SLICE_X2Y48.A        Tilo                  0.205   FSM/err_type
                                                       FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X2Y48.C1       net (fanout=5)        0.465   FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X2Y48.C        Tilo                  0.205   FSM/err_type
                                                       FSM/_n0311_inv21
    SLICE_X5Y48.CE       net (fanout=2)        0.658   FSM/_n0311_inv2
    SLICE_X5Y48.CLK      Tceck                 0.295   FSM/serr
                                                       FSM/serr
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (1.355ns logic, 1.938ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point FSM/n_state_3 (SLICE_X3Y48.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/n_state_1 (FF)
  Destination:          FSM/n_state_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.623 - 0.580)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/n_state_1 to FSM/n_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y47.CQ       Tcko                  0.391   FSM/n_state_1
                                                       FSM/n_state_1
    SLICE_X3Y47.B1       net (fanout=5)        0.601   FSM/n_state_1
    SLICE_X3Y47.B        Tilo                  0.259   FSM/n_state_1
                                                       FSM/Mxor_state<7:1>_0_xo<0>1
    SLICE_X2Y48.A2       net (fanout=12)       0.598   FSM/state<1>
    SLICE_X2Y48.A        Tilo                  0.205   FSM/err_type
                                                       FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X3Y48.B1       net (fanout=5)        0.444   FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X3Y48.B        Tilo                  0.259   FSM/n_state_3
                                                       FSM/_n0385_inv1
    SLICE_X3Y48.CE       net (fanout=1)        0.446   FSM/_n0385_inv
    SLICE_X3Y48.CLK      Tceck                 0.295   FSM/n_state_3
                                                       FSM/n_state_3
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (1.409ns logic, 2.089ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/s_state_5 (FF)
  Destination:          FSM/n_state_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.212ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.287 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/s_state_5 to FSM/n_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.AQ       Tcko                  0.447   FSM/s_state_5
                                                       FSM/s_state_5
    SLICE_X0Y48.B2       net (fanout=16)       0.488   FSM/s_state_5
    SLICE_X0Y48.B        Tilo                  0.203   FSM/s_state_5
                                                       FSM/GND_6_o_state[7]_equal_48_o<7>1_SW0
    SLICE_X2Y48.A4       net (fanout=1)        0.425   N6
    SLICE_X2Y48.A        Tilo                  0.205   FSM/err_type
                                                       FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X3Y48.B1       net (fanout=5)        0.444   FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X3Y48.B        Tilo                  0.259   FSM/n_state_3
                                                       FSM/_n0385_inv1
    SLICE_X3Y48.CE       net (fanout=1)        0.446   FSM/_n0385_inv
    SLICE_X3Y48.CLK      Tceck                 0.295   FSM/n_state_3
                                                       FSM/n_state_3
    -------------------------------------------------  ---------------------------
    Total                                      3.212ns (1.409ns logic, 1.803ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/s_state_4 (FF)
  Destination:          FSM/n_state_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.114ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.623 - 0.580)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FSM/s_state_4 to FSM/n_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.AQ       Tcko                  0.447   FSM/s_state_4
                                                       FSM/s_state_4
    SLICE_X0Y47.B2       net (fanout=5)        0.473   FSM/s_state_4
    SLICE_X0Y47.B        Tilo                  0.203   FSM/s_state_4
                                                       FSM/Mxor_state<7:1>_3_xo<0>1
    SLICE_X2Y48.A6       net (fanout=9)        0.342   FSM/state<4>
    SLICE_X2Y48.A        Tilo                  0.205   FSM/err_type
                                                       FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X3Y48.B1       net (fanout=5)        0.444   FSM/GND_6_o_state[7]_equal_48_o<7>1
    SLICE_X3Y48.B        Tilo                  0.259   FSM/n_state_3
                                                       FSM/_n0385_inv1
    SLICE_X3Y48.CE       net (fanout=1)        0.446   FSM/_n0385_inv
    SLICE_X3Y48.CLK      Tceck                 0.295   FSM/n_state_3
                                                       FSM/n_state_3
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (1.409ns logic, 1.705ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point FSM/s_state_5 (SLICE_X0Y48.CE), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FSM/n_state_3 (FF)
  Destination:          FSM/s_state_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.121 - 0.117)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FSM/n_state_3 to FSM/s_state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y48.AQ       Tcko                  0.198   FSM/n_state_3
                                                       FSM/n_state_3
    SLICE_X0Y48.C6       net (fanout=5)        0.135   FSM/n_state_3
    SLICE_X0Y48.C        Tilo                  0.156   FSM/s_state_5
                                                       FSM/_n0368_inv1
    SLICE_X0Y48.CE       net (fanout=1)        0.010   FSM/_n0368_inv
    SLICE_X0Y48.CLK      Tckce       (-Th)     0.092   FSM/s_state_5
                                                       FSM/s_state_5
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.262ns logic, 0.145ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FSM/s_state_5 (FF)
  Destination:          FSM/s_state_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FSM/s_state_5 to FSM/s_state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.AQ       Tcko                  0.234   FSM/s_state_5
                                                       FSM/s_state_5
    SLICE_X0Y48.C3       net (fanout=16)       0.203   FSM/s_state_5
    SLICE_X0Y48.C        Tilo                  0.156   FSM/s_state_5
                                                       FSM/_n0368_inv1
    SLICE_X0Y48.CE       net (fanout=1)        0.010   FSM/_n0368_inv
    SLICE_X0Y48.CLK      Tckce       (-Th)     0.092   FSM/s_state_5
                                                       FSM/s_state_5
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.298ns logic, 0.213ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FSM/s_state_2 (FF)
  Destination:          FSM/s_state_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.715ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.406 - 0.338)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FSM/s_state_2 to FSM/s_state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.CMUX     Tshcko                0.238   FSM/s_state_3
                                                       FSM/s_state_2
    SLICE_X0Y48.C1       net (fanout=6)        0.403   FSM/s_state_2
    SLICE_X0Y48.C        Tilo                  0.156   FSM/s_state_5
                                                       FSM/_n0368_inv1
    SLICE_X0Y48.CE       net (fanout=1)        0.010   FSM/_n0368_inv
    SLICE_X0Y48.CLK      Tckce       (-Th)     0.092   FSM/s_state_5
                                                       FSM/s_state_5
    -------------------------------------------------  ---------------------------
    Total                                      0.715ns (0.302ns logic, 0.413ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point FSM/n_state_3 (SLICE_X3Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FSM/n_state_3 (FF)
  Destination:          FSM/n_state_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FSM/n_state_3 to FSM/n_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y48.AQ       Tcko                  0.198   FSM/n_state_3
                                                       FSM/n_state_3
    SLICE_X3Y48.A6       net (fanout=5)        0.028   FSM/n_state_3
    SLICE_X3Y48.CLK      Tah         (-Th)    -0.215   FSM/n_state_3
                                                       FSM/n_state[3]_INV_47_o1_INV_0
                                                       FSM/n_state_3
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point FSM/serr (SLICE_X5Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FSM/serr (FF)
  Destination:          FSM/serr (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FSM/serr to FSM/serr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.AQ       Tcko                  0.198   FSM/serr
                                                       FSM/serr
    SLICE_X5Y48.A6       net (fanout=21)       0.048   FSM/serr
    SLICE_X5Y48.CLK      Tah         (-Th)    -0.215   FSM/serr
                                                       FSM/serr_INV_45_o1_INV_0
                                                       FSM/serr
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.413ns logic, 0.048ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: FSM/s_state_3/CLK
  Logical resource: FSM/s_state_2/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: FSM/s_state_3/SR
  Logical resource: FSM/s_state_2/SR
  Location pin: SLICE_X2Y47.SR
  Clock network: g_rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.022|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 78 paths, 0 nets, and 66 connections

Design statistics:
   Minimum period:   4.022ns{1}   (Maximum frequency: 248.633MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 12 15:12:08 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



