Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Tue Sep 10 15:33:02 2024
| Host              : GramForGram running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file cable_delay_tester_wrapper_clock_utilization_routed.rpt
| Design            : cable_delay_tester_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
| Design State      : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Clock Region Cell Placement per Global Clock: Region X1Y0
14. Clock Region Cell Placement per Global Clock: Region X2Y0
15. Clock Region Cell Placement per Global Clock: Region X0Y1
16. Clock Region Cell Placement per Global Clock: Region X1Y1
17. Clock Region Cell Placement per Global Clock: Region X2Y1
18. Clock Region Cell Placement per Global Clock: Region X2Y2
19. Clock Region Cell Placement per Global Clock: Region X0Y3
20. Clock Region Cell Placement per Global Clock: Region X1Y3

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    4 |       112 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        16 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        32 |   0 |            0 |      0 |
| BUFG_GT    |    0 |        96 |   0 |            0 |      0 |
| BUFG_PS    |    1 |        96 |   0 |            0 |      0 |
| MMCM       |    1 |         4 |   0 |            0 |      0 |
| PLL        |    0 |         8 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Clock Low Fanout | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                               | Driver Pin                                                                         | Net                                                     |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y77 | X0Y3         | X1Y1 |                   |                  |                 6 |        5505 |               1 |       10.000 | clk_pl_0                                                                                            | cable_delay_tester_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O        | cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0     |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y89  | X1Y3         | X1Y0 |                   |                  |                 2 |        1666 |               2 |       25.632 | clk_39M_cable_delay_tester_clk_wiz_0_0                                                              | cable_delay_tester_i/clk_wiz_0/inst/clkout2_buf/O                                  | cable_delay_tester_i/clk_wiz_0/inst/clk_39M             |
| g2        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y14  | X1Y0         | X2Y1 |                   |                  |                 2 |         469 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O               | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |
| g3        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y76  | X1Y3         | X1Y0 |                   |                  |                 2 |         130 |               2 |       55.565 | clk_18M_cable_delay_tester_clk_wiz_0_0                                                              | cable_delay_tester_i/clk_wiz_0/inst/clkout1_buf/O                                  | cable_delay_tester_i/clk_wiz_0/inst/clk_18M             |
| g4        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y26  | X1Y1         | X1Y1 | n/a               |                  |                 2 |           0 |            1205 |          n/a | n/a                                                                                                 | cable_delay_tester_i/reset_rhs/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0] |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin    | Constraint | Site             | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                        | Driver Pin                                                                                 | Net                                                                        |
+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[0]       | None       | PS8_X0Y0         | X0Y1         |           1 |               0 |              10.000 | clk_pl_0                                                                                            | cable_delay_tester_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]                                 | cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]           |
| src1      | g1        | MMCME4_ADV/CLKOUT1 | None       | MMCM_X0Y3        | X1Y3         |           1 |               0 |              25.632 | clk_39M_cable_delay_tester_clk_wiz_0_0                                                              | cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1                                | cable_delay_tester_i/clk_wiz_0/inst/clk_39M_cable_delay_tester_clk_wiz_0_0 |
| src2      | g2        | BSCANE2/TCK        | None       | CONFIG_SITE_X0Y0 | X2Y2         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK          |
| src3      | g3        | MMCME4_ADV/CLKOUT0 | None       | MMCM_X0Y3        | X1Y3         |           1 |               0 |              55.565 | clk_18M_cable_delay_tester_clk_wiz_0_0                                                              | cable_delay_tester_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0                                | cable_delay_tester_i/clk_wiz_0/inst/clk_18M_cable_delay_tester_clk_wiz_0_0 |
| src4      | g4        | FDRE/Q             | None       | SLICE_X28Y48     | X1Y0         |           1 |               0 |                     |                                                                                                     | cable_delay_tester_i/reset_rhs/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q                    | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0]_bufg_place         |
+-----------+-----------+--------------------+------------+------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |    BUFG_PS    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |     4 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y0              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y1              |     1 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |     2 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y3              |     1 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     1 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     1 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     1 |     1 |     0 |     2 |
| X2Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   22080 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y0              |      4 |      24 |   2056 |   17280 |    163 |    5280 |     18 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y0              |      3 |      24 |   2321 |   19200 |     19 |    2880 |     11 |      48 |      0 |      16 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y1              |      1 |      24 |      9 |   22080 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y1              |      2 |      24 |   1824 |   17280 |     78 |    5280 |     13 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y1              |      2 |      24 |    906 |   19200 |      6 |    2880 |      0 |      48 |      0 |      16 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y2              |      0 |      24 |      0 |   22080 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   17280 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y2              |      1 |      24 |    159 |   19200 |      0 |    2880 |      0 |      48 |      0 |      16 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y3              |      1 |      24 |      0 |   22080 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y3              |      1 |      24 |      3 |   17280 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   19200 |      0 |    2880 |      0 |      48 |      0 |      16 |      0 |      24 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+
|    | X0 | X1 | X2 |
+----+----+----+----+
| Y3 |  1 |  2 |  0 |
| Y2 |  0 |  0 |  0 |
| Y1 |  0 |  1 |  0 |
| Y0 |  0 |  1 |  0 |
+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    2 |    24 |  8.33 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |    4 |    24 | 16.67 |
| X2Y0              |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |
| X2Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |
| X2Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------+
| g0        | BUFG_PS/O       | X0Y3              | clk_pl_0 |      10.000 | {0.000 5.000} | X1Y1     |        5305 |        0 |              1 |        0 | cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----------+-------+-----------------------+
|    | X0     | X1       | X2    | HORIZONTAL PROG DELAY |
+----+--------+----------+-------+-----------------------+
| Y3 |  (D) 0 |        4 |     0 |                     0 |
| Y2 |      0 |        0 |     0 |                     - |
| Y1 |     10 | (R) 1840 |   602 |                     1 |
| Y0 |      0 |     1381 |  1469 |                     0 |
+----+--------+----------+-------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                  | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                         |
+-----------+-----------------+-------------------+----------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| g1        | BUFGCE/O        | X1Y3              | clk_39M_cable_delay_tester_clk_wiz_0_0 |      25.632 | {0.000 12.816} | X1Y0     |        1668 |        0 |              0 |        0 | cable_delay_tester_i/clk_wiz_0/inst/clk_39M |
+-----------+-----------------+-------------------+----------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+------+-----------------------+
|    | X0 | X1      | X2   | HORIZONTAL PROG DELAY |
+----+----+---------+------+-----------------------+
| Y3 |  0 |   (D) 0 |    0 |                     - |
| Y2 |  0 |       0 |    0 |                     - |
| Y1 |  0 |       0 |    0 |                     - |
| Y0 |  0 | (R) 788 |  880 |                     0 |
+----+----+---------+------+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g2        | BUFGCE/O        | X1Y0              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X2Y1     |         469 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+--------+---------+-----------------------+
|    | X0 | X1     | X2      | HORIZONTAL PROG DELAY |
+----+----+--------+---------+-----------------------+
| Y3 |  0 |      0 |       0 |                     - |
| Y2 |  0 |      0 |     159 |                     0 |
| Y1 |  0 |      0 | (R) 310 |                     0 |
| Y0 |  0 |  (D) 0 |       0 |                     - |
+----+----+--------+---------+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                  | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                         |
+-----------+-----------------+-------------------+----------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
| g3        | BUFGCE/O        | X1Y3              | clk_18M_cable_delay_tester_clk_wiz_0_0 |      55.565 | {0.000 27.782} | X1Y0     |         132 |        0 |              0 |        0 | cable_delay_tester_i/clk_wiz_0/inst/clk_18M |
+-----------+-----------------+-------------------+----------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+--------+----+-----------------------+
|    | X0 | X1     | X2 | HORIZONTAL PROG DELAY |
+----+----+--------+----+-----------------------+
| Y3 |  0 |  (D) 0 |  0 |                     - |
| Y2 |  0 |      0 |  0 |                     - |
| Y1 |  0 |     69 |  0 |                     0 |
| Y0 |  0 | (R) 63 |  0 |                     0 |
+----+----+--------+----+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                     |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------+
| g4        | BUFGCE/O        | X1Y1              |       |             |               | X1Y1     |        1205 |        0 |              0 |        0 | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----------+------+-----------------------+
|    | X0 | X1        | X2   | HORIZONTAL PROG DELAY |
+----+----+-----------+------+-----------------------+
| Y3 |  0 |         0 |    0 |                     - |
| Y2 |  0 |         0 |    0 |                     - |
| Y1 |  0 | (R) (D) 0 |    0 |                     - |
| Y0 |  0 |       626 |  579 |                     0 |
+----+----+-----------+------+-----------------------+


13. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |        1381 |               0 | 1210 |         162 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0     |
| g1        | 17    | BUFGCE/O        | None       |         786 |               2 |  785 |           2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/clk_wiz_0/inst/clk_39M             |
| g2+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |
| g3        | 4     | BUFGCE/O        | None       |          61 |               2 |   61 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/clk_wiz_0/inst/clk_18M             |
| g4        | 2     | BUFGCE/O        | None       |           0 |             626 |  626 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


14. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |        1469 |               0 | 1445 |          18 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0     |
| g1        | 17    | BUFGCE/O        | None       |         880 |               0 |  876 |           1 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/clk_wiz_0/inst/clk_39M             |
| g2+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |
| g4        | 2     | BUFGCE/O        | None       |           0 |             579 |  579 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


15. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |          10 |               0 |  9 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |        1840 |               0 | 1756 |          77 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0     |
| g1+       | 17    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/clk_wiz_0/inst/clk_39M             |
| g3        | 4     | BUFGCE/O        | None       |          69 |               0 |   68 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/clk_wiz_0/inst/clk_18M             |
| g4+       | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/reset_rhs/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


17. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |         602 |               0 | 599 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g2        | 14    | BUFGCE/O        | None       |         310 |               0 | 307 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


18. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------+
| g2        | 14    | BUFGCE/O        | None       |         159 |               0 | 159 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


19. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| g0+       | 5     | BUFG_PS/O       | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


20. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
| g0        | 5     | BUFG_PS/O       | None       |           3 |               1 |  3 |           0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | cable_delay_tester_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g1+       | 17    | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/clk_wiz_0/inst/clk_39M         |
| g3+       | 4     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | cable_delay_tester_i/clk_wiz_0/inst/clk_18M         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


