DESIGN chip_finish_icc
DIVIDER /
DELIMITER :
DESIGN_FLOW "PIN_CAP NONE" "NAME_SCOPE LOCAL"
TEMPERATURE 25
GLOBAL_TEMPERATURE 25
BUS_DELIMITER []
ESCAPE_SEPARATOR YES
SUBCKT YES
$TCAD_GRD_FILE /home/projects/vlsi/common/ee477/kits/wi18/saed-90nm/stdview/stdcells.typ.nxtgrd
$  TCAD_TIME_STAMP Thu May 26 12:09:43 2016
$  TCADGRD_VERSION 80

