
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//utmpdump_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015b0 <.init>:
  4015b0:	stp	x29, x30, [sp, #-16]!
  4015b4:	mov	x29, sp
  4015b8:	bl	401a50 <ferror@plt+0x60>
  4015bc:	ldp	x29, x30, [sp], #16
  4015c0:	ret

Disassembly of section .plt:

00000000004015d0 <_exit@plt-0x20>:
  4015d0:	stp	x16, x30, [sp, #-16]!
  4015d4:	adrp	x16, 414000 <ferror@plt+0x12610>
  4015d8:	ldr	x17, [x16, #4088]
  4015dc:	add	x16, x16, #0xff8
  4015e0:	br	x17
  4015e4:	nop
  4015e8:	nop
  4015ec:	nop

00000000004015f0 <_exit@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4015f4:	ldr	x17, [x16]
  4015f8:	add	x16, x16, #0x0
  4015fc:	br	x17

0000000000401600 <strlen@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13610>
  401604:	ldr	x17, [x16, #8]
  401608:	add	x16, x16, #0x8
  40160c:	br	x17

0000000000401610 <fputs@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13610>
  401614:	ldr	x17, [x16, #16]
  401618:	add	x16, x16, #0x10
  40161c:	br	x17

0000000000401620 <exit@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13610>
  401624:	ldr	x17, [x16, #24]
  401628:	add	x16, x16, #0x18
  40162c:	br	x17

0000000000401630 <dup@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13610>
  401634:	ldr	x17, [x16, #32]
  401638:	add	x16, x16, #0x20
  40163c:	br	x17

0000000000401640 <strtoll@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13610>
  401644:	ldr	x17, [x16, #40]
  401648:	add	x16, x16, #0x28
  40164c:	br	x17

0000000000401650 <localtime_r@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13610>
  401654:	ldr	x17, [x16, #48]
  401658:	add	x16, x16, #0x30
  40165c:	br	x17

0000000000401660 <strftime@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13610>
  401664:	ldr	x17, [x16, #56]
  401668:	add	x16, x16, #0x38
  40166c:	br	x17

0000000000401670 <__cxa_atexit@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13610>
  401674:	ldr	x17, [x16, #64]
  401678:	add	x16, x16, #0x40
  40167c:	br	x17

0000000000401680 <fputc@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13610>
  401684:	ldr	x17, [x16, #72]
  401688:	add	x16, x16, #0x48
  40168c:	br	x17

0000000000401690 <strptime@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13610>
  401694:	ldr	x17, [x16, #80]
  401698:	add	x16, x16, #0x50
  40169c:	br	x17

00000000004016a0 <__fpending@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016a4:	ldr	x17, [x16, #88]
  4016a8:	add	x16, x16, #0x58
  4016ac:	br	x17

00000000004016b0 <snprintf@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016b4:	ldr	x17, [x16, #96]
  4016b8:	add	x16, x16, #0x60
  4016bc:	br	x17

00000000004016c0 <fileno@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016c4:	ldr	x17, [x16, #104]
  4016c8:	add	x16, x16, #0x68
  4016cc:	br	x17

00000000004016d0 <fclose@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016d4:	ldr	x17, [x16, #112]
  4016d8:	add	x16, x16, #0x70
  4016dc:	br	x17

00000000004016e0 <fopen@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016e4:	ldr	x17, [x16, #120]
  4016e8:	add	x16, x16, #0x78
  4016ec:	br	x17

00000000004016f0 <time@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4016f4:	ldr	x17, [x16, #128]
  4016f8:	add	x16, x16, #0x80
  4016fc:	br	x17

0000000000401700 <malloc@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x13610>
  401704:	ldr	x17, [x16, #136]
  401708:	add	x16, x16, #0x88
  40170c:	br	x17

0000000000401710 <strncmp@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x13610>
  401714:	ldr	x17, [x16, #144]
  401718:	add	x16, x16, #0x90
  40171c:	br	x17

0000000000401720 <bindtextdomain@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x13610>
  401724:	ldr	x17, [x16, #152]
  401728:	add	x16, x16, #0x98
  40172c:	br	x17

0000000000401730 <__libc_start_main@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x13610>
  401734:	ldr	x17, [x16, #160]
  401738:	add	x16, x16, #0xa0
  40173c:	br	x17

0000000000401740 <gettimeofday@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x13610>
  401744:	ldr	x17, [x16, #168]
  401748:	add	x16, x16, #0xa8
  40174c:	br	x17

0000000000401750 <gmtime_r@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x13610>
  401754:	ldr	x17, [x16, #176]
  401758:	add	x16, x16, #0xb0
  40175c:	br	x17

0000000000401760 <sleep@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x13610>
  401764:	ldr	x17, [x16, #184]
  401768:	add	x16, x16, #0xb8
  40176c:	br	x17

0000000000401770 <close@plt>:
  401770:	adrp	x16, 415000 <ferror@plt+0x13610>
  401774:	ldr	x17, [x16, #192]
  401778:	add	x16, x16, #0xc0
  40177c:	br	x17

0000000000401780 <__gmon_start__@plt>:
  401780:	adrp	x16, 415000 <ferror@plt+0x13610>
  401784:	ldr	x17, [x16, #200]
  401788:	add	x16, x16, #0xc8
  40178c:	br	x17

0000000000401790 <mktime@plt>:
  401790:	adrp	x16, 415000 <ferror@plt+0x13610>
  401794:	ldr	x17, [x16, #208]
  401798:	add	x16, x16, #0xd0
  40179c:	br	x17

00000000004017a0 <fseek@plt>:
  4017a0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017a4:	ldr	x17, [x16, #216]
  4017a8:	add	x16, x16, #0xd8
  4017ac:	br	x17

00000000004017b0 <abort@plt>:
  4017b0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017b4:	ldr	x17, [x16, #224]
  4017b8:	add	x16, x16, #0xe0
  4017bc:	br	x17

00000000004017c0 <fread_unlocked@plt>:
  4017c0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017c4:	ldr	x17, [x16, #232]
  4017c8:	add	x16, x16, #0xe8
  4017cc:	br	x17

00000000004017d0 <textdomain@plt>:
  4017d0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017d4:	ldr	x17, [x16, #240]
  4017d8:	add	x16, x16, #0xf0
  4017dc:	br	x17

00000000004017e0 <getopt_long@plt>:
  4017e0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017e4:	ldr	x17, [x16, #248]
  4017e8:	add	x16, x16, #0xf8
  4017ec:	br	x17

00000000004017f0 <inotify_init@plt>:
  4017f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4017f4:	ldr	x17, [x16, #256]
  4017f8:	add	x16, x16, #0x100
  4017fc:	br	x17

0000000000401800 <strcmp@plt>:
  401800:	adrp	x16, 415000 <ferror@plt+0x13610>
  401804:	ldr	x17, [x16, #264]
  401808:	add	x16, x16, #0x108
  40180c:	br	x17

0000000000401810 <warn@plt>:
  401810:	adrp	x16, 415000 <ferror@plt+0x13610>
  401814:	ldr	x17, [x16, #272]
  401818:	add	x16, x16, #0x110
  40181c:	br	x17

0000000000401820 <__ctype_b_loc@plt>:
  401820:	adrp	x16, 415000 <ferror@plt+0x13610>
  401824:	ldr	x17, [x16, #280]
  401828:	add	x16, x16, #0x118
  40182c:	br	x17

0000000000401830 <strtol@plt>:
  401830:	adrp	x16, 415000 <ferror@plt+0x13610>
  401834:	ldr	x17, [x16, #288]
  401838:	add	x16, x16, #0x120
  40183c:	br	x17

0000000000401840 <fread@plt>:
  401840:	adrp	x16, 415000 <ferror@plt+0x13610>
  401844:	ldr	x17, [x16, #296]
  401848:	add	x16, x16, #0x128
  40184c:	br	x17

0000000000401850 <free@plt>:
  401850:	adrp	x16, 415000 <ferror@plt+0x13610>
  401854:	ldr	x17, [x16, #304]
  401858:	add	x16, x16, #0x130
  40185c:	br	x17

0000000000401860 <inet_pton@plt>:
  401860:	adrp	x16, 415000 <ferror@plt+0x13610>
  401864:	ldr	x17, [x16, #312]
  401868:	add	x16, x16, #0x138
  40186c:	br	x17

0000000000401870 <strncasecmp@plt>:
  401870:	adrp	x16, 415000 <ferror@plt+0x13610>
  401874:	ldr	x17, [x16, #320]
  401878:	add	x16, x16, #0x140
  40187c:	br	x17

0000000000401880 <strndup@plt>:
  401880:	adrp	x16, 415000 <ferror@plt+0x13610>
  401884:	ldr	x17, [x16, #328]
  401888:	add	x16, x16, #0x148
  40188c:	br	x17

0000000000401890 <strspn@plt>:
  401890:	adrp	x16, 415000 <ferror@plt+0x13610>
  401894:	ldr	x17, [x16, #336]
  401898:	add	x16, x16, #0x150
  40189c:	br	x17

00000000004018a0 <strchr@plt>:
  4018a0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018a4:	ldr	x17, [x16, #344]
  4018a8:	add	x16, x16, #0x158
  4018ac:	br	x17

00000000004018b0 <fwrite@plt>:
  4018b0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018b4:	ldr	x17, [x16, #352]
  4018b8:	add	x16, x16, #0x160
  4018bc:	br	x17

00000000004018c0 <ftello@plt>:
  4018c0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018c4:	ldr	x17, [x16, #360]
  4018c8:	add	x16, x16, #0x168
  4018cc:	br	x17

00000000004018d0 <fflush@plt>:
  4018d0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018d4:	ldr	x17, [x16, #368]
  4018d8:	add	x16, x16, #0x170
  4018dc:	br	x17

00000000004018e0 <warnx@plt>:
  4018e0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018e4:	ldr	x17, [x16, #376]
  4018e8:	add	x16, x16, #0x178
  4018ec:	br	x17

00000000004018f0 <read@plt>:
  4018f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4018f4:	ldr	x17, [x16, #384]
  4018f8:	add	x16, x16, #0x180
  4018fc:	br	x17

0000000000401900 <__fxstat@plt>:
  401900:	adrp	x16, 415000 <ferror@plt+0x13610>
  401904:	ldr	x17, [x16, #392]
  401908:	add	x16, x16, #0x188
  40190c:	br	x17

0000000000401910 <dcgettext@plt>:
  401910:	adrp	x16, 415000 <ferror@plt+0x13610>
  401914:	ldr	x17, [x16, #400]
  401918:	add	x16, x16, #0x190
  40191c:	br	x17

0000000000401920 <__isoc99_sscanf@plt>:
  401920:	adrp	x16, 415000 <ferror@plt+0x13610>
  401924:	ldr	x17, [x16, #408]
  401928:	add	x16, x16, #0x198
  40192c:	br	x17

0000000000401930 <strncpy@plt>:
  401930:	adrp	x16, 415000 <ferror@plt+0x13610>
  401934:	ldr	x17, [x16, #416]
  401938:	add	x16, x16, #0x1a0
  40193c:	br	x17

0000000000401940 <errx@plt>:
  401940:	adrp	x16, 415000 <ferror@plt+0x13610>
  401944:	ldr	x17, [x16, #424]
  401948:	add	x16, x16, #0x1a8
  40194c:	br	x17

0000000000401950 <printf@plt>:
  401950:	adrp	x16, 415000 <ferror@plt+0x13610>
  401954:	ldr	x17, [x16, #432]
  401958:	add	x16, x16, #0x1b0
  40195c:	br	x17

0000000000401960 <__assert_fail@plt>:
  401960:	adrp	x16, 415000 <ferror@plt+0x13610>
  401964:	ldr	x17, [x16, #440]
  401968:	add	x16, x16, #0x1b8
  40196c:	br	x17

0000000000401970 <__errno_location@plt>:
  401970:	adrp	x16, 415000 <ferror@plt+0x13610>
  401974:	ldr	x17, [x16, #448]
  401978:	add	x16, x16, #0x1c0
  40197c:	br	x17

0000000000401980 <timegm@plt>:
  401980:	adrp	x16, 415000 <ferror@plt+0x13610>
  401984:	ldr	x17, [x16, #456]
  401988:	add	x16, x16, #0x1c8
  40198c:	br	x17

0000000000401990 <inotify_add_watch@plt>:
  401990:	adrp	x16, 415000 <ferror@plt+0x13610>
  401994:	ldr	x17, [x16, #464]
  401998:	add	x16, x16, #0x1d0
  40199c:	br	x17

00000000004019a0 <fprintf@plt>:
  4019a0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019a4:	ldr	x17, [x16, #472]
  4019a8:	add	x16, x16, #0x1d8
  4019ac:	br	x17

00000000004019b0 <fgets@plt>:
  4019b0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019b4:	ldr	x17, [x16, #480]
  4019b8:	add	x16, x16, #0x1e0
  4019bc:	br	x17

00000000004019c0 <err@plt>:
  4019c0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019c4:	ldr	x17, [x16, #488]
  4019c8:	add	x16, x16, #0x1e8
  4019cc:	br	x17

00000000004019d0 <inet_ntop@plt>:
  4019d0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019d4:	ldr	x17, [x16, #496]
  4019d8:	add	x16, x16, #0x1f0
  4019dc:	br	x17

00000000004019e0 <setlocale@plt>:
  4019e0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019e4:	ldr	x17, [x16, #504]
  4019e8:	add	x16, x16, #0x1f8
  4019ec:	br	x17

00000000004019f0 <ferror@plt>:
  4019f0:	adrp	x16, 415000 <ferror@plt+0x13610>
  4019f4:	ldr	x17, [x16, #512]
  4019f8:	add	x16, x16, #0x200
  4019fc:	br	x17

Disassembly of section .text:

0000000000401a00 <.text>:
  401a00:	mov	x29, #0x0                   	// #0
  401a04:	mov	x30, #0x0                   	// #0
  401a08:	mov	x5, x0
  401a0c:	ldr	x1, [sp]
  401a10:	add	x2, sp, #0x8
  401a14:	mov	x6, sp
  401a18:	movz	x0, #0x0, lsl #48
  401a1c:	movk	x0, #0x0, lsl #32
  401a20:	movk	x0, #0x40, lsl #16
  401a24:	movk	x0, #0x1b0c
  401a28:	movz	x3, #0x0, lsl #48
  401a2c:	movk	x3, #0x0, lsl #32
  401a30:	movk	x3, #0x40, lsl #16
  401a34:	movk	x3, #0x33c0
  401a38:	movz	x4, #0x0, lsl #48
  401a3c:	movk	x4, #0x0, lsl #32
  401a40:	movk	x4, #0x40, lsl #16
  401a44:	movk	x4, #0x3440
  401a48:	bl	401730 <__libc_start_main@plt>
  401a4c:	bl	4017b0 <abort@plt>
  401a50:	adrp	x0, 414000 <ferror@plt+0x12610>
  401a54:	ldr	x0, [x0, #4064]
  401a58:	cbz	x0, 401a60 <ferror@plt+0x70>
  401a5c:	b	401780 <__gmon_start__@plt>
  401a60:	ret
  401a64:	nop
  401a68:	adrp	x0, 415000 <ferror@plt+0x13610>
  401a6c:	add	x0, x0, #0x218
  401a70:	adrp	x1, 415000 <ferror@plt+0x13610>
  401a74:	add	x1, x1, #0x218
  401a78:	cmp	x1, x0
  401a7c:	b.eq	401a94 <ferror@plt+0xa4>  // b.none
  401a80:	adrp	x1, 403000 <ferror@plt+0x1610>
  401a84:	ldr	x1, [x1, #1136]
  401a88:	cbz	x1, 401a94 <ferror@plt+0xa4>
  401a8c:	mov	x16, x1
  401a90:	br	x16
  401a94:	ret
  401a98:	adrp	x0, 415000 <ferror@plt+0x13610>
  401a9c:	add	x0, x0, #0x218
  401aa0:	adrp	x1, 415000 <ferror@plt+0x13610>
  401aa4:	add	x1, x1, #0x218
  401aa8:	sub	x1, x1, x0
  401aac:	lsr	x2, x1, #63
  401ab0:	add	x1, x2, x1, asr #3
  401ab4:	cmp	xzr, x1, asr #1
  401ab8:	asr	x1, x1, #1
  401abc:	b.eq	401ad4 <ferror@plt+0xe4>  // b.none
  401ac0:	adrp	x2, 403000 <ferror@plt+0x1610>
  401ac4:	ldr	x2, [x2, #1144]
  401ac8:	cbz	x2, 401ad4 <ferror@plt+0xe4>
  401acc:	mov	x16, x2
  401ad0:	br	x16
  401ad4:	ret
  401ad8:	stp	x29, x30, [sp, #-32]!
  401adc:	mov	x29, sp
  401ae0:	str	x19, [sp, #16]
  401ae4:	adrp	x19, 415000 <ferror@plt+0x13610>
  401ae8:	ldrb	w0, [x19, #584]
  401aec:	cbnz	w0, 401afc <ferror@plt+0x10c>
  401af0:	bl	401a68 <ferror@plt+0x78>
  401af4:	mov	w0, #0x1                   	// #1
  401af8:	strb	w0, [x19, #584]
  401afc:	ldr	x19, [sp, #16]
  401b00:	ldp	x29, x30, [sp], #32
  401b04:	ret
  401b08:	b	401a98 <ferror@plt+0xa8>
  401b0c:	stp	x29, x30, [sp, #-96]!
  401b10:	stp	x28, x27, [sp, #16]
  401b14:	stp	x26, x25, [sp, #32]
  401b18:	stp	x24, x23, [sp, #48]
  401b1c:	stp	x22, x21, [sp, #64]
  401b20:	stp	x20, x19, [sp, #80]
  401b24:	mov	x29, sp
  401b28:	sub	sp, sp, #0x400
  401b2c:	mov	x20, x1
  401b30:	adrp	x1, 403000 <ferror@plt+0x1610>
  401b34:	mov	w21, w0
  401b38:	add	x1, x1, #0x60d
  401b3c:	mov	w0, #0x6                   	// #6
  401b40:	bl	4019e0 <setlocale@plt>
  401b44:	adrp	x19, 403000 <ferror@plt+0x1610>
  401b48:	add	x19, x19, #0x596
  401b4c:	adrp	x1, 403000 <ferror@plt+0x1610>
  401b50:	add	x1, x1, #0x5a1
  401b54:	mov	x0, x19
  401b58:	bl	401720 <bindtextdomain@plt>
  401b5c:	mov	x0, x19
  401b60:	bl	4017d0 <textdomain@plt>
  401b64:	adrp	x0, 402000 <ferror@plt+0x610>
  401b68:	add	x0, x0, #0x43c
  401b6c:	bl	403448 <ferror@plt+0x1a58>
  401b70:	adrp	x22, 403000 <ferror@plt+0x1610>
  401b74:	adrp	x23, 403000 <ferror@plt+0x1610>
  401b78:	adrp	x28, 403000 <ferror@plt+0x1610>
  401b7c:	adrp	x24, 403000 <ferror@plt+0x1610>
  401b80:	mov	x19, xzr
  401b84:	mov	w26, wzr
  401b88:	mov	w25, wzr
  401b8c:	add	x22, x22, #0x5b3
  401b90:	add	x23, x23, #0x4c0
  401b94:	add	x28, x28, #0x480
  401b98:	adrp	x27, 415000 <ferror@plt+0x13610>
  401b9c:	add	x24, x24, #0x585
  401ba0:	mov	w8, w25
  401ba4:	mov	w0, w21
  401ba8:	mov	x1, x20
  401bac:	mov	x2, x22
  401bb0:	mov	x3, x23
  401bb4:	mov	x4, xzr
  401bb8:	mov	w25, w8
  401bbc:	bl	4017e0 <getopt_long@plt>
  401bc0:	sub	w8, w0, #0x56
  401bc4:	cmp	w8, #0x1c
  401bc8:	b.hi	401c00 <ferror@plt+0x210>  // b.pmore
  401bcc:	adr	x9, 401ba4 <ferror@plt+0x1b4>
  401bd0:	ldrh	w10, [x28, x8, lsl #1]
  401bd4:	add	x9, x9, x10, lsl #2
  401bd8:	mov	w8, #0x1                   	// #1
  401bdc:	br	x9
  401be0:	ldr	x0, [x27, #544]
  401be4:	mov	x1, x24
  401be8:	bl	4016e0 <fopen@plt>
  401bec:	mov	x19, x0
  401bf0:	cbnz	x0, 401ba0 <ferror@plt+0x1b0>
  401bf4:	b	402230 <ferror@plt+0x840>
  401bf8:	mov	w26, #0x1                   	// #1
  401bfc:	b	401ba0 <ferror@plt+0x1b0>
  401c00:	cmn	w0, #0x1
  401c04:	b.ne	4021a8 <ferror@plt+0x7b8>  // b.any
  401c08:	adrp	x27, 415000 <ferror@plt+0x13610>
  401c0c:	adrp	x8, 415000 <ferror@plt+0x13610>
  401c10:	ldr	x9, [x27, #560]
  401c14:	ldrsw	x8, [x8, #552]
  401c18:	cmp	x19, #0x0
  401c1c:	adrp	x24, 415000 <ferror@plt+0x13610>
  401c20:	csel	x19, x9, x19, eq  // eq = none
  401c24:	cmp	w8, w21
  401c28:	b.ge	401c4c <ferror@plt+0x25c>  // b.tcont
  401c2c:	ldr	x21, [x20, x8, lsl #3]
  401c30:	adrp	x1, 403000 <ferror@plt+0x1610>
  401c34:	add	x1, x1, #0xac7
  401c38:	mov	x0, x21
  401c3c:	bl	4016e0 <fopen@plt>
  401c40:	cbz	x0, 4021e0 <ferror@plt+0x7f0>
  401c44:	mov	x20, x0
  401c48:	b	401c5c <ferror@plt+0x26c>
  401c4c:	cbnz	w25, 402288 <ferror@plt+0x898>
  401c50:	ldr	x20, [x24, #568]
  401c54:	adrp	x21, 403000 <ferror@plt+0x1610>
  401c58:	add	x21, x21, #0x636
  401c5c:	adrp	x8, 415000 <ferror@plt+0x13610>
  401c60:	ldr	x22, [x8, #536]
  401c64:	cbnz	w26, 401e90 <ferror@plt+0x4a0>
  401c68:	adrp	x1, 403000 <ferror@plt+0x1610>
  401c6c:	add	x1, x1, #0x654
  401c70:	mov	w2, #0x5                   	// #5
  401c74:	mov	x0, xzr
  401c78:	bl	401910 <dcgettext@plt>
  401c7c:	mov	x1, x0
  401c80:	mov	x0, x22
  401c84:	mov	x2, x21
  401c88:	bl	4019a0 <fprintf@plt>
  401c8c:	cbz	w25, 401cb0 <ferror@plt+0x2c0>
  401c90:	mov	x1, #0xfffffffffffff060    	// #-4000
  401c94:	mov	w2, #0x2                   	// #2
  401c98:	mov	x0, x20
  401c9c:	bl	4017a0 <fseek@plt>
  401ca0:	b	401cb0 <ferror@plt+0x2c0>
  401ca4:	add	x0, sp, #0x10
  401ca8:	mov	x1, x19
  401cac:	bl	402604 <ferror@plt+0xc14>
  401cb0:	add	x0, sp, #0x10
  401cb4:	mov	w1, #0x190                 	// #400
  401cb8:	mov	w2, #0x1                   	// #1
  401cbc:	mov	x3, x20
  401cc0:	bl	401840 <fread@plt>
  401cc4:	cmp	x0, #0x1
  401cc8:	b.eq	401ca4 <ferror@plt+0x2b4>  // b.none
  401ccc:	cbz	w25, 4020f8 <ferror@plt+0x708>
  401cd0:	bl	4017f0 <inotify_init@plt>
  401cd4:	cmn	w0, #0x1
  401cd8:	b.eq	401d30 <ferror@plt+0x340>  // b.none
  401cdc:	mov	w22, w0
  401ce0:	mov	x0, x20
  401ce4:	bl	4018c0 <ftello@plt>
  401ce8:	mov	x23, x0
  401cec:	mov	x0, x20
  401cf0:	bl	4016d0 <fclose@plt>
  401cf4:	tbnz	x23, #63, 4022bc <ferror@plt+0x8cc>
  401cf8:	mov	w2, #0x2c02                	// #11266
  401cfc:	mov	w0, w22
  401d00:	mov	x1, x21
  401d04:	bl	401990 <inotify_add_watch@plt>
  401d08:	cmn	w0, #0x1
  401d0c:	b.eq	4022c8 <ferror@plt+0x8d8>  // b.none
  401d10:	tbnz	w0, #31, 4020ec <ferror@plt+0x6fc>
  401d14:	str	w0, [sp, #8]
  401d18:	bl	401970 <__errno_location@plt>
  401d1c:	mov	x24, x0
  401d20:	add	x28, sp, #0x1a0
  401d24:	b	401d64 <ferror@plt+0x374>
  401d28:	mov	w0, #0x1                   	// #1
  401d2c:	bl	401760 <sleep@plt>
  401d30:	add	x0, sp, #0x10
  401d34:	mov	w1, #0x190                 	// #400
  401d38:	mov	w2, #0x1                   	// #1
  401d3c:	mov	x3, x20
  401d40:	bl	401840 <fread@plt>
  401d44:	cmp	x0, #0x1
  401d48:	b.ne	401d28 <ferror@plt+0x338>  // b.any
  401d4c:	add	x0, sp, #0x10
  401d50:	mov	x1, x19
  401d54:	bl	402604 <ferror@plt+0xc14>
  401d58:	b	401d30 <ferror@plt+0x340>
  401d5c:	mov	x26, x0
  401d60:	cbnz	x26, 401db4 <ferror@plt+0x3c4>
  401d64:	add	x1, sp, #0x1a0
  401d68:	mov	w2, #0x40                  	// #64
  401d6c:	mov	w0, w22
  401d70:	str	wzr, [x24]
  401d74:	bl	4018f0 <read@plt>
  401d78:	mov	x26, x0
  401d7c:	tbz	x0, #63, 401d60 <ferror@plt+0x370>
  401d80:	b	401d9c <ferror@plt+0x3ac>
  401d84:	add	x1, sp, #0x1a0
  401d88:	mov	w2, #0x40                  	// #64
  401d8c:	mov	w0, w22
  401d90:	str	wzr, [x24]
  401d94:	bl	4018f0 <read@plt>
  401d98:	tbz	x0, #63, 401d5c <ferror@plt+0x36c>
  401d9c:	ldr	w8, [x24]
  401da0:	cmp	w8, #0xb
  401da4:	b.eq	401d84 <ferror@plt+0x394>  // b.none
  401da8:	cmp	w8, #0x4
  401dac:	b.eq	401d84 <ferror@plt+0x394>  // b.none
  401db0:	b	402184 <ferror@plt+0x794>
  401db4:	mov	x8, xzr
  401db8:	mov	w20, wzr
  401dbc:	b	401dfc <ferror@plt+0x40c>
  401dc0:	mov	x0, x27
  401dc4:	bl	4018c0 <ftello@plt>
  401dc8:	ldur	x8, [x29, #-88]
  401dcc:	cmp	x0, x23
  401dd0:	mov	x9, #0xffffffffffffffff    	// #-1
  401dd4:	ccmp	x0, x9, #0x4, ne  // ne = any
  401dd8:	csel	x23, x8, x0, eq  // eq = none
  401ddc:	mov	x0, x27
  401de0:	bl	4016d0 <fclose@plt>
  401de4:	ldr	w8, [x25, #12]
  401de8:	add	w8, w20, w8
  401dec:	add	w20, w8, #0x10
  401df0:	sxtw	x8, w20
  401df4:	cmp	x26, x8
  401df8:	b.le	401d64 <ferror@plt+0x374>
  401dfc:	add	x25, x28, x8
  401e00:	ldrb	w8, [x25, #4]
  401e04:	tbz	w8, #1, 4020dc <ferror@plt+0x6ec>
  401e08:	adrp	x1, 403000 <ferror@plt+0x1610>
  401e0c:	mov	x0, x21
  401e10:	add	x1, x1, #0xac7
  401e14:	bl	4016e0 <fopen@plt>
  401e18:	cbz	x0, 4021e0 <ferror@plt+0x7f0>
  401e1c:	mov	x27, x0
  401e20:	bl	4016c0 <fileno@plt>
  401e24:	mov	w1, w0
  401e28:	sub	x2, x29, #0x88
  401e2c:	mov	w0, wzr
  401e30:	bl	401900 <__fxstat@plt>
  401e34:	cmn	w0, #0x1
  401e38:	b.eq	402224 <ferror@plt+0x834>  // b.none
  401e3c:	ldur	x8, [x29, #-88]
  401e40:	cmp	x8, x23
  401e44:	b.eq	401ddc <ferror@plt+0x3ec>  // b.none
  401e48:	mov	x0, x27
  401e4c:	mov	x1, x23
  401e50:	mov	w2, wzr
  401e54:	bl	4017a0 <fseek@plt>
  401e58:	cmn	w0, #0x1
  401e5c:	b.ne	401e70 <ferror@plt+0x480>  // b.any
  401e60:	b	401dc0 <ferror@plt+0x3d0>
  401e64:	add	x0, sp, #0x1e0
  401e68:	mov	x1, x19
  401e6c:	bl	402604 <ferror@plt+0xc14>
  401e70:	add	x0, sp, #0x1e0
  401e74:	mov	w1, #0x190                 	// #400
  401e78:	mov	w2, #0x1                   	// #1
  401e7c:	mov	x3, x27
  401e80:	bl	4017c0 <fread_unlocked@plt>
  401e84:	cmp	x0, #0x1
  401e88:	b.eq	401e64 <ferror@plt+0x474>  // b.none
  401e8c:	b	401dc0 <ferror@plt+0x3d0>
  401e90:	adrp	x1, 403000 <ferror@plt+0x1610>
  401e94:	add	x1, x1, #0x641
  401e98:	mov	w2, #0x5                   	// #5
  401e9c:	mov	x0, xzr
  401ea0:	bl	401910 <dcgettext@plt>
  401ea4:	mov	x1, x0
  401ea8:	mov	x0, x22
  401eac:	mov	x2, x21
  401eb0:	bl	4019a0 <fprintf@plt>
  401eb4:	mov	w0, #0x400                 	// #1024
  401eb8:	bl	401700 <malloc@plt>
  401ebc:	cbz	x0, 4022a8 <ferror@plt+0x8b8>
  401ec0:	mov	w1, #0x3ff                 	// #1023
  401ec4:	mov	x2, x20
  401ec8:	mov	x21, x0
  401ecc:	strb	wzr, [sp, #444]
  401ed0:	bl	4019b0 <fgets@plt>
  401ed4:	cbz	x0, 4020c8 <ferror@plt+0x6d8>
  401ed8:	add	x8, sp, #0x1e0
  401edc:	add	x22, x21, #0x13
  401ee0:	orr	x9, x8, #0x4
  401ee4:	add	x26, x8, #0x28
  401ee8:	add	x27, x8, #0x2c
  401eec:	add	x28, x8, #0x8
  401ef0:	add	x24, x8, #0x4c
  401ef4:	add	x23, x8, #0x168
  401ef8:	str	x9, [sp, #8]
  401efc:	b	401f40 <ferror@plt+0x550>
  401f00:	add	x0, x0, #0x1
  401f04:	mov	w2, #0xa                   	// #10
  401f08:	mov	x1, xzr
  401f0c:	bl	401830 <strtol@plt>
  401f10:	sxtw	x8, w0
  401f14:	add	x0, sp, #0x1e0
  401f18:	mov	w1, #0x190                 	// #400
  401f1c:	mov	w2, #0x1                   	// #1
  401f20:	mov	x3, x19
  401f24:	str	x8, [sp, #832]
  401f28:	bl	4018b0 <fwrite@plt>
  401f2c:	mov	w1, #0x3ff                 	// #1023
  401f30:	mov	x0, x21
  401f34:	mov	x2, x20
  401f38:	bl	4019b0 <fgets@plt>
  401f3c:	cbz	x0, 4020c8 <ferror@plt+0x6d8>
  401f40:	ldr	x3, [sp, #8]
  401f44:	adrp	x1, 403000 <ferror@plt+0x1610>
  401f48:	movi	v0.2d, #0x0
  401f4c:	add	x2, sp, #0x1e0
  401f50:	mov	x0, x21
  401f54:	add	x1, x1, #0x805
  401f58:	mov	x4, x26
  401f5c:	stp	q0, q0, [sp, #848]
  401f60:	stp	q0, q0, [sp, #816]
  401f64:	stp	q0, q0, [sp, #784]
  401f68:	stp	q0, q0, [sp, #752]
  401f6c:	stp	q0, q0, [sp, #720]
  401f70:	stp	q0, q0, [sp, #688]
  401f74:	stp	q0, q0, [sp, #656]
  401f78:	stp	q0, q0, [sp, #624]
  401f7c:	stp	q0, q0, [sp, #592]
  401f80:	stp	q0, q0, [sp, #560]
  401f84:	stp	q0, q0, [sp, #528]
  401f88:	stp	q0, q0, [sp, #496]
  401f8c:	str	q0, [sp, #480]
  401f90:	bl	401920 <__isoc99_sscanf@plt>
  401f94:	mov	w2, #0x20                  	// #32
  401f98:	mov	w3, #0x1                   	// #1
  401f9c:	mov	x0, x22
  401fa0:	mov	x1, x27
  401fa4:	bl	40254c <ferror@plt+0xb5c>
  401fa8:	add	x25, x22, w0, sxtw
  401fac:	mov	w2, #0x20                  	// #32
  401fb0:	mov	w3, #0x1                   	// #1
  401fb4:	mov	x0, x25
  401fb8:	mov	x1, x28
  401fbc:	bl	40254c <ferror@plt+0xb5c>
  401fc0:	add	x25, x25, w0, sxtw
  401fc4:	mov	w2, #0x100                 	// #256
  401fc8:	mov	w3, #0x1                   	// #1
  401fcc:	mov	x0, x25
  401fd0:	mov	x1, x24
  401fd4:	bl	40254c <ferror@plt+0xb5c>
  401fd8:	add	x25, x25, w0, sxtw
  401fdc:	sub	x1, x29, #0x88
  401fe0:	mov	w2, #0x2e                  	// #46
  401fe4:	mov	w3, #0x1                   	// #1
  401fe8:	mov	x0, x25
  401fec:	bl	40254c <ferror@plt+0xb5c>
  401ff0:	add	x0, x25, w0, sxtw
  401ff4:	add	x1, sp, #0x1a0
  401ff8:	mov	w2, #0x1c                  	// #28
  401ffc:	mov	w3, wzr
  402000:	bl	40254c <ferror@plt+0xb5c>
  402004:	sub	x0, x29, #0x88
  402008:	mov	w1, #0x2e                  	// #46
  40200c:	bl	4018a0 <strchr@plt>
  402010:	cmp	x0, #0x0
  402014:	mov	w8, #0x2                   	// #2
  402018:	mov	w9, #0xa                   	// #10
  40201c:	csel	w0, w9, w8, eq  // eq = none
  402020:	sub	x1, x29, #0x88
  402024:	mov	x2, x23
  402028:	bl	401860 <inet_pton@plt>
  40202c:	ldrb	w8, [sp, #416]
  402030:	mov	x0, xzr
  402034:	movi	v0.2d, #0x0
  402038:	str	xzr, [sp, #64]
  40203c:	orr	w9, w8, #0x20
  402040:	cmp	w9, #0x20
  402044:	stp	q0, q0, [sp, #32]
  402048:	str	q0, [sp, #16]
  40204c:	b.eq	4020ac <ferror@plt+0x6bc>  // b.none
  402050:	sxtb	x25, w8
  402054:	bl	401820 <__ctype_b_loc@plt>
  402058:	ldr	x8, [x0]
  40205c:	ldrh	w8, [x8, x25, lsl #1]
  402060:	tbnz	w8, #11, 402090 <ferror@plt+0x6a0>
  402064:	adrp	x1, 403000 <ferror@plt+0x1610>
  402068:	add	x0, sp, #0x1a0
  40206c:	add	x2, sp, #0x10
  402070:	add	x1, x1, #0x868
  402074:	bl	401690 <strptime@plt>
  402078:	ldrb	w8, [sp, #442]
  40207c:	cmp	w8, #0x44
  402080:	b.ne	4020a4 <ferror@plt+0x6b4>  // b.any
  402084:	mov	w8, #0x1                   	// #1
  402088:	str	w8, [sp, #48]
  40208c:	b	4020a4 <ferror@plt+0x6b4>
  402090:	adrp	x1, 403000 <ferror@plt+0x1610>
  402094:	add	x0, sp, #0x1a0
  402098:	add	x2, sp, #0x10
  40209c:	add	x1, x1, #0x856
  4020a0:	bl	401690 <strptime@plt>
  4020a4:	add	x0, sp, #0x10
  4020a8:	bl	401980 <timegm@plt>
  4020ac:	str	x0, [sp, #824]
  4020b0:	add	x0, sp, #0x1a0
  4020b4:	mov	w1, #0x2c                  	// #44
  4020b8:	bl	4018a0 <strchr@plt>
  4020bc:	cbnz	x0, 401f00 <ferror@plt+0x510>
  4020c0:	mov	x8, xzr
  4020c4:	b	401f14 <ferror@plt+0x524>
  4020c8:	mov	x0, x21
  4020cc:	bl	401850 <free@plt>
  4020d0:	adrp	x24, 415000 <ferror@plt+0x13610>
  4020d4:	adrp	x27, 415000 <ferror@plt+0x13610>
  4020d8:	b	4020f8 <ferror@plt+0x708>
  4020dc:	ldr	w0, [sp, #8]
  4020e0:	bl	401770 <close@plt>
  4020e4:	adrp	x24, 415000 <ferror@plt+0x13610>
  4020e8:	adrp	x27, 415000 <ferror@plt+0x13610>
  4020ec:	mov	w0, w22
  4020f0:	bl	401770 <close@plt>
  4020f4:	mov	x20, xzr
  4020f8:	ldr	x8, [x27, #560]
  4020fc:	cmp	x19, x8
  402100:	b.eq	402148 <ferror@plt+0x758>  // b.none
  402104:	mov	x0, x19
  402108:	bl	4016a0 <__fpending@plt>
  40210c:	mov	x21, x0
  402110:	mov	x0, x19
  402114:	bl	4019f0 <ferror@plt>
  402118:	mov	w22, w0
  40211c:	mov	x0, x19
  402120:	bl	4016d0 <fclose@plt>
  402124:	cbnz	w22, 402250 <ferror@plt+0x860>
  402128:	cbnz	x21, 402144 <ferror@plt+0x754>
  40212c:	cbz	w0, 402144 <ferror@plt+0x754>
  402130:	bl	401970 <__errno_location@plt>
  402134:	ldr	w8, [x0]
  402138:	cmp	w8, #0x9
  40213c:	b.eq	402148 <ferror@plt+0x758>  // b.none
  402140:	b	402268 <ferror@plt+0x878>
  402144:	cbnz	w0, 402268 <ferror@plt+0x878>
  402148:	cbz	x20, 402160 <ferror@plt+0x770>
  40214c:	ldr	x8, [x24, #568]
  402150:	cmp	x20, x8
  402154:	b.eq	402160 <ferror@plt+0x770>  // b.none
  402158:	mov	x0, x20
  40215c:	bl	4016d0 <fclose@plt>
  402160:	mov	w0, wzr
  402164:	add	sp, sp, #0x400
  402168:	ldp	x20, x19, [sp, #80]
  40216c:	ldp	x22, x21, [sp, #64]
  402170:	ldp	x24, x23, [sp, #48]
  402174:	ldp	x26, x25, [sp, #32]
  402178:	ldp	x28, x27, [sp, #16]
  40217c:	ldp	x29, x30, [sp], #96
  402180:	ret
  402184:	adrp	x1, 403000 <ferror@plt+0x1610>
  402188:	add	x1, x1, #0x8f0
  40218c:	mov	w2, #0x5                   	// #5
  402190:	mov	x0, xzr
  402194:	bl	401910 <dcgettext@plt>
  402198:	mov	x1, x0
  40219c:	mov	w0, #0x1                   	// #1
  4021a0:	mov	x2, x21
  4021a4:	bl	4019c0 <err@plt>
  4021a8:	adrp	x8, 415000 <ferror@plt+0x13610>
  4021ac:	ldr	x19, [x8, #536]
  4021b0:	adrp	x1, 403000 <ferror@plt+0x1610>
  4021b4:	add	x1, x1, #0x5e7
  4021b8:	mov	w2, #0x5                   	// #5
  4021bc:	mov	x0, xzr
  4021c0:	bl	401910 <dcgettext@plt>
  4021c4:	adrp	x8, 415000 <ferror@plt+0x13610>
  4021c8:	ldr	x2, [x8, #576]
  4021cc:	mov	x1, x0
  4021d0:	mov	x0, x19
  4021d4:	bl	4019a0 <fprintf@plt>
  4021d8:	mov	w0, #0x1                   	// #1
  4021dc:	bl	401620 <exit@plt>
  4021e0:	adrp	x1, 403000 <ferror@plt+0x1610>
  4021e4:	add	x1, x1, #0x5ba
  4021e8:	mov	w2, #0x5                   	// #5
  4021ec:	b	402194 <ferror@plt+0x7a4>
  4021f0:	adrp	x1, 403000 <ferror@plt+0x1610>
  4021f4:	add	x1, x1, #0x5c9
  4021f8:	mov	w2, #0x5                   	// #5
  4021fc:	mov	x0, xzr
  402200:	bl	401910 <dcgettext@plt>
  402204:	adrp	x8, 415000 <ferror@plt+0x13610>
  402208:	ldr	x1, [x8, #576]
  40220c:	adrp	x2, 403000 <ferror@plt+0x1610>
  402210:	add	x2, x2, #0x5d5
  402214:	bl	401950 <printf@plt>
  402218:	mov	w0, wzr
  40221c:	bl	401620 <exit@plt>
  402220:	bl	4022d4 <ferror@plt+0x8e4>
  402224:	adrp	x1, 403000 <ferror@plt+0x1610>
  402228:	add	x1, x1, #0x90f
  40222c:	b	40218c <ferror@plt+0x79c>
  402230:	adrp	x1, 403000 <ferror@plt+0x1610>
  402234:	add	x1, x1, #0x5ba
  402238:	mov	w2, #0x5                   	// #5
  40223c:	bl	401910 <dcgettext@plt>
  402240:	ldr	x2, [x27, #544]
  402244:	mov	x1, x0
  402248:	mov	w0, #0x1                   	// #1
  40224c:	bl	4019c0 <err@plt>
  402250:	cbnz	w0, 402268 <ferror@plt+0x878>
  402254:	bl	401970 <__errno_location@plt>
  402258:	ldr	w8, [x0]
  40225c:	cmp	w8, #0x20
  402260:	b.eq	402268 <ferror@plt+0x878>  // b.none
  402264:	str	wzr, [x0]
  402268:	adrp	x1, 403000 <ferror@plt+0x1610>
  40226c:	add	x1, x1, #0x665
  402270:	mov	w2, #0x5                   	// #5
  402274:	mov	x0, xzr
  402278:	bl	401910 <dcgettext@plt>
  40227c:	mov	x1, x0
  402280:	mov	w0, #0x1                   	// #1
  402284:	bl	4019c0 <err@plt>
  402288:	adrp	x1, 403000 <ferror@plt+0x1610>
  40228c:	add	x1, x1, #0x60e
  402290:	mov	w2, #0x5                   	// #5
  402294:	mov	x0, xzr
  402298:	bl	401910 <dcgettext@plt>
  40229c:	mov	x1, x0
  4022a0:	mov	w0, #0x1                   	// #1
  4022a4:	bl	401940 <errx@plt>
  4022a8:	adrp	x1, 403000 <ferror@plt+0x1610>
  4022ac:	add	x1, x1, #0x817
  4022b0:	mov	w0, #0x1                   	// #1
  4022b4:	mov	w2, #0x400                 	// #1024
  4022b8:	bl	4019c0 <err@plt>
  4022bc:	adrp	x1, 403000 <ferror@plt+0x1610>
  4022c0:	add	x1, x1, #0x8b5
  4022c4:	b	40218c <ferror@plt+0x79c>
  4022c8:	adrp	x1, 403000 <ferror@plt+0x1610>
  4022cc:	add	x1, x1, #0x8d2
  4022d0:	b	40218c <ferror@plt+0x79c>
  4022d4:	stp	x29, x30, [sp, #-32]!
  4022d8:	adrp	x8, 415000 <ferror@plt+0x13610>
  4022dc:	str	x19, [sp, #16]
  4022e0:	ldr	x19, [x8, #560]
  4022e4:	adrp	x1, 403000 <ferror@plt+0x1610>
  4022e8:	add	x1, x1, #0x67e
  4022ec:	mov	w2, #0x5                   	// #5
  4022f0:	mov	x0, xzr
  4022f4:	mov	x29, sp
  4022f8:	bl	401910 <dcgettext@plt>
  4022fc:	mov	x1, x19
  402300:	bl	401610 <fputs@plt>
  402304:	adrp	x1, 403000 <ferror@plt+0x1610>
  402308:	add	x1, x1, #0x687
  40230c:	mov	w2, #0x5                   	// #5
  402310:	mov	x0, xzr
  402314:	bl	401910 <dcgettext@plt>
  402318:	adrp	x8, 415000 <ferror@plt+0x13610>
  40231c:	ldr	x2, [x8, #576]
  402320:	mov	x1, x0
  402324:	mov	x0, x19
  402328:	bl	4019a0 <fprintf@plt>
  40232c:	mov	w0, #0xa                   	// #10
  402330:	mov	x1, x19
  402334:	bl	401680 <fputc@plt>
  402338:	adrp	x1, 403000 <ferror@plt+0x1610>
  40233c:	add	x1, x1, #0x6a1
  402340:	mov	w2, #0x5                   	// #5
  402344:	mov	x0, xzr
  402348:	bl	401910 <dcgettext@plt>
  40234c:	mov	x1, x19
  402350:	bl	401610 <fputs@plt>
  402354:	adrp	x1, 403000 <ferror@plt+0x1610>
  402358:	add	x1, x1, #0x6ca
  40235c:	mov	w2, #0x5                   	// #5
  402360:	mov	x0, xzr
  402364:	bl	401910 <dcgettext@plt>
  402368:	mov	x1, x19
  40236c:	bl	401610 <fputs@plt>
  402370:	adrp	x1, 403000 <ferror@plt+0x1610>
  402374:	add	x1, x1, #0x6d5
  402378:	mov	w2, #0x5                   	// #5
  40237c:	mov	x0, xzr
  402380:	bl	401910 <dcgettext@plt>
  402384:	mov	x1, x19
  402388:	bl	401610 <fputs@plt>
  40238c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402390:	add	x1, x1, #0x713
  402394:	mov	w2, #0x5                   	// #5
  402398:	mov	x0, xzr
  40239c:	bl	401910 <dcgettext@plt>
  4023a0:	mov	x1, x19
  4023a4:	bl	401610 <fputs@plt>
  4023a8:	adrp	x1, 403000 <ferror@plt+0x1610>
  4023ac:	add	x1, x1, #0x750
  4023b0:	mov	w2, #0x5                   	// #5
  4023b4:	mov	x0, xzr
  4023b8:	bl	401910 <dcgettext@plt>
  4023bc:	mov	x1, x19
  4023c0:	bl	401610 <fputs@plt>
  4023c4:	adrp	x1, 403000 <ferror@plt+0x1610>
  4023c8:	add	x1, x1, #0x7ad
  4023cc:	mov	w2, #0x5                   	// #5
  4023d0:	mov	x0, xzr
  4023d4:	bl	401910 <dcgettext@plt>
  4023d8:	adrp	x1, 403000 <ferror@plt+0x1610>
  4023dc:	mov	x19, x0
  4023e0:	add	x1, x1, #0x7ce
  4023e4:	mov	w2, #0x5                   	// #5
  4023e8:	mov	x0, xzr
  4023ec:	bl	401910 <dcgettext@plt>
  4023f0:	mov	x4, x0
  4023f4:	adrp	x0, 403000 <ferror@plt+0x1610>
  4023f8:	adrp	x1, 403000 <ferror@plt+0x1610>
  4023fc:	adrp	x3, 403000 <ferror@plt+0x1610>
  402400:	add	x0, x0, #0x790
  402404:	add	x1, x1, #0x7a1
  402408:	add	x3, x3, #0x7bf
  40240c:	mov	x2, x19
  402410:	bl	401950 <printf@plt>
  402414:	adrp	x1, 403000 <ferror@plt+0x1610>
  402418:	add	x1, x1, #0x7de
  40241c:	mov	w2, #0x5                   	// #5
  402420:	mov	x0, xzr
  402424:	bl	401910 <dcgettext@plt>
  402428:	adrp	x1, 403000 <ferror@plt+0x1610>
  40242c:	add	x1, x1, #0x7f9
  402430:	bl	401950 <printf@plt>
  402434:	mov	w0, wzr
  402438:	bl	401620 <exit@plt>
  40243c:	stp	x29, x30, [sp, #-32]!
  402440:	adrp	x8, 415000 <ferror@plt+0x13610>
  402444:	stp	x20, x19, [sp, #16]
  402448:	ldr	x20, [x8, #560]
  40244c:	mov	x29, sp
  402450:	bl	401970 <__errno_location@plt>
  402454:	mov	x19, x0
  402458:	str	wzr, [x0]
  40245c:	mov	x0, x20
  402460:	bl	4019f0 <ferror@plt>
  402464:	cbnz	w0, 402504 <ferror@plt+0xb14>
  402468:	mov	x0, x20
  40246c:	bl	4018d0 <fflush@plt>
  402470:	cbz	w0, 4024c4 <ferror@plt+0xad4>
  402474:	ldr	w20, [x19]
  402478:	cmp	w20, #0x9
  40247c:	b.eq	402488 <ferror@plt+0xa98>  // b.none
  402480:	cmp	w20, #0x20
  402484:	b.ne	40251c <ferror@plt+0xb2c>  // b.any
  402488:	adrp	x8, 415000 <ferror@plt+0x13610>
  40248c:	ldr	x20, [x8, #536]
  402490:	str	wzr, [x19]
  402494:	mov	x0, x20
  402498:	bl	4019f0 <ferror@plt>
  40249c:	cbnz	w0, 402544 <ferror@plt+0xb54>
  4024a0:	mov	x0, x20
  4024a4:	bl	4018d0 <fflush@plt>
  4024a8:	cbz	w0, 4024e4 <ferror@plt+0xaf4>
  4024ac:	ldr	w8, [x19]
  4024b0:	cmp	w8, #0x9
  4024b4:	b.ne	402544 <ferror@plt+0xb54>  // b.any
  4024b8:	ldp	x20, x19, [sp, #16]
  4024bc:	ldp	x29, x30, [sp], #32
  4024c0:	ret
  4024c4:	mov	x0, x20
  4024c8:	bl	4016c0 <fileno@plt>
  4024cc:	tbnz	w0, #31, 402474 <ferror@plt+0xa84>
  4024d0:	bl	401630 <dup@plt>
  4024d4:	tbnz	w0, #31, 402474 <ferror@plt+0xa84>
  4024d8:	bl	401770 <close@plt>
  4024dc:	cbnz	w0, 402474 <ferror@plt+0xa84>
  4024e0:	b	402488 <ferror@plt+0xa98>
  4024e4:	mov	x0, x20
  4024e8:	bl	4016c0 <fileno@plt>
  4024ec:	tbnz	w0, #31, 4024ac <ferror@plt+0xabc>
  4024f0:	bl	401630 <dup@plt>
  4024f4:	tbnz	w0, #31, 4024ac <ferror@plt+0xabc>
  4024f8:	bl	401770 <close@plt>
  4024fc:	cbnz	w0, 4024ac <ferror@plt+0xabc>
  402500:	b	4024b8 <ferror@plt+0xac8>
  402504:	adrp	x1, 403000 <ferror@plt+0x1610>
  402508:	add	x1, x1, #0x672
  40250c:	mov	w2, #0x5                   	// #5
  402510:	mov	x0, xzr
  402514:	bl	401910 <dcgettext@plt>
  402518:	b	402534 <ferror@plt+0xb44>
  40251c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402520:	add	x1, x1, #0x672
  402524:	mov	w2, #0x5                   	// #5
  402528:	mov	x0, xzr
  40252c:	bl	401910 <dcgettext@plt>
  402530:	cbnz	w20, 402540 <ferror@plt+0xb50>
  402534:	bl	4018e0 <warnx@plt>
  402538:	mov	w0, #0x1                   	// #1
  40253c:	bl	4015f0 <_exit@plt>
  402540:	bl	401810 <warn@plt>
  402544:	mov	w0, #0x1                   	// #1
  402548:	bl	4015f0 <_exit@plt>
  40254c:	stp	x29, x30, [sp, #-64]!
  402550:	stp	x20, x19, [sp, #48]
  402554:	mov	x19, x1
  402558:	mov	w1, #0x5b                  	// #91
  40255c:	stp	x24, x23, [sp, #16]
  402560:	stp	x22, x21, [sp, #32]
  402564:	mov	x29, sp
  402568:	mov	w22, w3
  40256c:	mov	w20, w2
  402570:	mov	x21, x0
  402574:	bl	4018a0 <strchr@plt>
  402578:	sub	x23, x0, x21
  40257c:	tbnz	w23, #31, 4025e4 <ferror@plt+0xbf4>
  402580:	add	w8, w23, #0x1
  402584:	add	x21, x21, w8, sxtw
  402588:	mov	w1, #0x5d                  	// #93
  40258c:	mov	x0, x21
  402590:	bl	4018a0 <strchr@plt>
  402594:	sub	x24, x0, x21
  402598:	tbnz	w24, #31, 4025e4 <ferror@plt+0xbf4>
  40259c:	strb	wzr, [x21, w24, sxtw]
  4025a0:	cbz	w22, 4025b8 <ferror@plt+0xbc8>
  4025a4:	mov	w1, #0x20                  	// #32
  4025a8:	mov	x0, x21
  4025ac:	bl	4018a0 <strchr@plt>
  4025b0:	cbz	x0, 4025b8 <ferror@plt+0xbc8>
  4025b4:	strb	wzr, [x0]
  4025b8:	sxtw	x2, w20
  4025bc:	mov	x0, x19
  4025c0:	mov	x1, x21
  4025c4:	bl	401930 <strncpy@plt>
  4025c8:	add	w8, w23, w24
  4025cc:	ldp	x20, x19, [sp, #48]
  4025d0:	ldp	x22, x21, [sp, #32]
  4025d4:	ldp	x24, x23, [sp, #16]
  4025d8:	add	w0, w8, #0x2
  4025dc:	ldp	x29, x30, [sp], #64
  4025e0:	ret
  4025e4:	adrp	x1, 403000 <ferror@plt+0x1610>
  4025e8:	add	x1, x1, #0x831
  4025ec:	mov	w2, #0x5                   	// #5
  4025f0:	mov	x0, xzr
  4025f4:	bl	401910 <dcgettext@plt>
  4025f8:	mov	x1, x0
  4025fc:	mov	w0, #0x1                   	// #1
  402600:	bl	401940 <errx@plt>
  402604:	sub	sp, sp, #0x110
  402608:	stp	x29, x30, [sp, #176]
  40260c:	stp	x28, x27, [sp, #192]
  402610:	stp	x26, x25, [sp, #208]
  402614:	stp	x24, x23, [sp, #224]
  402618:	stp	x22, x21, [sp, #240]
  40261c:	stp	x20, x19, [sp, #256]
  402620:	ldr	w8, [x0, #364]
  402624:	mov	x19, x1
  402628:	mov	x20, x0
  40262c:	add	x1, x0, #0x168
  402630:	add	x29, sp, #0xb0
  402634:	cbz	w8, 402640 <ferror@plt+0xc50>
  402638:	mov	w0, #0xa                   	// #10
  40263c:	b	40265c <ferror@plt+0xc6c>
  402640:	ldr	w8, [x20, #368]
  402644:	mov	w0, #0xa                   	// #10
  402648:	cbnz	w8, 40265c <ferror@plt+0xc6c>
  40264c:	ldr	w8, [x20, #372]
  402650:	cmp	w8, #0x0
  402654:	mov	w8, #0x2                   	// #2
  402658:	csel	w0, w8, w0, eq  // eq = none
  40265c:	sub	x2, x29, #0x38
  402660:	mov	w3, #0x2e                  	// #46
  402664:	bl	4019d0 <inet_ntop@plt>
  402668:	add	x8, x20, #0x158
  40266c:	ldr	q0, [x8]
  402670:	mov	x22, x0
  402674:	add	x0, sp, #0x40
  402678:	add	x2, sp, #0x50
  40267c:	mov	w1, #0x77                  	// #119
  402680:	mov	w3, #0x28                  	// #40
  402684:	str	q0, [sp, #64]
  402688:	bl	402fa4 <ferror@plt+0x15b4>
  40268c:	cbnz	w0, 402878 <ferror@plt+0xe88>
  402690:	mov	x21, x20
  402694:	ldrb	w25, [x21, #40]!
  402698:	cbz	w25, 4026f4 <ferror@plt+0xd04>
  40269c:	mov	x23, xzr
  4026a0:	mov	w24, #0x3f                  	// #63
  4026a4:	b	4026c0 <ferror@plt+0xcd0>
  4026a8:	add	x8, x20, x23
  4026ac:	strb	w24, [x8, #40]
  4026b0:	add	x8, x20, x23
  4026b4:	ldrb	w25, [x8, #41]
  4026b8:	add	x23, x23, #0x1
  4026bc:	cbz	w25, 4026f4 <ferror@plt+0xd04>
  4026c0:	cmp	w23, #0x4
  4026c4:	b.eq	4026f4 <ferror@plt+0xd04>  // b.none
  4026c8:	bl	401820 <__ctype_b_loc@plt>
  4026cc:	ldr	x8, [x0]
  4026d0:	sxtb	x9, w25
  4026d4:	ldrh	w8, [x8, x9, lsl #1]
  4026d8:	tbz	w8, #14, 4026a8 <ferror@plt+0xcb8>
  4026dc:	and	w8, w25, #0xff
  4026e0:	cmp	w8, #0x5d
  4026e4:	b.eq	4026a8 <ferror@plt+0xcb8>  // b.none
  4026e8:	cmp	w8, #0x5b
  4026ec:	b.eq	4026a8 <ferror@plt+0xcb8>  // b.none
  4026f0:	b	4026b0 <ferror@plt+0xcc0>
  4026f4:	mov	x23, x20
  4026f8:	ldrb	w26, [x23, #44]!
  4026fc:	cbz	w26, 402758 <ferror@plt+0xd68>
  402700:	mov	x24, xzr
  402704:	mov	w25, #0x3f                  	// #63
  402708:	b	402724 <ferror@plt+0xd34>
  40270c:	add	x8, x20, x24
  402710:	strb	w25, [x8, #44]
  402714:	add	x8, x20, x24
  402718:	ldrb	w26, [x8, #45]
  40271c:	add	x24, x24, #0x1
  402720:	cbz	w26, 402758 <ferror@plt+0xd68>
  402724:	cmp	w24, #0x20
  402728:	b.eq	402758 <ferror@plt+0xd68>  // b.none
  40272c:	bl	401820 <__ctype_b_loc@plt>
  402730:	ldr	x8, [x0]
  402734:	sxtb	x9, w26
  402738:	ldrh	w8, [x8, x9, lsl #1]
  40273c:	tbz	w8, #14, 40270c <ferror@plt+0xd1c>
  402740:	and	w8, w26, #0xff
  402744:	cmp	w8, #0x5d
  402748:	b.eq	40270c <ferror@plt+0xd1c>  // b.none
  40274c:	cmp	w8, #0x5b
  402750:	b.eq	40270c <ferror@plt+0xd1c>  // b.none
  402754:	b	402714 <ferror@plt+0xd24>
  402758:	mov	x24, x20
  40275c:	ldrb	w27, [x24, #8]!
  402760:	cbz	w27, 4027bc <ferror@plt+0xdcc>
  402764:	mov	x25, xzr
  402768:	mov	w26, #0x3f                  	// #63
  40276c:	b	402788 <ferror@plt+0xd98>
  402770:	add	x8, x20, x25
  402774:	strb	w26, [x8, #8]
  402778:	add	x8, x20, x25
  40277c:	ldrb	w27, [x8, #9]
  402780:	add	x25, x25, #0x1
  402784:	cbz	w27, 4027bc <ferror@plt+0xdcc>
  402788:	cmp	w25, #0x20
  40278c:	b.eq	4027bc <ferror@plt+0xdcc>  // b.none
  402790:	bl	401820 <__ctype_b_loc@plt>
  402794:	ldr	x8, [x0]
  402798:	sxtb	x9, w27
  40279c:	ldrh	w8, [x8, x9, lsl #1]
  4027a0:	tbz	w8, #14, 402770 <ferror@plt+0xd80>
  4027a4:	and	w8, w27, #0xff
  4027a8:	cmp	w8, #0x5d
  4027ac:	b.eq	402770 <ferror@plt+0xd80>  // b.none
  4027b0:	cmp	w8, #0x5b
  4027b4:	b.eq	402770 <ferror@plt+0xd80>  // b.none
  4027b8:	b	402778 <ferror@plt+0xd88>
  4027bc:	mov	x25, x20
  4027c0:	ldrb	w28, [x25, #76]!
  4027c4:	cbz	w28, 402820 <ferror@plt+0xe30>
  4027c8:	mov	x26, xzr
  4027cc:	mov	w27, #0x3f                  	// #63
  4027d0:	b	4027ec <ferror@plt+0xdfc>
  4027d4:	add	x8, x20, x26
  4027d8:	strb	w27, [x8, #76]
  4027dc:	add	x8, x20, x26
  4027e0:	ldrb	w28, [x8, #77]
  4027e4:	add	x26, x26, #0x1
  4027e8:	cbz	w28, 402820 <ferror@plt+0xe30>
  4027ec:	cmp	w26, #0x100
  4027f0:	b.eq	402820 <ferror@plt+0xe30>  // b.none
  4027f4:	bl	401820 <__ctype_b_loc@plt>
  4027f8:	ldr	x8, [x0]
  4027fc:	sxtb	x9, w28
  402800:	ldrh	w8, [x8, x9, lsl #1]
  402804:	tbz	w8, #14, 4027d4 <ferror@plt+0xde4>
  402808:	and	w8, w28, #0xff
  40280c:	cmp	w8, #0x5d
  402810:	b.eq	4027d4 <ferror@plt+0xde4>  // b.none
  402814:	cmp	w8, #0x5b
  402818:	b.eq	4027d4 <ferror@plt+0xde4>  // b.none
  40281c:	b	4027dc <ferror@plt+0xdec>
  402820:	ldrsh	w2, [x20]
  402824:	ldr	w3, [x20, #4]
  402828:	add	x8, sp, #0x50
  40282c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402830:	mov	w9, #0x100                 	// #256
  402834:	mov	w10, #0x14                  	// #20
  402838:	mov	w11, #0x20                  	// #32
  40283c:	str	x8, [sp, #56]
  402840:	mov	w8, #0xc                   	// #12
  402844:	add	x1, x1, #0x877
  402848:	mov	w5, #0x8                   	// #8
  40284c:	mov	w6, #0x20                  	// #32
  402850:	mov	x0, x19
  402854:	mov	x4, x21
  402858:	mov	x7, x23
  40285c:	stp	x25, x22, [sp, #40]
  402860:	str	x24, [sp, #16]
  402864:	str	w9, [sp, #32]
  402868:	str	w10, [sp, #24]
  40286c:	str	w11, [sp, #8]
  402870:	str	w8, [sp]
  402874:	bl	4019a0 <fprintf@plt>
  402878:	ldp	x20, x19, [sp, #256]
  40287c:	ldp	x22, x21, [sp, #240]
  402880:	ldp	x24, x23, [sp, #224]
  402884:	ldp	x26, x25, [sp, #208]
  402888:	ldp	x28, x27, [sp, #192]
  40288c:	ldp	x29, x30, [sp, #176]
  402890:	add	sp, sp, #0x110
  402894:	ret
  402898:	sub	sp, sp, #0xd0
  40289c:	stp	x29, x30, [sp, #144]
  4028a0:	str	x23, [sp, #160]
  4028a4:	stp	x22, x21, [sp, #176]
  4028a8:	stp	x20, x19, [sp, #192]
  4028ac:	add	x29, sp, #0x90
  4028b0:	stp	xzr, xzr, [sp]
  4028b4:	cbz	x0, 402d1c <ferror@plt+0x132c>
  4028b8:	mov	x19, x1
  4028bc:	cbz	x1, 402d3c <ferror@plt+0x134c>
  4028c0:	mov	x20, x0
  4028c4:	mov	x0, xzr
  4028c8:	bl	4016f0 <time@plt>
  4028cc:	str	x0, [x29, #24]
  4028d0:	add	x0, x29, #0x18
  4028d4:	sub	x1, x29, #0x40
  4028d8:	bl	401650 <localtime_r@plt>
  4028dc:	adrp	x1, 403000 <ferror@plt+0x1610>
  4028e0:	mov	w21, #0xffffffff            	// #-1
  4028e4:	add	x1, x1, #0x9b7
  4028e8:	mov	x0, x20
  4028ec:	stur	w21, [x29, #-32]
  4028f0:	bl	401800 <strcmp@plt>
  4028f4:	cbz	w0, 402994 <ferror@plt+0xfa4>
  4028f8:	adrp	x1, 403000 <ferror@plt+0x1610>
  4028fc:	add	x1, x1, #0x9bb
  402900:	mov	x0, x20
  402904:	bl	401800 <strcmp@plt>
  402908:	cbz	w0, 40295c <ferror@plt+0xf6c>
  40290c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402910:	add	x1, x1, #0x9c1
  402914:	mov	x0, x20
  402918:	bl	401800 <strcmp@plt>
  40291c:	cbz	w0, 402968 <ferror@plt+0xf78>
  402920:	adrp	x1, 403000 <ferror@plt+0x1610>
  402924:	add	x1, x1, #0x9cb
  402928:	mov	x0, x20
  40292c:	bl	401800 <strcmp@plt>
  402930:	cbz	w0, 40297c <ferror@plt+0xf8c>
  402934:	ldrb	w8, [x20]
  402938:	cmp	w8, #0x2d
  40293c:	b.eq	4029dc <ferror@plt+0xfec>  // b.none
  402940:	cmp	w8, #0x2b
  402944:	b.ne	4029f4 <ferror@plt+0x1004>  // b.any
  402948:	add	x0, x20, #0x1
  40294c:	add	x1, sp, #0x8
  402950:	bl	402d5c <ferror@plt+0x136c>
  402954:	tbz	w0, #31, 402990 <ferror@plt+0xfa0>
  402958:	b	4029ec <ferror@plt+0xffc>
  40295c:	stur	xzr, [x29, #-60]
  402960:	stur	wzr, [x29, #-64]
  402964:	b	402990 <ferror@plt+0xfa0>
  402968:	ldur	w8, [x29, #-52]
  40296c:	stur	xzr, [x29, #-60]
  402970:	stur	wzr, [x29, #-64]
  402974:	sub	w8, w8, #0x1
  402978:	b	40298c <ferror@plt+0xf9c>
  40297c:	ldur	w8, [x29, #-52]
  402980:	stur	xzr, [x29, #-60]
  402984:	stur	wzr, [x29, #-64]
  402988:	add	w8, w8, #0x1
  40298c:	stur	w8, [x29, #-52]
  402990:	mov	w21, #0xffffffff            	// #-1
  402994:	sub	x0, x29, #0x40
  402998:	bl	401790 <mktime@plt>
  40299c:	cmn	x0, #0x1
  4029a0:	str	x0, [x29, #24]
  4029a4:	b.eq	402cb8 <ferror@plt+0x12c8>  // b.none
  4029a8:	tbnz	w21, #31, 4029b8 <ferror@plt+0xfc8>
  4029ac:	ldur	w8, [x29, #-40]
  4029b0:	cmp	w8, w21
  4029b4:	b.ne	402cb8 <ferror@plt+0x12c8>  // b.any
  4029b8:	ldp	x9, x8, [sp]
  4029bc:	mov	w10, #0x4240                	// #16960
  4029c0:	movk	w10, #0xf, lsl #16
  4029c4:	mov	w20, wzr
  4029c8:	madd	x8, x0, x10, x8
  4029cc:	subs	x8, x8, x9
  4029d0:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  4029d4:	str	x8, [x19]
  4029d8:	b	402cbc <ferror@plt+0x12cc>
  4029dc:	add	x0, x20, #0x1
  4029e0:	mov	x1, sp
  4029e4:	bl	402d5c <ferror@plt+0x136c>
  4029e8:	tbz	w0, #31, 402990 <ferror@plt+0xfa0>
  4029ec:	mov	w20, w0
  4029f0:	b	402cbc <ferror@plt+0x12cc>
  4029f4:	mov	x0, x20
  4029f8:	bl	401600 <strlen@plt>
  4029fc:	cmp	x0, #0x3
  402a00:	b.ls	402a1c <ferror@plt+0x102c>  // b.plast
  402a04:	add	x8, x20, x0
  402a08:	ldur	w8, [x8, #-4]
  402a0c:	mov	w9, #0x6120                	// #24864
  402a10:	movk	w9, #0x6f67, lsl #16
  402a14:	cmp	w8, w9
  402a18:	b.eq	402cd8 <ferror@plt+0x12e8>  // b.none
  402a1c:	adrp	x23, 414000 <ferror@plt+0x12610>
  402a20:	mov	x22, xzr
  402a24:	add	x23, x23, #0xb58
  402a28:	b	402a38 <ferror@plt+0x1048>
  402a2c:	add	x22, x22, #0x10
  402a30:	cmp	x22, #0xe0
  402a34:	b.eq	402a84 <ferror@plt+0x1094>  // b.none
  402a38:	ldr	x21, [x23, x22]
  402a3c:	mov	x0, x21
  402a40:	bl	401600 <strlen@plt>
  402a44:	cbz	x0, 402a2c <ferror@plt+0x103c>
  402a48:	mov	x2, x0
  402a4c:	mov	x0, x20
  402a50:	mov	x1, x21
  402a54:	bl	401870 <strncasecmp@plt>
  402a58:	cbnz	w0, 402a2c <ferror@plt+0x103c>
  402a5c:	mov	x0, x21
  402a60:	bl	401600 <strlen@plt>
  402a64:	ldrb	w8, [x20, x0]
  402a68:	cmp	w8, #0x20
  402a6c:	b.ne	402a2c <ferror@plt+0x103c>  // b.any
  402a70:	add	x8, x23, x22
  402a74:	ldr	w21, [x8, #8]
  402a78:	add	x8, x0, x20
  402a7c:	add	x20, x8, #0x1
  402a80:	b	402a88 <ferror@plt+0x1098>
  402a84:	mov	w21, #0xffffffff            	// #-1
  402a88:	ldp	q0, q1, [x29, #-64]
  402a8c:	ldur	q2, [x29, #-32]
  402a90:	ldur	x8, [x29, #-16]
  402a94:	adrp	x1, 403000 <ferror@plt+0x1610>
  402a98:	add	x1, x1, #0x9d9
  402a9c:	sub	x2, x29, #0x40
  402aa0:	mov	x0, x20
  402aa4:	stp	q0, q1, [sp, #16]
  402aa8:	str	q2, [sp, #48]
  402aac:	str	x8, [sp, #64]
  402ab0:	bl	401690 <strptime@plt>
  402ab4:	cbz	x0, 402ac0 <ferror@plt+0x10d0>
  402ab8:	ldrb	w8, [x0]
  402abc:	cbz	w8, 402994 <ferror@plt+0xfa4>
  402ac0:	ldp	q0, q1, [sp, #16]
  402ac4:	ldr	q2, [sp, #48]
  402ac8:	ldr	x8, [sp, #64]
  402acc:	adrp	x1, 403000 <ferror@plt+0x1610>
  402ad0:	add	x1, x1, #0x9eb
  402ad4:	sub	x2, x29, #0x40
  402ad8:	mov	x0, x20
  402adc:	stp	q0, q1, [x29, #-64]
  402ae0:	stur	q2, [x29, #-32]
  402ae4:	stur	x8, [x29, #-16]
  402ae8:	bl	401690 <strptime@plt>
  402aec:	cbz	x0, 402af8 <ferror@plt+0x1108>
  402af0:	ldrb	w8, [x0]
  402af4:	cbz	w8, 402994 <ferror@plt+0xfa4>
  402af8:	ldp	q0, q1, [sp, #16]
  402afc:	ldr	q2, [sp, #48]
  402b00:	ldr	x8, [sp, #64]
  402b04:	adrp	x1, 403000 <ferror@plt+0x1610>
  402b08:	add	x1, x1, #0x856
  402b0c:	sub	x2, x29, #0x40
  402b10:	mov	x0, x20
  402b14:	stp	q0, q1, [x29, #-64]
  402b18:	stur	q2, [x29, #-32]
  402b1c:	stur	x8, [x29, #-16]
  402b20:	bl	401690 <strptime@plt>
  402b24:	cbz	x0, 402b30 <ferror@plt+0x1140>
  402b28:	ldrb	w8, [x0]
  402b2c:	cbz	w8, 402994 <ferror@plt+0xfa4>
  402b30:	ldp	q0, q1, [sp, #16]
  402b34:	ldr	q2, [sp, #48]
  402b38:	ldr	x8, [sp, #64]
  402b3c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402b40:	add	x1, x1, #0x9fd
  402b44:	sub	x2, x29, #0x40
  402b48:	mov	x0, x20
  402b4c:	stp	q0, q1, [x29, #-64]
  402b50:	stur	q2, [x29, #-32]
  402b54:	stur	x8, [x29, #-16]
  402b58:	bl	401690 <strptime@plt>
  402b5c:	cbz	x0, 402b68 <ferror@plt+0x1178>
  402b60:	ldrb	w8, [x0]
  402b64:	cbz	w8, 402d0c <ferror@plt+0x131c>
  402b68:	ldp	q0, q1, [sp, #16]
  402b6c:	ldr	q2, [sp, #48]
  402b70:	ldr	x8, [sp, #64]
  402b74:	adrp	x1, 403000 <ferror@plt+0x1610>
  402b78:	add	x1, x1, #0xa0c
  402b7c:	sub	x2, x29, #0x40
  402b80:	mov	x0, x20
  402b84:	stp	q0, q1, [x29, #-64]
  402b88:	stur	q2, [x29, #-32]
  402b8c:	stur	x8, [x29, #-16]
  402b90:	bl	401690 <strptime@plt>
  402b94:	cbz	x0, 402ba0 <ferror@plt+0x11b0>
  402b98:	ldrb	w8, [x0]
  402b9c:	cbz	w8, 402d0c <ferror@plt+0x131c>
  402ba0:	ldp	q0, q1, [sp, #16]
  402ba4:	ldr	q2, [sp, #48]
  402ba8:	ldr	x8, [sp, #64]
  402bac:	adrp	x1, 403000 <ferror@plt+0x1610>
  402bb0:	add	x1, x1, #0xa1b
  402bb4:	sub	x2, x29, #0x40
  402bb8:	mov	x0, x20
  402bbc:	stp	q0, q1, [x29, #-64]
  402bc0:	stur	q2, [x29, #-32]
  402bc4:	stur	x8, [x29, #-16]
  402bc8:	bl	401690 <strptime@plt>
  402bcc:	cbz	x0, 402bd8 <ferror@plt+0x11e8>
  402bd0:	ldrb	w8, [x0]
  402bd4:	cbz	w8, 402d08 <ferror@plt+0x1318>
  402bd8:	ldp	q0, q1, [sp, #16]
  402bdc:	ldr	q2, [sp, #48]
  402be0:	ldr	x8, [sp, #64]
  402be4:	adrp	x1, 403000 <ferror@plt+0x1610>
  402be8:	add	x1, x1, #0xa24
  402bec:	sub	x2, x29, #0x40
  402bf0:	mov	x0, x20
  402bf4:	stp	q0, q1, [x29, #-64]
  402bf8:	stur	q2, [x29, #-32]
  402bfc:	stur	x8, [x29, #-16]
  402c00:	bl	401690 <strptime@plt>
  402c04:	cbz	x0, 402c10 <ferror@plt+0x1220>
  402c08:	ldrb	w8, [x0]
  402c0c:	cbz	w8, 402d08 <ferror@plt+0x1318>
  402c10:	ldp	q0, q1, [sp, #16]
  402c14:	ldr	q2, [sp, #48]
  402c18:	ldr	x8, [sp, #64]
  402c1c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402c20:	add	x1, x1, #0x9f4
  402c24:	sub	x2, x29, #0x40
  402c28:	mov	x0, x20
  402c2c:	stp	q0, q1, [x29, #-64]
  402c30:	stur	q2, [x29, #-32]
  402c34:	stur	x8, [x29, #-16]
  402c38:	bl	401690 <strptime@plt>
  402c3c:	cbz	x0, 402c48 <ferror@plt+0x1258>
  402c40:	ldrb	w8, [x0]
  402c44:	cbz	w8, 402994 <ferror@plt+0xfa4>
  402c48:	ldp	q0, q1, [sp, #16]
  402c4c:	ldr	q2, [sp, #48]
  402c50:	ldr	x8, [sp, #64]
  402c54:	adrp	x1, 403000 <ferror@plt+0x1610>
  402c58:	add	x1, x1, #0xa15
  402c5c:	sub	x2, x29, #0x40
  402c60:	mov	x0, x20
  402c64:	stp	q0, q1, [x29, #-64]
  402c68:	stur	q2, [x29, #-32]
  402c6c:	stur	x8, [x29, #-16]
  402c70:	bl	401690 <strptime@plt>
  402c74:	cbz	x0, 402c80 <ferror@plt+0x1290>
  402c78:	ldrb	w8, [x0]
  402c7c:	cbz	w8, 402d0c <ferror@plt+0x131c>
  402c80:	ldp	q0, q1, [sp, #16]
  402c84:	ldr	q2, [sp, #48]
  402c88:	ldr	x8, [sp, #64]
  402c8c:	adrp	x1, 403000 <ferror@plt+0x1610>
  402c90:	add	x1, x1, #0xa2d
  402c94:	sub	x2, x29, #0x40
  402c98:	mov	x0, x20
  402c9c:	stp	q0, q1, [x29, #-64]
  402ca0:	stur	q2, [x29, #-32]
  402ca4:	stur	x8, [x29, #-16]
  402ca8:	bl	401690 <strptime@plt>
  402cac:	cbz	x0, 402cb8 <ferror@plt+0x12c8>
  402cb0:	ldrb	w8, [x0]
  402cb4:	cbz	w8, 402d0c <ferror@plt+0x131c>
  402cb8:	mov	w20, #0xffffffea            	// #-22
  402cbc:	mov	w0, w20
  402cc0:	ldp	x20, x19, [sp, #192]
  402cc4:	ldp	x22, x21, [sp, #176]
  402cc8:	ldr	x23, [sp, #160]
  402ccc:	ldp	x29, x30, [sp, #144]
  402cd0:	add	sp, sp, #0xd0
  402cd4:	ret
  402cd8:	sub	x1, x0, #0x4
  402cdc:	mov	x0, x20
  402ce0:	bl	401880 <strndup@plt>
  402ce4:	cbz	x0, 402d14 <ferror@plt+0x1324>
  402ce8:	mov	x1, sp
  402cec:	mov	x21, x0
  402cf0:	bl	402d5c <ferror@plt+0x136c>
  402cf4:	mov	w20, w0
  402cf8:	mov	x0, x21
  402cfc:	bl	401850 <free@plt>
  402d00:	tbz	w20, #31, 402990 <ferror@plt+0xfa0>
  402d04:	b	402cbc <ferror@plt+0x12cc>
  402d08:	stur	xzr, [x29, #-60]
  402d0c:	stur	wzr, [x29, #-64]
  402d10:	b	402994 <ferror@plt+0xfa4>
  402d14:	mov	w20, #0xfffffff4            	// #-12
  402d18:	b	402cbc <ferror@plt+0x12cc>
  402d1c:	adrp	x0, 403000 <ferror@plt+0x1610>
  402d20:	adrp	x1, 403000 <ferror@plt+0x1610>
  402d24:	adrp	x3, 403000 <ferror@plt+0x1610>
  402d28:	add	x0, x0, #0x974
  402d2c:	add	x1, x1, #0x976
  402d30:	add	x3, x3, #0x986
  402d34:	mov	w2, #0xc4                  	// #196
  402d38:	bl	401960 <__assert_fail@plt>
  402d3c:	adrp	x0, 403000 <ferror@plt+0x1610>
  402d40:	adrp	x1, 403000 <ferror@plt+0x1610>
  402d44:	adrp	x3, 403000 <ferror@plt+0x1610>
  402d48:	add	x0, x0, #0x9b2
  402d4c:	add	x1, x1, #0x976
  402d50:	add	x3, x3, #0x986
  402d54:	mov	w2, #0xc5                  	// #197
  402d58:	bl	401960 <__assert_fail@plt>
  402d5c:	sub	sp, sp, #0x80
  402d60:	stp	x29, x30, [sp, #32]
  402d64:	stp	x28, x27, [sp, #48]
  402d68:	stp	x26, x25, [sp, #64]
  402d6c:	stp	x24, x23, [sp, #80]
  402d70:	stp	x22, x21, [sp, #96]
  402d74:	stp	x20, x19, [sp, #112]
  402d78:	add	x29, sp, #0x20
  402d7c:	cbz	x0, 402f4c <ferror@plt+0x155c>
  402d80:	mov	x19, x1
  402d84:	cbz	x1, 402f6c <ferror@plt+0x157c>
  402d88:	adrp	x1, 403000 <ferror@plt+0x1610>
  402d8c:	add	x1, x1, #0xaf2
  402d90:	mov	x20, x0
  402d94:	bl	401890 <strspn@plt>
  402d98:	add	x24, x20, x0
  402d9c:	ldrb	w8, [x24]
  402da0:	cbz	w8, 402f18 <ferror@plt+0x1528>
  402da4:	str	x19, [sp, #8]
  402da8:	bl	401970 <__errno_location@plt>
  402dac:	adrp	x26, 403000 <ferror@plt+0x1610>
  402db0:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  402db4:	mov	x20, x0
  402db8:	mov	x19, xzr
  402dbc:	add	x26, x26, #0xaf2
  402dc0:	movk	x28, #0xcccd
  402dc4:	sub	x1, x29, #0x8
  402dc8:	mov	w2, #0xa                   	// #10
  402dcc:	mov	x0, x24
  402dd0:	str	wzr, [x20]
  402dd4:	bl	401640 <strtoll@plt>
  402dd8:	ldr	w8, [x20]
  402ddc:	cmp	w8, #0x1
  402de0:	b.ge	402f3c <ferror@plt+0x154c>  // b.tcont
  402de4:	mov	x22, x0
  402de8:	tbnz	x0, #63, 402f44 <ferror@plt+0x1554>
  402dec:	ldur	x23, [x29, #-8]
  402df0:	str	x19, [sp, #16]
  402df4:	ldrb	w8, [x23]
  402df8:	cmp	w8, #0x2e
  402dfc:	b.ne	402e40 <ferror@plt+0x1450>  // b.any
  402e00:	add	x25, x23, #0x1
  402e04:	sub	x1, x29, #0x8
  402e08:	mov	w2, #0xa                   	// #10
  402e0c:	mov	x0, x25
  402e10:	str	wzr, [x20]
  402e14:	bl	401640 <strtoll@plt>
  402e18:	ldr	w8, [x20]
  402e1c:	cmp	w8, #0x1
  402e20:	b.ge	402f3c <ferror@plt+0x154c>  // b.tcont
  402e24:	mov	x24, x0
  402e28:	tbnz	x0, #63, 402f44 <ferror@plt+0x1554>
  402e2c:	ldur	x23, [x29, #-8]
  402e30:	cmp	x23, x25
  402e34:	b.eq	402f18 <ferror@plt+0x1528>  // b.none
  402e38:	sub	w21, w23, w25
  402e3c:	b	402e50 <ferror@plt+0x1460>
  402e40:	cmp	x23, x24
  402e44:	b.eq	402f18 <ferror@plt+0x1528>  // b.none
  402e48:	mov	x24, xzr
  402e4c:	mov	w21, wzr
  402e50:	mov	x0, x23
  402e54:	mov	x1, x26
  402e58:	bl	401890 <strspn@plt>
  402e5c:	adrp	x19, 414000 <ferror@plt+0x12610>
  402e60:	mov	x27, xzr
  402e64:	add	x25, x23, x0
  402e68:	add	x19, x19, #0xc40
  402e6c:	stur	x25, [x29, #-8]
  402e70:	b	402e84 <ferror@plt+0x1494>
  402e74:	add	x27, x27, #0x1
  402e78:	cmp	x27, #0x1c
  402e7c:	add	x19, x19, #0x10
  402e80:	b.eq	402f18 <ferror@plt+0x1528>  // b.none
  402e84:	ldur	x26, [x19, #-8]
  402e88:	mov	x0, x26
  402e8c:	bl	401600 <strlen@plt>
  402e90:	cbz	x23, 402e74 <ferror@plt+0x1484>
  402e94:	mov	x2, x0
  402e98:	cbz	x0, 402e74 <ferror@plt+0x1484>
  402e9c:	mov	x0, x25
  402ea0:	mov	x1, x26
  402ea4:	bl	401710 <strncmp@plt>
  402ea8:	cbnz	w0, 402e74 <ferror@plt+0x1484>
  402eac:	ldr	x19, [x19]
  402eb0:	mul	x24, x19, x24
  402eb4:	cbz	w21, 402ec8 <ferror@plt+0x14d8>
  402eb8:	umulh	x8, x24, x28
  402ebc:	subs	w21, w21, #0x1
  402ec0:	lsr	x24, x8, #3
  402ec4:	b.ne	402eb8 <ferror@plt+0x14c8>  // b.any
  402ec8:	cmp	w27, #0x1c
  402ecc:	b.cs	402f18 <ferror@plt+0x1528>  // b.hs, b.nlast
  402ed0:	mov	x0, x26
  402ed4:	bl	401600 <strlen@plt>
  402ed8:	ldr	x8, [sp, #16]
  402edc:	adrp	x26, 403000 <ferror@plt+0x1610>
  402ee0:	add	x23, x25, x0
  402ee4:	add	x26, x26, #0xaf2
  402ee8:	madd	x8, x19, x22, x8
  402eec:	mov	x0, x23
  402ef0:	mov	x1, x26
  402ef4:	add	x19, x8, x24
  402ef8:	bl	401890 <strspn@plt>
  402efc:	add	x24, x23, x0
  402f00:	ldrb	w8, [x24]
  402f04:	cbnz	w8, 402dc4 <ferror@plt+0x13d4>
  402f08:	ldr	x8, [sp, #8]
  402f0c:	mov	w0, wzr
  402f10:	str	x19, [x8]
  402f14:	b	402f1c <ferror@plt+0x152c>
  402f18:	mov	w0, #0xffffffea            	// #-22
  402f1c:	ldp	x20, x19, [sp, #112]
  402f20:	ldp	x22, x21, [sp, #96]
  402f24:	ldp	x24, x23, [sp, #80]
  402f28:	ldp	x26, x25, [sp, #64]
  402f2c:	ldp	x28, x27, [sp, #48]
  402f30:	ldp	x29, x30, [sp, #32]
  402f34:	add	sp, sp, #0x80
  402f38:	ret
  402f3c:	neg	w0, w8
  402f40:	b	402f1c <ferror@plt+0x152c>
  402f44:	mov	w0, #0xffffffde            	// #-34
  402f48:	b	402f1c <ferror@plt+0x152c>
  402f4c:	adrp	x0, 403000 <ferror@plt+0x1610>
  402f50:	adrp	x1, 403000 <ferror@plt+0x1610>
  402f54:	adrp	x3, 403000 <ferror@plt+0x1610>
  402f58:	add	x0, x0, #0x974
  402f5c:	add	x1, x1, #0x976
  402f60:	add	x3, x3, #0xacc
  402f64:	mov	w2, #0x4d                  	// #77
  402f68:	bl	401960 <__assert_fail@plt>
  402f6c:	adrp	x0, 403000 <ferror@plt+0x1610>
  402f70:	adrp	x1, 403000 <ferror@plt+0x1610>
  402f74:	adrp	x3, 403000 <ferror@plt+0x1610>
  402f78:	add	x0, x0, #0x9b2
  402f7c:	add	x1, x1, #0x976
  402f80:	add	x3, x3, #0xacc
  402f84:	mov	w2, #0x4e                  	// #78
  402f88:	bl	401960 <__assert_fail@plt>
  402f8c:	ldr	w8, [x0, #32]
  402f90:	tbnz	w8, #31, 402f9c <ferror@plt+0x15ac>
  402f94:	ldr	w0, [x0, #40]
  402f98:	ret
  402f9c:	mov	w0, wzr
  402fa0:	ret
  402fa4:	sub	sp, sp, #0x70
  402fa8:	stp	x22, x21, [sp, #80]
  402fac:	stp	x20, x19, [sp, #96]
  402fb0:	mov	x20, x3
  402fb4:	mov	x21, x2
  402fb8:	mov	w22, w1
  402fbc:	mov	x19, x0
  402fc0:	stp	x29, x30, [sp, #64]
  402fc4:	add	x29, sp, #0x40
  402fc8:	tbnz	w1, #6, 402ff8 <ferror@plt+0x1608>
  402fcc:	add	x1, sp, #0x8
  402fd0:	mov	x0, x19
  402fd4:	bl	401650 <localtime_r@plt>
  402fd8:	cbz	x0, 403008 <ferror@plt+0x1618>
  402fdc:	ldr	x1, [x19, #8]
  402fe0:	add	x0, sp, #0x8
  402fe4:	mov	w2, w22
  402fe8:	mov	x3, x21
  402fec:	mov	x4, x20
  402ff0:	bl	403038 <ferror@plt+0x1648>
  402ff4:	b	403024 <ferror@plt+0x1634>
  402ff8:	add	x1, sp, #0x8
  402ffc:	mov	x0, x19
  403000:	bl	401750 <gmtime_r@plt>
  403004:	cbnz	x0, 402fdc <ferror@plt+0x15ec>
  403008:	adrp	x1, 403000 <ferror@plt+0x1610>
  40300c:	add	x1, x1, #0xa3a
  403010:	mov	w2, #0x5                   	// #5
  403014:	bl	401910 <dcgettext@plt>
  403018:	ldr	x1, [x19]
  40301c:	bl	4018e0 <warnx@plt>
  403020:	mov	w0, #0xffffffff            	// #-1
  403024:	ldp	x20, x19, [sp, #96]
  403028:	ldp	x22, x21, [sp, #80]
  40302c:	ldp	x29, x30, [sp, #64]
  403030:	add	sp, sp, #0x70
  403034:	ret
  403038:	stp	x29, x30, [sp, #-64]!
  40303c:	str	x23, [sp, #16]
  403040:	stp	x22, x21, [sp, #32]
  403044:	stp	x20, x19, [sp, #48]
  403048:	mov	x19, x4
  40304c:	mov	x20, x3
  403050:	mov	w22, w2
  403054:	mov	x23, x1
  403058:	mov	x21, x0
  40305c:	mov	x29, sp
  403060:	tbnz	w2, #0, 40309c <ferror@plt+0x16ac>
  403064:	tbz	w22, #1, 4030e0 <ferror@plt+0x16f0>
  403068:	ldp	w4, w3, [x21, #4]
  40306c:	ldr	w5, [x21]
  403070:	adrp	x2, 403000 <ferror@plt+0x1610>
  403074:	add	x2, x2, #0xb06
  403078:	mov	x0, x20
  40307c:	mov	x1, x19
  403080:	bl	4016b0 <snprintf@plt>
  403084:	tbnz	w0, #31, 4031e0 <ferror@plt+0x17f0>
  403088:	mov	w8, w0
  40308c:	subs	x19, x19, x8
  403090:	b.cc	4031e0 <ferror@plt+0x17f0>  // b.lo, b.ul, b.last
  403094:	add	x20, x20, x8
  403098:	b	4030e0 <ferror@plt+0x16f0>
  40309c:	ldp	w9, w8, [x21, #16]
  4030a0:	ldr	w5, [x21, #12]
  4030a4:	adrp	x2, 403000 <ferror@plt+0x1610>
  4030a8:	sxtw	x8, w8
  4030ac:	add	x3, x8, #0x76c
  4030b0:	add	w4, w9, #0x1
  4030b4:	add	x2, x2, #0xaf7
  4030b8:	mov	x0, x20
  4030bc:	mov	x1, x19
  4030c0:	bl	4016b0 <snprintf@plt>
  4030c4:	tbnz	w0, #31, 4031e0 <ferror@plt+0x17f0>
  4030c8:	mov	w8, w0
  4030cc:	cmp	x8, x19
  4030d0:	b.hi	4031e0 <ferror@plt+0x17f0>  // b.pmore
  4030d4:	sub	x19, x19, x8
  4030d8:	add	x20, x20, x8
  4030dc:	tbnz	w22, #1, 403134 <ferror@plt+0x1744>
  4030e0:	tbnz	w22, #3, 4030f4 <ferror@plt+0x1704>
  4030e4:	tbz	w22, #4, 403120 <ferror@plt+0x1730>
  4030e8:	adrp	x2, 403000 <ferror@plt+0x1610>
  4030ec:	add	x2, x2, #0xb1c
  4030f0:	b	4030fc <ferror@plt+0x170c>
  4030f4:	adrp	x2, 403000 <ferror@plt+0x1610>
  4030f8:	add	x2, x2, #0xb15
  4030fc:	mov	x0, x20
  403100:	mov	x1, x19
  403104:	mov	x3, x23
  403108:	bl	4016b0 <snprintf@plt>
  40310c:	tbnz	w0, #31, 4031e0 <ferror@plt+0x17f0>
  403110:	mov	w8, w0
  403114:	subs	x19, x19, x8
  403118:	b.cc	4031e0 <ferror@plt+0x17f0>  // b.lo, b.ul, b.last
  40311c:	add	x20, x20, x8
  403120:	tbz	w22, #2, 4031d8 <ferror@plt+0x17e8>
  403124:	ldr	w8, [x21, #32]
  403128:	tbnz	w8, #31, 403154 <ferror@plt+0x1764>
  40312c:	ldr	w8, [x21, #40]
  403130:	b	403158 <ferror@plt+0x1768>
  403134:	cbz	x19, 4031e0 <ferror@plt+0x17f0>
  403138:	tst	w22, #0x20
  40313c:	mov	w8, #0x54                  	// #84
  403140:	mov	w9, #0x20                  	// #32
  403144:	csel	w8, w9, w8, eq  // eq = none
  403148:	strb	w8, [x20], #1
  40314c:	sub	x19, x19, #0x1
  403150:	b	403068 <ferror@plt+0x1678>
  403154:	mov	w8, wzr
  403158:	mov	w9, #0x8889                	// #34953
  40315c:	movk	w9, #0x8888, lsl #16
  403160:	mov	w10, #0xb3c5                	// #46021
  403164:	movk	w10, #0x91a2, lsl #16
  403168:	smull	x11, w8, w9
  40316c:	smull	x10, w8, w10
  403170:	lsr	x11, x11, #32
  403174:	lsr	x10, x10, #32
  403178:	add	w11, w11, w8
  40317c:	add	w8, w10, w8
  403180:	asr	w10, w11, #5
  403184:	add	w10, w10, w11, lsr #31
  403188:	asr	w11, w8, #11
  40318c:	add	w3, w11, w8, lsr #31
  403190:	smull	x8, w10, w9
  403194:	lsr	x8, x8, #32
  403198:	add	w8, w8, w10
  40319c:	asr	w9, w8, #5
  4031a0:	add	w8, w9, w8, lsr #31
  4031a4:	mov	w9, #0x3c                  	// #60
  4031a8:	msub	w8, w8, w9, w10
  4031ac:	cmp	w8, #0x0
  4031b0:	adrp	x2, 403000 <ferror@plt+0x1610>
  4031b4:	cneg	w4, w8, mi  // mi = first
  4031b8:	add	x2, x2, #0xb23
  4031bc:	mov	x0, x20
  4031c0:	mov	x1, x19
  4031c4:	bl	4016b0 <snprintf@plt>
  4031c8:	tbnz	w0, #31, 4031e0 <ferror@plt+0x17f0>
  4031cc:	sxtw	x8, w0
  4031d0:	cmp	x19, x8
  4031d4:	b.cc	4031e0 <ferror@plt+0x17f0>  // b.lo, b.ul, b.last
  4031d8:	mov	w0, wzr
  4031dc:	b	4031fc <ferror@plt+0x180c>
  4031e0:	adrp	x1, 403000 <ferror@plt+0x1610>
  4031e4:	add	x1, x1, #0xb2e
  4031e8:	mov	w2, #0x5                   	// #5
  4031ec:	mov	x0, xzr
  4031f0:	bl	401910 <dcgettext@plt>
  4031f4:	bl	4018e0 <warnx@plt>
  4031f8:	mov	w0, #0xffffffff            	// #-1
  4031fc:	ldp	x20, x19, [sp, #48]
  403200:	ldp	x22, x21, [sp, #32]
  403204:	ldr	x23, [sp, #16]
  403208:	ldp	x29, x30, [sp], #64
  40320c:	ret
  403210:	mov	x4, x3
  403214:	mov	x3, x2
  403218:	mov	w2, w1
  40321c:	mov	x1, xzr
  403220:	b	403038 <ferror@plt+0x1648>
  403224:	sub	sp, sp, #0x70
  403228:	stp	x22, x21, [sp, #80]
  40322c:	stp	x20, x19, [sp, #96]
  403230:	mov	x20, x3
  403234:	mov	x21, x2
  403238:	mov	w22, w1
  40323c:	mov	x19, x0
  403240:	stp	x29, x30, [sp, #64]
  403244:	add	x29, sp, #0x40
  403248:	tbnz	w1, #6, 403278 <ferror@plt+0x1888>
  40324c:	add	x1, sp, #0x8
  403250:	mov	x0, x19
  403254:	bl	401650 <localtime_r@plt>
  403258:	cbz	x0, 403288 <ferror@plt+0x1898>
  40325c:	add	x0, sp, #0x8
  403260:	mov	x1, xzr
  403264:	mov	w2, w22
  403268:	mov	x3, x21
  40326c:	mov	x4, x20
  403270:	bl	403038 <ferror@plt+0x1648>
  403274:	b	4032a4 <ferror@plt+0x18b4>
  403278:	add	x1, sp, #0x8
  40327c:	mov	x0, x19
  403280:	bl	401750 <gmtime_r@plt>
  403284:	cbnz	x0, 40325c <ferror@plt+0x186c>
  403288:	adrp	x1, 403000 <ferror@plt+0x1610>
  40328c:	add	x1, x1, #0xa3a
  403290:	mov	w2, #0x5                   	// #5
  403294:	bl	401910 <dcgettext@plt>
  403298:	mov	x1, x19
  40329c:	bl	4018e0 <warnx@plt>
  4032a0:	mov	w0, #0xffffffff            	// #-1
  4032a4:	ldp	x20, x19, [sp, #96]
  4032a8:	ldp	x22, x21, [sp, #80]
  4032ac:	ldp	x29, x30, [sp, #64]
  4032b0:	add	sp, sp, #0x70
  4032b4:	ret
  4032b8:	sub	sp, sp, #0xb0
  4032bc:	stp	x29, x30, [sp, #112]
  4032c0:	stp	x22, x21, [sp, #144]
  4032c4:	stp	x20, x19, [sp, #160]
  4032c8:	ldr	x8, [x1]
  4032cc:	str	x23, [sp, #128]
  4032d0:	mov	x19, x4
  4032d4:	mov	x20, x3
  4032d8:	mov	w21, w2
  4032dc:	mov	x22, x1
  4032e0:	mov	x23, x0
  4032e4:	add	x29, sp, #0x70
  4032e8:	cbnz	x8, 4032f8 <ferror@plt+0x1908>
  4032ec:	mov	x0, x22
  4032f0:	mov	x1, xzr
  4032f4:	bl	401740 <gettimeofday@plt>
  4032f8:	add	x1, sp, #0x38
  4032fc:	mov	x0, x23
  403300:	bl	401650 <localtime_r@plt>
  403304:	mov	x1, sp
  403308:	mov	x0, x22
  40330c:	bl	401650 <localtime_r@plt>
  403310:	ldr	w10, [sp, #28]
  403314:	ldr	w11, [sp, #84]
  403318:	ldr	w8, [sp, #76]
  40331c:	ldr	w9, [sp, #20]
  403320:	cmp	w11, w10
  403324:	b.ne	403368 <ferror@plt+0x1978>  // b.any
  403328:	cmp	w8, w9
  40332c:	b.ne	403368 <ferror@plt+0x1978>  // b.any
  403330:	ldp	w4, w3, [sp, #60]
  403334:	adrp	x2, 403000 <ferror@plt+0x1610>
  403338:	add	x2, x2, #0xb0b
  40333c:	mov	x0, x20
  403340:	mov	x1, x19
  403344:	bl	4016b0 <snprintf@plt>
  403348:	mov	w8, w0
  40334c:	mov	w0, #0xffffffff            	// #-1
  403350:	tbnz	w8, #31, 4033a8 <ferror@plt+0x19b8>
  403354:	sxtw	x8, w8
  403358:	cmp	x8, x19
  40335c:	b.hi	4033a8 <ferror@plt+0x19b8>  // b.pmore
  403360:	mov	w0, wzr
  403364:	b	4033a8 <ferror@plt+0x19b8>
  403368:	adrp	x10, 403000 <ferror@plt+0x1610>
  40336c:	adrp	x11, 403000 <ferror@plt+0x1610>
  403370:	add	x10, x10, #0xa54
  403374:	add	x11, x11, #0xa62
  403378:	tst	w21, #0x2
  40337c:	adrp	x12, 403000 <ferror@plt+0x1610>
  403380:	add	x12, x12, #0xa5f
  403384:	csel	x10, x11, x10, eq  // eq = none
  403388:	cmp	w8, w9
  40338c:	csel	x2, x10, x12, eq  // eq = none
  403390:	add	x3, sp, #0x38
  403394:	mov	x0, x20
  403398:	mov	x1, x19
  40339c:	bl	401660 <strftime@plt>
  4033a0:	cmp	w0, #0x1
  4033a4:	csetm	w0, lt  // lt = tstop
  4033a8:	ldp	x20, x19, [sp, #160]
  4033ac:	ldp	x22, x21, [sp, #144]
  4033b0:	ldr	x23, [sp, #128]
  4033b4:	ldp	x29, x30, [sp, #112]
  4033b8:	add	sp, sp, #0xb0
  4033bc:	ret
  4033c0:	stp	x29, x30, [sp, #-64]!
  4033c4:	mov	x29, sp
  4033c8:	stp	x19, x20, [sp, #16]
  4033cc:	adrp	x20, 414000 <ferror@plt+0x12610>
  4033d0:	add	x20, x20, #0xb50
  4033d4:	stp	x21, x22, [sp, #32]
  4033d8:	adrp	x21, 414000 <ferror@plt+0x12610>
  4033dc:	add	x21, x21, #0xb48
  4033e0:	sub	x20, x20, x21
  4033e4:	mov	w22, w0
  4033e8:	stp	x23, x24, [sp, #48]
  4033ec:	mov	x23, x1
  4033f0:	mov	x24, x2
  4033f4:	bl	4015b0 <_exit@plt-0x40>
  4033f8:	cmp	xzr, x20, asr #3
  4033fc:	b.eq	403428 <ferror@plt+0x1a38>  // b.none
  403400:	asr	x20, x20, #3
  403404:	mov	x19, #0x0                   	// #0
  403408:	ldr	x3, [x21, x19, lsl #3]
  40340c:	mov	x2, x24
  403410:	add	x19, x19, #0x1
  403414:	mov	x1, x23
  403418:	mov	w0, w22
  40341c:	blr	x3
  403420:	cmp	x20, x19
  403424:	b.ne	403408 <ferror@plt+0x1a18>  // b.any
  403428:	ldp	x19, x20, [sp, #16]
  40342c:	ldp	x21, x22, [sp, #32]
  403430:	ldp	x23, x24, [sp, #48]
  403434:	ldp	x29, x30, [sp], #64
  403438:	ret
  40343c:	nop
  403440:	ret
  403444:	nop
  403448:	adrp	x2, 415000 <ferror@plt+0x13610>
  40344c:	mov	x1, #0x0                   	// #0
  403450:	ldr	x2, [x2, #528]
  403454:	b	401670 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403458 <.fini>:
  403458:	stp	x29, x30, [sp, #-16]!
  40345c:	mov	x29, sp
  403460:	ldp	x29, x30, [sp], #16
  403464:	ret
