$date
	Tue Apr 18 22:52:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module SR_FLIP_FLOP_TB $end
$var wire 1 ! QBAR $end
$var wire 1 " Q $end
$var parameter 32 # CLKPERIOD $end
$var reg 1 $ CLK $end
$var reg 256 % COMMENT [255:0] $end
$var reg 32 & ERRORS [31:0] $end
$var reg 1 ' QEXPECTED $end
$var reg 1 ( R $end
$var reg 1 ) S $end
$var reg 32 * VECTORCOUNT [31:0] $end
$var integer 32 + COUNT [31:0] $end
$var integer 32 , FD [31:0] $end
$scope module UUT_sr_flip_flop $end
$var wire 1 $ clk $end
$var wire 1 " q $end
$var wire 1 ! qbar $end
$var wire 1 ( r $end
$var wire 1 - r1 $end
$var wire 1 ) s $end
$var wire 1 . s1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 #
$end
#0
$dumpvars
1.
1-
b10000000000000000000000000000011 ,
b11 +
b0 *
0)
0(
x'
b0 &
b0 %
0$
x"
x!
$end
#100
1$
#150
0!
1"
0.
b1 *
b100 +
1'
1)
b10100110100010101010100 %
#200
1.
0$
#300
0.
1$
#350
1.
b10 *
0)
b10011100100111101011111010000110100100001000001010011100100011101000101 %
#400
0$
#500
1$
#550
0"
1!
0-
b11 *
0'
1(
b101001001000101010100110100010101010100 %
#600
1-
0$
#700
0-
1$
#750
1-
b100 *
0(
b10011100100111101011111010000110100100001000001010011100100011101000101 %
#800
0$
#900
1$
#950
0!
1"
0.
b101 *
1'
1)
b10100110100010101010100 %
#1000
1.
0$
#1100
0.
1$
#1150
1.
b110 *
0)
b10011100100111101011111010000110100100001000001010011100100011101000101 %
#1200
0$
#1300
1$
#1350
0"
1!
0-
b111 *
0'
1(
b101001001000101010100110100010101010100 %
#1400
1-
0$
#1500
0-
1$
#1550
1-
b1000 *
0(
b10011100100111101011111010000110100100001000001010011100100011101000101 %
#1600
0$
#1700
1$
#1750
b11111111111111111111111111111111 +
