Library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
----------------------------------
Entity Nox1_practice is
	port(
		A:in std_logic;
		B:in std_logic_vector(3 downto 0);
		C:out std_logic;
	);
End Nox1_practice;
--------------------------------------
Architecture A of Nox1_practice is

	begin

end;
