{
  "module_name": "dcn315_clk_mgr.c",
  "hash_id": "17945feff3f7f4d79a77ddad1e35ea177c9e5673dabcb58261c984ea4f6e6d79",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/dcn315_clk_mgr.c",
  "human_readable_source": " \n\n\n\n#include \"dccg.h\"\n#include \"clk_mgr_internal.h\"\n\n\n#include \"dce100/dce_clk_mgr.h\"\n\n#include \"dcn20/dcn20_clk_mgr.h\"\n#include \"dcn31/dcn31_clk_mgr.h\"\n#include \"dcn315_clk_mgr.h\"\n\n#include \"core_types.h\"\n#include \"dcn315_smu.h\"\n#include \"dm_helpers.h\"\n\n#include \"dc_dmub_srv.h\"\n\n#include \"logger_types.h\"\n#undef DC_LOGGER\n#define DC_LOGGER \\\n\tclk_mgr->base.base.ctx->logger\n\n#include \"link.h\"\n\n#define TO_CLK_MGR_DCN315(clk_mgr)\\\n\tcontainer_of(clk_mgr, struct clk_mgr_dcn315, base)\n\n#define UNSUPPORTED_DCFCLK 10000000\n#define MIN_DPP_DISP_CLK     100000\n\nstatic int dcn315_get_active_display_cnt_wa(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *context)\n{\n\tint i, display_count;\n\tbool tmds_present = false;\n\n\tdisplay_count = 0;\n\tfor (i = 0; i < context->stream_count; i++) {\n\t\tconst struct dc_stream_state *stream = context->streams[i];\n\n\t\tif (stream->signal == SIGNAL_TYPE_HDMI_TYPE_A ||\n\t\t\t\tstream->signal == SIGNAL_TYPE_DVI_SINGLE_LINK ||\n\t\t\t\tstream->signal == SIGNAL_TYPE_DVI_DUAL_LINK)\n\t\t\ttmds_present = true;\n\t}\n\n\tfor (i = 0; i < dc->link_count; i++) {\n\t\tconst struct dc_link *link = dc->links[i];\n\n\t\t \n\t\tif (link->link_enc && link->link_enc->funcs->is_dig_enabled &&\n\t\t\t\tlink->link_enc->funcs->is_dig_enabled(link->link_enc))\n\t\t\tdisplay_count++;\n\t}\n\n\t \n\tif (display_count == 0 && tmds_present)\n\t\tdisplay_count = 1;\n\n\treturn display_count;\n}\n\nstatic bool should_disable_otg(struct pipe_ctx *pipe)\n{\n\tbool ret = true;\n\n\tif (pipe->stream->link->link_enc && pipe->stream->link->link_enc->funcs->is_dig_enabled &&\n\t\t\tpipe->stream->link->link_enc->funcs->is_dig_enabled(pipe->stream->link->link_enc))\n\t\tret = false;\n\treturn ret;\n}\n\nstatic void dcn315_disable_otg_wa(struct clk_mgr *clk_mgr_base, struct dc_state *context, bool disable)\n{\n\tstruct dc *dc = clk_mgr_base->ctx->dc;\n\tint i;\n\n\tfor (i = 0; i < dc->res_pool->pipe_count; ++i) {\n\t\tstruct pipe_ctx *pipe = &dc->current_state->res_ctx.pipe_ctx[i];\n\n\t\tif (pipe->top_pipe || pipe->prev_odm_pipe)\n\t\t\tcontinue;\n\t\tif (pipe->stream && (pipe->stream->dpms_off || pipe->plane_state == NULL ||\n\t\t\t\t\tdc_is_virtual_signal(pipe->stream->signal))) {\n\n\t\t\t \n\t\t\tif (should_disable_otg(pipe)) {\n\t\t\t\tif (disable) {\n\t\t\t\t\tpipe->stream_res.tg->funcs->immediate_disable_crtc(pipe->stream_res.tg);\n\t\t\t\t\treset_sync_context_for_pipe(dc, context, i);\n\t\t\t\t} else\n\t\t\t\t\tpipe->stream_res.tg->funcs->enable_crtc(pipe->stream_res.tg);\n\t\t\t}\n\t\t}\n\t}\n}\n\nstatic void dcn315_update_clocks(struct clk_mgr *clk_mgr_base,\n\t\t\tstruct dc_state *context,\n\t\t\tbool safe_to_lower)\n{\n\tunion dmub_rb_cmd cmd;\n\tstruct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);\n\tstruct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk;\n\tstruct dc *dc = clk_mgr_base->ctx->dc;\n\tint display_count;\n\tbool update_dppclk = false;\n\tbool update_dispclk = false;\n\tbool dpp_clock_lowered = false;\n\n\tif (dc->work_arounds.skip_clock_update)\n\t\treturn;\n\n\tclk_mgr_base->clks.zstate_support = new_clocks->zstate_support;\n\t \n\tclk_mgr_base->clks.zstate_support = new_clocks->zstate_support;\n\tif (safe_to_lower) {\n\t\t \n\t\tif (clk_mgr_base->clks.pwr_state != DCN_PWR_STATE_LOW_POWER) {\n\t\t\tdisplay_count = dcn315_get_active_display_cnt_wa(dc, context);\n\t\t\t \n\t\t\tif (display_count == 0) {\n\t\t\t\tunion display_idle_optimization_u idle_info = { 0 };\n\t\t\t\tidle_info.idle_info.df_request_disabled = 1;\n\t\t\t\tidle_info.idle_info.phy_ref_clk_off = 1;\n\t\t\t\tidle_info.idle_info.s0i2_rdy = 1;\n\t\t\t\tdcn315_smu_set_display_idle_optimization(clk_mgr, idle_info.data);\n\t\t\t\t \n\t\t\t\tclk_mgr_base->clks.pwr_state = DCN_PWR_STATE_LOW_POWER;\n\t\t\t}\n\t\t}\n\t} else {\n\t\t \n\t\tif (clk_mgr_base->clks.pwr_state != DCN_PWR_STATE_MISSION_MODE) {\n\t\t\tunion display_idle_optimization_u idle_info = { 0 };\n\t\t\tdcn315_smu_set_display_idle_optimization(clk_mgr, idle_info.data);\n\t\t\t \n\t\t\tclk_mgr_base->clks.pwr_state = DCN_PWR_STATE_MISSION_MODE;\n\t\t}\n\t}\n\n\t \n\tif (!new_clocks->p_state_change_support)\n\t\tnew_clocks->dcfclk_khz = UNSUPPORTED_DCFCLK;\n\tif (should_set_clock(safe_to_lower, new_clocks->dcfclk_khz, clk_mgr_base->clks.dcfclk_khz)) {\n\t\tclk_mgr_base->clks.dcfclk_khz = new_clocks->dcfclk_khz;\n\t\tdcn315_smu_set_hard_min_dcfclk(clk_mgr, clk_mgr_base->clks.dcfclk_khz);\n\t}\n\n\tif (should_set_clock(safe_to_lower,\n\t\t\tnew_clocks->dcfclk_deep_sleep_khz, clk_mgr_base->clks.dcfclk_deep_sleep_khz)) {\n\t\tclk_mgr_base->clks.dcfclk_deep_sleep_khz = new_clocks->dcfclk_deep_sleep_khz;\n\t\tdcn315_smu_set_min_deep_sleep_dcfclk(clk_mgr, clk_mgr_base->clks.dcfclk_deep_sleep_khz);\n\t}\n\n\t \n\tif (new_clocks->dppclk_khz < MIN_DPP_DISP_CLK)\n\t\tnew_clocks->dppclk_khz = MIN_DPP_DISP_CLK;\n\tif (new_clocks->dispclk_khz < MIN_DPP_DISP_CLK)\n\t\tnew_clocks->dispclk_khz = MIN_DPP_DISP_CLK;\n\n\tif (should_set_clock(safe_to_lower, new_clocks->dppclk_khz, clk_mgr->base.clks.dppclk_khz)) {\n\t\tif (clk_mgr->base.clks.dppclk_khz > new_clocks->dppclk_khz)\n\t\t\tdpp_clock_lowered = true;\n\t\tclk_mgr_base->clks.dppclk_khz = new_clocks->dppclk_khz;\n\t\tupdate_dppclk = true;\n\t}\n\n\tif (should_set_clock(safe_to_lower, new_clocks->dispclk_khz, clk_mgr_base->clks.dispclk_khz)) {\n\t\t \n\t\tif (clk_mgr_base->clks.dispclk_khz)\n\t\t\tdcn315_disable_otg_wa(clk_mgr_base, context, true);\n\n\t\tclk_mgr_base->clks.dispclk_khz = new_clocks->dispclk_khz;\n\t\tdcn315_smu_set_dispclk(clk_mgr, clk_mgr_base->clks.dispclk_khz);\n\t\tif (clk_mgr_base->clks.dispclk_khz)\n\t\t\tdcn315_disable_otg_wa(clk_mgr_base, context, false);\n\n\t\tupdate_dispclk = true;\n\t}\n\n\tif (dpp_clock_lowered) {\n\t\t\n\t\tdcn20_update_clocks_update_dpp_dto(clk_mgr, context, safe_to_lower);\n\t\tdcn315_smu_set_dppclk(clk_mgr, clk_mgr_base->clks.dppclk_khz);\n\t} else {\n\t\t\n\t\tif (update_dppclk || update_dispclk)\n\t\t\tdcn315_smu_set_dppclk(clk_mgr, clk_mgr_base->clks.dppclk_khz);\n\t\t\n\t\tif (new_clocks->dppclk_khz >= dc->current_state->bw_ctx.bw.dcn.clk.dppclk_khz)\n\t\t\tdcn20_update_clocks_update_dpp_dto(clk_mgr, context, safe_to_lower);\n\t}\n\n\t\n\tmemset(&cmd, 0, sizeof(cmd));\n\tcmd.notify_clocks.header.type = DMUB_CMD__CLK_MGR;\n\tcmd.notify_clocks.header.sub_type = DMUB_CMD__CLK_MGR_NOTIFY_CLOCKS;\n\tcmd.notify_clocks.clocks.dcfclk_khz = clk_mgr_base->clks.dcfclk_khz;\n\tcmd.notify_clocks.clocks.dcfclk_deep_sleep_khz =\n\t\tclk_mgr_base->clks.dcfclk_deep_sleep_khz;\n\tcmd.notify_clocks.clocks.dispclk_khz = clk_mgr_base->clks.dispclk_khz;\n\tcmd.notify_clocks.clocks.dppclk_khz = clk_mgr_base->clks.dppclk_khz;\n\n\tdm_execute_dmub_cmd(dc->ctx, &cmd, DM_DMUB_WAIT_TYPE_WAIT);\n}\n\nstatic void dcn315_dump_clk_registers(struct clk_state_registers_and_bypass *regs_and_bypass,\n\t\tstruct clk_mgr *clk_mgr_base, struct clk_log_info *log_info)\n{\n\treturn;\n}\n\nstatic struct clk_bw_params dcn315_bw_params = {\n\t.vram_type = Ddr4MemType,\n\t.num_channels = 2,\n\t.clk_table = {\n\t\t.entries = {\n\t\t\t{\n\t\t\t\t.voltage = 0,\n\t\t\t\t.dispclk_mhz = 640,\n\t\t\t\t.dppclk_mhz = 640,\n\t\t\t\t.phyclk_mhz = 810,\n\t\t\t\t.phyclk_d18_mhz = 667,\n\t\t\t\t.dtbclk_mhz = 600,\n\t\t\t},\n\t\t\t{\n\t\t\t\t.voltage = 1,\n\t\t\t\t.dispclk_mhz = 739,\n\t\t\t\t.dppclk_mhz = 739,\n\t\t\t\t.phyclk_mhz = 810,\n\t\t\t\t.phyclk_d18_mhz = 667,\n\t\t\t\t.dtbclk_mhz = 600,\n\t\t\t},\n\t\t\t{\n\t\t\t\t.voltage = 2,\n\t\t\t\t.dispclk_mhz = 960,\n\t\t\t\t.dppclk_mhz = 960,\n\t\t\t\t.phyclk_mhz = 810,\n\t\t\t\t.phyclk_d18_mhz = 667,\n\t\t\t\t.dtbclk_mhz = 600,\n\t\t\t},\n\t\t\t{\n\t\t\t\t.voltage = 3,\n\t\t\t\t.dispclk_mhz = 1200,\n\t\t\t\t.dppclk_mhz = 1200,\n\t\t\t\t.phyclk_mhz = 810,\n\t\t\t\t.phyclk_d18_mhz = 667,\n\t\t\t\t.dtbclk_mhz = 600,\n\t\t\t},\n\t\t\t{\n\t\t\t\t.voltage = 4,\n\t\t\t\t.dispclk_mhz = 1372,\n\t\t\t\t.dppclk_mhz = 1372,\n\t\t\t\t.phyclk_mhz = 810,\n\t\t\t\t.phyclk_d18_mhz = 667,\n\t\t\t\t.dtbclk_mhz = 600,\n\t\t\t},\n\t\t},\n\t\t.num_entries = 5,\n\t},\n\n};\n\nstatic struct wm_table ddr5_wm_table = {\n\t.entries = {\n\t\t{\n\t\t\t.wm_inst = WM_A,\n\t\t\t.wm_type = WM_TYPE_PSTATE_CHG,\n\t\t\t.pstate_latency_us = 129.0,\n\t\t\t.sr_exit_time_us = 11.5,\n\t\t\t.sr_enter_plus_exit_time_us = 14.5,\n\t\t\t.valid = true,\n\t\t},\n\t\t{\n\t\t\t.wm_inst = WM_B,\n\t\t\t.wm_type = WM_TYPE_PSTATE_CHG,\n\t\t\t.pstate_latency_us = 129.0,\n\t\t\t.sr_exit_time_us = 11.5,\n\t\t\t.sr_enter_plus_exit_time_us = 14.5,\n\t\t\t.valid = true,\n\t\t},\n\t\t{\n\t\t\t.wm_inst = WM_C,\n\t\t\t.wm_type = WM_TYPE_PSTATE_CHG,\n\t\t\t.pstate_latency_us = 129.0,\n\t\t\t.sr_exit_time_us = 11.5,\n\t\t\t.sr_enter_plus_exit_time_us = 14.5,\n\t\t\t.valid = true,\n\t\t},\n\t\t{\n\t\t\t.wm_inst = WM_D,\n\t\t\t.wm_type = WM_TYPE_PSTATE_CHG,\n\t\t\t.pstate_latency_us = 129.0,\n\t\t\t.sr_exit_time_us = 11.5,\n\t\t\t.sr_enter_plus_exit_time_us = 14.5,\n\t\t\t.valid = true,\n\t\t},\n\t}\n};\n\nstatic struct wm_table lpddr5_wm_table = {\n\t.entries = {\n\t\t{\n\t\t\t.wm_inst = WM_A,\n\t\t\t.wm_type = WM_TYPE_PSTATE_CHG,\n\t\t\t.pstate_latency_us = 129.0,\n\t\t\t.sr_exit_time_us = 11.5,\n\t\t\t.sr_enter_plus_exit_time_us = 14.5,\n\t\t\t.valid = true,\n\t\t},\n\t\t{\n\t\t\t.wm_inst = WM_B,\n\t\t\t.wm_type = WM_TYPE_PSTATE_CHG,\n\t\t\t.pstate_latency_us = 129.0,\n\t\t\t.sr_exit_time_us = 11.5,\n\t\t\t.sr_enter_plus_exit_time_us = 14.5,\n\t\t\t.valid = true,\n\t\t},\n\t\t{\n\t\t\t.wm_inst = WM_C,\n\t\t\t.wm_type = WM_TYPE_PSTATE_CHG,\n\t\t\t.pstate_latency_us = 129.0,\n\t\t\t.sr_exit_time_us = 11.5,\n\t\t\t.sr_enter_plus_exit_time_us = 14.5,\n\t\t\t.valid = true,\n\t\t},\n\t\t{\n\t\t\t.wm_inst = WM_D,\n\t\t\t.wm_type = WM_TYPE_PSTATE_CHG,\n\t\t\t.pstate_latency_us = 129.0,\n\t\t\t.sr_exit_time_us = 11.5,\n\t\t\t.sr_enter_plus_exit_time_us = 14.5,\n\t\t\t.valid = true,\n\t\t},\n\t}\n};\n\n \nstatic DpmClocks_315_t dummy_clocks = { 0 };\nstatic struct dcn315_watermarks dummy_wms = { 0 };\n\nstatic void dcn315_build_watermark_ranges(struct clk_bw_params *bw_params, struct dcn315_watermarks *table)\n{\n\tint i, num_valid_sets;\n\n\tnum_valid_sets = 0;\n\n\tfor (i = 0; i < WM_SET_COUNT; i++) {\n\t\t \n\t\tif (!bw_params->wm_table.entries[i].valid)\n\t\t\tcontinue;\n\n\t\ttable->WatermarkRow[WM_DCFCLK][num_valid_sets].WmSetting = bw_params->wm_table.entries[i].wm_inst;\n\t\ttable->WatermarkRow[WM_DCFCLK][num_valid_sets].WmType = bw_params->wm_table.entries[i].wm_type;\n\t\t \n\t\ttable->WatermarkRow[WM_DCFCLK][num_valid_sets].MinClock = 0;\n\t\ttable->WatermarkRow[WM_DCFCLK][num_valid_sets].MaxClock = 0xFFFF;\n\n\t\tif (table->WatermarkRow[WM_DCFCLK][num_valid_sets].WmType == WM_TYPE_PSTATE_CHG) {\n\t\t\tif (i == 0)\n\t\t\t\ttable->WatermarkRow[WM_DCFCLK][num_valid_sets].MinMclk = 0;\n\t\t\telse {\n\t\t\t\t \n\t\t\t\ttable->WatermarkRow[WM_DCFCLK][num_valid_sets].MinMclk =\n\t\t\t\t\t\tbw_params->clk_table.entries[i - 1].dcfclk_mhz + 1;\n\t\t\t}\n\t\t\ttable->WatermarkRow[WM_DCFCLK][num_valid_sets].MaxMclk =\n\t\t\t\t\tbw_params->clk_table.entries[i].dcfclk_mhz;\n\n\t\t} else {\n\t\t\t \n\t\t\ttable->WatermarkRow[WM_DCFCLK][num_valid_sets].MinClock = 0;\n\t\t\ttable->WatermarkRow[WM_DCFCLK][num_valid_sets].MaxClock = 0xFFFF;\n\n\t\t\t \n\t\t\ttable->WatermarkRow[WM_DCFCLK][num_valid_sets - 1].MaxClock = 0xFFFF;\n\t\t}\n\t\tnum_valid_sets++;\n\t}\n\n\tASSERT(num_valid_sets != 0);  \n\n\t \n\ttable->WatermarkRow[WM_DCFCLK][0].MinMclk = 0;\n\ttable->WatermarkRow[WM_DCFCLK][0].MinClock = 0;\n\ttable->WatermarkRow[WM_DCFCLK][num_valid_sets - 1].MaxMclk = 0xFFFF;\n\ttable->WatermarkRow[WM_DCFCLK][num_valid_sets - 1].MaxClock = 0xFFFF;\n\n\t \n\ttable->WatermarkRow[WM_SOCCLK][0].WmSetting = WM_A;\n\ttable->WatermarkRow[WM_SOCCLK][0].MinClock = 0;\n\ttable->WatermarkRow[WM_SOCCLK][0].MaxClock = 0xFFFF;\n\ttable->WatermarkRow[WM_SOCCLK][0].MinMclk = 0;\n\ttable->WatermarkRow[WM_SOCCLK][0].MaxMclk = 0xFFFF;\n}\n\nstatic void dcn315_notify_wm_ranges(struct clk_mgr *clk_mgr_base)\n{\n\tstruct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);\n\tstruct clk_mgr_dcn315 *clk_mgr_dcn315 = TO_CLK_MGR_DCN315(clk_mgr);\n\tstruct dcn315_watermarks *table = clk_mgr_dcn315->smu_wm_set.wm_set;\n\n\tif (!clk_mgr->smu_ver)\n\t\treturn;\n\n\tif (!table || clk_mgr_dcn315->smu_wm_set.mc_address.quad_part == 0)\n\t\treturn;\n\n\tmemset(table, 0, sizeof(*table));\n\n\tdcn315_build_watermark_ranges(clk_mgr_base->bw_params, table);\n\n\tdcn315_smu_set_dram_addr_high(clk_mgr,\n\t\t\tclk_mgr_dcn315->smu_wm_set.mc_address.high_part);\n\tdcn315_smu_set_dram_addr_low(clk_mgr,\n\t\t\tclk_mgr_dcn315->smu_wm_set.mc_address.low_part);\n\tdcn315_smu_transfer_wm_table_dram_2_smu(clk_mgr);\n}\n\nstatic void dcn315_get_dpm_table_from_smu(struct clk_mgr_internal *clk_mgr,\n\t\tstruct dcn315_smu_dpm_clks *smu_dpm_clks)\n{\n\tDpmClocks_315_t *table = smu_dpm_clks->dpm_clks;\n\n\tif (!clk_mgr->smu_ver)\n\t\treturn;\n\n\tif (!table || smu_dpm_clks->mc_address.quad_part == 0)\n\t\treturn;\n\n\tmemset(table, 0, sizeof(*table));\n\n\tdcn315_smu_set_dram_addr_high(clk_mgr,\n\t\t\tsmu_dpm_clks->mc_address.high_part);\n\tdcn315_smu_set_dram_addr_low(clk_mgr,\n\t\t\tsmu_dpm_clks->mc_address.low_part);\n\tdcn315_smu_transfer_dpm_table_smu_2_dram(clk_mgr);\n}\n\nstatic void dcn315_clk_mgr_helper_populate_bw_params(\n\t\tstruct clk_mgr_internal *clk_mgr,\n\t\tstruct integrated_info *bios_info,\n\t\tconst DpmClocks_315_t *clock_table)\n{\n\tint i;\n\tstruct clk_bw_params *bw_params = clk_mgr->base.bw_params;\n\tuint32_t max_pstate = clock_table->NumDfPstatesEnabled - 1;\n\tstruct clk_limit_table_entry def_max = bw_params->clk_table.entries[bw_params->clk_table.num_entries - 1];\n\n\t \n\tfor (i = 0; i < clock_table->NumDcfClkLevelsEnabled; i++) {\n\t\tint j;\n\n\t\t \n\t\tfor (j = clock_table->NumDfPstatesEnabled - 2; j >= 0; j--) {\n\t\t\tif (clock_table->DfPstateTable[j].Voltage <= clock_table->SocVoltage[i])\n\t\t\t\tmax_pstate = j;\n\t\t}\n\t\t \n\t\tif (i == clock_table->NumDcfClkLevelsEnabled - 1)\n\t\t\tmax_pstate = 0;\n\n\t\t \n\t\tfor (j = bw_params->clk_table.num_entries - 1; j > 0; j--)\n\t\t\tif (bw_params->clk_table.entries[j].dcfclk_mhz <= clock_table->DcfClocks[i])\n\t\t\t\tbreak;\n\t\tbw_params->clk_table.entries[i].phyclk_mhz = bw_params->clk_table.entries[j].phyclk_mhz;\n\t\tbw_params->clk_table.entries[i].phyclk_d18_mhz = bw_params->clk_table.entries[j].phyclk_d18_mhz;\n\t\tbw_params->clk_table.entries[i].dtbclk_mhz = bw_params->clk_table.entries[j].dtbclk_mhz;\n\n\t\t \n\t\tbw_params->clk_table.entries[i].fclk_mhz = clock_table->DfPstateTable[max_pstate].FClk;\n\t\tbw_params->clk_table.entries[i].memclk_mhz = clock_table->DfPstateTable[max_pstate].MemClk;\n\t\tbw_params->clk_table.entries[i].voltage = clock_table->SocVoltage[i];\n\t\tbw_params->clk_table.entries[i].dcfclk_mhz = clock_table->DcfClocks[i];\n\t\tbw_params->clk_table.entries[i].socclk_mhz = clock_table->SocClocks[i];\n\t\tbw_params->clk_table.entries[i].dispclk_mhz = clock_table->DispClocks[i];\n\t\tbw_params->clk_table.entries[i].dppclk_mhz = clock_table->DppClocks[i];\n\t\tbw_params->clk_table.entries[i].wck_ratio = 1;\n\t}\n\n\t \n\tif (i == 0) {\n\t\tbw_params->clk_table.entries[i].fclk_mhz = clock_table->DfPstateTable[0].FClk;\n\t\tbw_params->clk_table.entries[i].memclk_mhz = clock_table->DfPstateTable[0].MemClk;\n\t\tbw_params->clk_table.entries[i].voltage = clock_table->DfPstateTable[0].Voltage;\n\t\tbw_params->clk_table.entries[i].dcfclk_mhz = clock_table->DcfClocks[0];\n\t\tbw_params->clk_table.entries[i].wck_ratio = 1;\n\t\ti++;\n\t} else if (clock_table->NumDcfClkLevelsEnabled != clock_table->NumSocClkLevelsEnabled) {\n\t\tbw_params->clk_table.entries[i-1].voltage = clock_table->SocVoltage[clock_table->NumSocClkLevelsEnabled - 1];\n\t\tbw_params->clk_table.entries[i-1].socclk_mhz = clock_table->SocClocks[clock_table->NumSocClkLevelsEnabled - 1];\n\t\tbw_params->clk_table.entries[i-1].dispclk_mhz = clock_table->DispClocks[clock_table->NumDispClkLevelsEnabled - 1];\n\t\tbw_params->clk_table.entries[i-1].dppclk_mhz = clock_table->DppClocks[clock_table->NumDispClkLevelsEnabled - 1];\n\t}\n\tbw_params->clk_table.num_entries = i;\n\n\t \n\tfor (i = 0; i < bw_params->clk_table.num_entries; i++) {\n\t\tif (!bw_params->clk_table.entries[i].fclk_mhz) {\n\t\t\tbw_params->clk_table.entries[i].fclk_mhz = def_max.fclk_mhz;\n\t\t\tbw_params->clk_table.entries[i].memclk_mhz = def_max.memclk_mhz;\n\t\t\tbw_params->clk_table.entries[i].voltage = def_max.voltage;\n\t\t}\n\t\tif (!bw_params->clk_table.entries[i].dcfclk_mhz)\n\t\t\tbw_params->clk_table.entries[i].dcfclk_mhz = def_max.dcfclk_mhz;\n\t\tif (!bw_params->clk_table.entries[i].socclk_mhz)\n\t\t\tbw_params->clk_table.entries[i].socclk_mhz = def_max.socclk_mhz;\n\t\tif (!bw_params->clk_table.entries[i].dispclk_mhz)\n\t\t\tbw_params->clk_table.entries[i].dispclk_mhz = def_max.dispclk_mhz;\n\t\tif (!bw_params->clk_table.entries[i].dppclk_mhz)\n\t\t\tbw_params->clk_table.entries[i].dppclk_mhz = def_max.dppclk_mhz;\n\t\tif (!bw_params->clk_table.entries[i].phyclk_mhz)\n\t\t\tbw_params->clk_table.entries[i].phyclk_mhz = def_max.phyclk_mhz;\n\t\tif (!bw_params->clk_table.entries[i].phyclk_d18_mhz)\n\t\t\tbw_params->clk_table.entries[i].phyclk_d18_mhz = def_max.phyclk_d18_mhz;\n\t\tif (!bw_params->clk_table.entries[i].dtbclk_mhz)\n\t\t\tbw_params->clk_table.entries[i].dtbclk_mhz = def_max.dtbclk_mhz;\n\t}\n\n\t \n\tASSERT(bw_params->clk_table.entries[i-1].phyclk_mhz == def_max.phyclk_mhz);\n\tASSERT(bw_params->clk_table.entries[i-1].phyclk_d18_mhz == def_max.phyclk_d18_mhz);\n\tASSERT(bw_params->clk_table.entries[i-1].dtbclk_mhz == def_max.dtbclk_mhz);\n\tASSERT(bw_params->clk_table.entries[i-1].dcfclk_mhz);\n\tbw_params->vram_type = bios_info->memory_type;\n\tbw_params->num_channels = bios_info->ma_channel_number;\n\tbw_params->dram_channel_width_bytes = bios_info->memory_type == 0x22 ? 8 : 4;\n\n\tfor (i = 0; i < WM_SET_COUNT; i++) {\n\t\tbw_params->wm_table.entries[i].wm_inst = i;\n\n\t\tif (i >= bw_params->clk_table.num_entries) {\n\t\t\tbw_params->wm_table.entries[i].valid = false;\n\t\t\tcontinue;\n\t\t}\n\n\t\tbw_params->wm_table.entries[i].wm_type = WM_TYPE_PSTATE_CHG;\n\t\tbw_params->wm_table.entries[i].valid = true;\n\t}\n}\n\nstatic void dcn315_enable_pme_wa(struct clk_mgr *clk_mgr_base)\n{\n\tstruct clk_mgr_internal *clk_mgr = TO_CLK_MGR_INTERNAL(clk_mgr_base);\n\n\tdcn315_smu_enable_pme_wa(clk_mgr);\n}\n\nstatic struct clk_mgr_funcs dcn315_funcs = {\n\t.get_dp_ref_clk_frequency = dce12_get_dp_ref_freq_khz,\n\t.get_dtb_ref_clk_frequency = dcn31_get_dtb_ref_freq_khz,\n\t.update_clocks = dcn315_update_clocks,\n\t.init_clocks = dcn31_init_clocks,\n\t.enable_pme_wa = dcn315_enable_pme_wa,\n\t.are_clock_states_equal = dcn31_are_clock_states_equal,\n\t.notify_wm_ranges = dcn315_notify_wm_ranges\n};\nextern struct clk_mgr_funcs dcn3_fpga_funcs;\n\nvoid dcn315_clk_mgr_construct(\n\t\tstruct dc_context *ctx,\n\t\tstruct clk_mgr_dcn315 *clk_mgr,\n\t\tstruct pp_smu_funcs *pp_smu,\n\t\tstruct dccg *dccg)\n{\n\tstruct dcn315_smu_dpm_clks smu_dpm_clks = { 0 };\n\tstruct clk_log_info log_info = {0};\n\n\tclk_mgr->base.base.ctx = ctx;\n\tclk_mgr->base.base.funcs = &dcn315_funcs;\n\n\tclk_mgr->base.pp_smu = pp_smu;\n\n\tclk_mgr->base.dccg = dccg;\n\tclk_mgr->base.dfs_bypass_disp_clk = 0;\n\n\tclk_mgr->base.dprefclk_ss_percentage = 0;\n\tclk_mgr->base.dprefclk_ss_divider = 1000;\n\tclk_mgr->base.ss_on_dprefclk = false;\n\tclk_mgr->base.dfs_ref_freq_khz = 48000;\n\n\tclk_mgr->smu_wm_set.wm_set = (struct dcn315_watermarks *)dm_helpers_allocate_gpu_mem(\n\t\t\t\tclk_mgr->base.base.ctx,\n\t\t\t\tDC_MEM_ALLOC_TYPE_FRAME_BUFFER,\n\t\t\t\tsizeof(struct dcn315_watermarks),\n\t\t\t\t&clk_mgr->smu_wm_set.mc_address.quad_part);\n\n\tif (!clk_mgr->smu_wm_set.wm_set) {\n\t\tclk_mgr->smu_wm_set.wm_set = &dummy_wms;\n\t\tclk_mgr->smu_wm_set.mc_address.quad_part = 0;\n\t}\n\tASSERT(clk_mgr->smu_wm_set.wm_set);\n\n\tsmu_dpm_clks.dpm_clks = (DpmClocks_315_t *)dm_helpers_allocate_gpu_mem(\n\t\t\t\tclk_mgr->base.base.ctx,\n\t\t\t\tDC_MEM_ALLOC_TYPE_FRAME_BUFFER,\n\t\t\t\tsizeof(DpmClocks_315_t),\n\t\t\t\t&smu_dpm_clks.mc_address.quad_part);\n\n\tif (smu_dpm_clks.dpm_clks == NULL) {\n\t\tsmu_dpm_clks.dpm_clks = &dummy_clocks;\n\t\tsmu_dpm_clks.mc_address.quad_part = 0;\n\t}\n\n\tASSERT(smu_dpm_clks.dpm_clks);\n\n\tclk_mgr->base.smu_ver = dcn315_smu_get_smu_version(&clk_mgr->base);\n\n\tif (clk_mgr->base.smu_ver > 0)\n\t\tclk_mgr->base.smu_present = true;\n\n\tif (ctx->dc_bios->integrated_info->memory_type == LpDdr5MemType) {\n\t\tdcn315_bw_params.wm_table = lpddr5_wm_table;\n\t} else {\n\t\tdcn315_bw_params.wm_table = ddr5_wm_table;\n\t}\n\t \n\tdcn315_dump_clk_registers(&clk_mgr->base.base.boot_snapshot,\n\t\t\t\t  &clk_mgr->base.base, &log_info);\n\n\tclk_mgr->base.base.dprefclk_khz = 600000;\n\tclk_mgr->base.base.dprefclk_khz = dcn315_smu_get_dpref_clk(&clk_mgr->base);\n\tclk_mgr->base.base.clks.ref_dtbclk_khz = clk_mgr->base.base.dprefclk_khz;\n\tdce_clock_read_ss_info(&clk_mgr->base);\n\tclk_mgr->base.base.clks.ref_dtbclk_khz = dce_adjust_dp_ref_freq_for_ss(&clk_mgr->base, clk_mgr->base.base.dprefclk_khz);\n\n\tclk_mgr->base.base.bw_params = &dcn315_bw_params;\n\n\tif (clk_mgr->base.base.ctx->dc->debug.pstate_enabled) {\n\t\tint i;\n\n\t\tdcn315_get_dpm_table_from_smu(&clk_mgr->base, &smu_dpm_clks);\n\t\tDC_LOG_SMU(\"NumDcfClkLevelsEnabled: %d\\n\"\n\t\t\t\t   \"NumDispClkLevelsEnabled: %d\\n\"\n\t\t\t\t   \"NumSocClkLevelsEnabled: %d\\n\"\n\t\t\t\t   \"VcnClkLevelsEnabled: %d\\n\"\n\t\t\t\t   \"NumDfPst atesEnabled: %d\\n\"\n\t\t\t\t   \"MinGfxClk: %d\\n\"\n\t\t\t\t   \"MaxGfxClk: %d\\n\",\n\t\t\t\t   smu_dpm_clks.dpm_clks->NumDcfClkLevelsEnabled,\n\t\t\t\t   smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled,\n\t\t\t\t   smu_dpm_clks.dpm_clks->NumSocClkLevelsEnabled,\n\t\t\t\t   smu_dpm_clks.dpm_clks->VcnClkLevelsEnabled,\n\t\t\t\t   smu_dpm_clks.dpm_clks->NumDfPstatesEnabled,\n\t\t\t\t   smu_dpm_clks.dpm_clks->MinGfxClk,\n\t\t\t\t   smu_dpm_clks.dpm_clks->MaxGfxClk);\n\t\tfor (i = 0; i < smu_dpm_clks.dpm_clks->NumDcfClkLevelsEnabled; i++) {\n\t\t\tDC_LOG_SMU(\"smu_dpm_clks.dpm_clks->DcfClocks[%d] = %d\\n\",\n\t\t\t\t\t   i,\n\t\t\t\t\t   smu_dpm_clks.dpm_clks->DcfClocks[i]);\n\t\t}\n\t\tfor (i = 0; i < smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled; i++) {\n\t\t\tDC_LOG_SMU(\"smu_dpm_clks.dpm_clks->DispClocks[%d] = %d\\n\",\n\t\t\t\t\t   i, smu_dpm_clks.dpm_clks->DispClocks[i]);\n\t\t}\n\t\tfor (i = 0; i < smu_dpm_clks.dpm_clks->NumSocClkLevelsEnabled; i++) {\n\t\t\tDC_LOG_SMU(\"smu_dpm_clks.dpm_clks->SocClocks[%d] = %d\\n\",\n\t\t\t\t\t   i, smu_dpm_clks.dpm_clks->SocClocks[i]);\n\t\t}\n\t\tfor (i = 0; i < NUM_SOC_VOLTAGE_LEVELS; i++)\n\t\t\tDC_LOG_SMU(\"smu_dpm_clks.dpm_clks->SocVoltage[%d] = %d\\n\",\n\t\t\t\t\t   i, smu_dpm_clks.dpm_clks->SocVoltage[i]);\n\n\t\tfor (i = 0; i < NUM_DF_PSTATE_LEVELS; i++) {\n\t\t\tDC_LOG_SMU(\"smu_dpm_clks.dpm_clks.DfPstateTable[%d].FClk = %d\\n\"\n\t\t\t\t\t   \"smu_dpm_clks.dpm_clks->DfPstateTable[%d].MemClk= %d\\n\"\n\t\t\t\t\t   \"smu_dpm_clks.dpm_clks->DfPstateTable[%d].Voltage = %d\\n\",\n\t\t\t\t\t   i, smu_dpm_clks.dpm_clks->DfPstateTable[i].FClk,\n\t\t\t\t\t   i, smu_dpm_clks.dpm_clks->DfPstateTable[i].MemClk,\n\t\t\t\t\t   i, smu_dpm_clks.dpm_clks->DfPstateTable[i].Voltage);\n\t\t}\n\n\t\tif (ctx->dc_bios && ctx->dc_bios->integrated_info) {\n\t\t\tdcn315_clk_mgr_helper_populate_bw_params(\n\t\t\t\t\t&clk_mgr->base,\n\t\t\t\t\tctx->dc_bios->integrated_info,\n\t\t\t\t\tsmu_dpm_clks.dpm_clks);\n\t\t}\n\t}\n\n\tif (smu_dpm_clks.dpm_clks && smu_dpm_clks.mc_address.quad_part != 0)\n\t\tdm_helpers_free_gpu_mem(clk_mgr->base.base.ctx, DC_MEM_ALLOC_TYPE_FRAME_BUFFER,\n\t\t\t\tsmu_dpm_clks.dpm_clks);\n}\n\nvoid dcn315_clk_mgr_destroy(struct clk_mgr_internal *clk_mgr_int)\n{\n\tstruct clk_mgr_dcn315 *clk_mgr = TO_CLK_MGR_DCN315(clk_mgr_int);\n\n\tif (clk_mgr->smu_wm_set.wm_set && clk_mgr->smu_wm_set.mc_address.quad_part != 0)\n\t\tdm_helpers_free_gpu_mem(clk_mgr_int->base.ctx, DC_MEM_ALLOC_TYPE_FRAME_BUFFER,\n\t\t\t\tclk_mgr->smu_wm_set.wm_set);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}