{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 20:39:37 2015 " "Info: Processing started: Thu May 14 20:39:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projekt -c Projekt " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Projekt -c Projekt" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projekt EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"Projekt\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - posun/" 0 { } { { 0 { 0 ""} 0 2018 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - posun/" 0 { } { { 0 { 0 ""} 0 2019 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - posun/" 0 { } { { 0 { 0 ""} 0 2020 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hz_k " "Info: Destination node hz_k" {  } { { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 65 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hz_k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - posun/" 0 { } { { 0 { 0 ""} 0 370 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hz " "Info: Destination node hz" {  } { { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 62 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - posun/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regosm\[15\] " "Info: Destination node regosm\[15\]" {  } { { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 89 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regosm[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - posun/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "//room1/38/quartus/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 23 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - posun/" 0 { } { { 0 { 0 ""} 0 378 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hz  " "Info: Automatically promoted node hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hz~0 " "Info: Destination node hz~0" {  } { { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 62 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - posun/" 0 { } { { 0 { 0 ""} 0 1527 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 62 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - posun/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "regosm\[15\]  " "Info: Automatically promoted node regosm\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regosm\[15\]~43 " "Info: Destination node regosm\[15\]~43" {  } { { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 89 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regosm[15]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - posun/" 0 { } { { 0 { 0 ""} 0 1504 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 89 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regosm[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - posun/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hz_k  " "Info: Automatically promoted node hz_k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hz_k~0 " "Info: Destination node hz_k~0" {  } { { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 65 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hz_k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - posun/" 0 { } { { 0 { 0 ""} 0 1517 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 65 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hz_k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - posun/" 0 { } { { 0 { 0 ""} 0 370 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.892 ns register register " "Info: Estimated most critical path is register to register delay of 10.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns index\[1\] 1 REG LAB_X21_Y8 75 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y8; Fanout = 75; REG Node = 'index\[1\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[1] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.206 ns) 2.344 ns Add9~0 2 COMB LAB_X14_Y6 15 " "Info: 2: + IC(2.138 ns) + CELL(0.206 ns) = 2.344 ns; Loc. = LAB_X14_Y6; Fanout = 15; COMB Node = 'Add9~0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { index[1] Add9~0 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.155 ns index~14 3 COMB LAB_X14_Y6 58 " "Info: 3: + IC(0.187 ns) + CELL(0.624 ns) = 3.155 ns; Loc. = LAB_X14_Y6; Fanout = 58; COMB Node = 'index~14'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Add9~0 index~14 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.206 ns) 5.087 ns Add21~0 4 COMB LAB_X18_Y7 14 " "Info: 4: + IC(1.726 ns) + CELL(0.206 ns) = 5.087 ns; Loc. = LAB_X18_Y7; Fanout = 14; COMB Node = 'Add21~0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { index~14 Add21~0 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.430 ns) + CELL(0.206 ns) 7.723 ns cislo1~19 5 COMB LAB_X7_Y5 2 " "Info: 5: + IC(2.430 ns) + CELL(0.206 ns) = 7.723 ns; Loc. = LAB_X7_Y5; Fanout = 2; COMB Node = 'cislo1~19'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { Add21~0 cislo1~19 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.616 ns) 9.973 ns cislo1~23 6 COMB LAB_X18_Y5 1 " "Info: 6: + IC(1.634 ns) + CELL(0.616 ns) = 9.973 ns; Loc. = LAB_X18_Y5; Fanout = 1; COMB Node = 'cislo1~23'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { cislo1~19 cislo1~23 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 10.784 ns cislo1\[3\]~2 7 COMB LAB_X18_Y5 1 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 10.784 ns; Loc. = LAB_X18_Y5; Fanout = 1; COMB Node = 'cislo1\[3\]~2'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { cislo1~23 cislo1[3]~2 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.892 ns cislo1\[3\] 8 REG LAB_X18_Y5 3 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 10.892 ns; Loc. = LAB_X18_Y5; Fanout = 3; REG Node = 'cislo1\[3\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cislo1[3]~2 cislo1[3] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "Z:/CST - posun/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.617 ns ( 24.03 % ) " "Info: Total cell delay = 2.617 ns ( 24.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.275 ns ( 75.97 % ) " "Info: Total interconnect delay = 8.275 ns ( 75.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.892 ns" { index[1] Add9~0 index~14 Add21~0 cislo1~19 cislo1~23 cislo1[3]~2 cislo1[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Info: Average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Warning: Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Info: Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Info: Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Info: Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Info: Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Info: Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Info: Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Info: Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Info: Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyboard\[0\] 0 " "Info: Pin \"keyboard\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyboard\[1\] 0 " "Info: Pin \"keyboard\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyboard\[2\] 0 " "Info: Pin \"keyboard\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyboard\[3\] 0 " "Info: Pin \"keyboard\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment\[0\] 0 " "Info: Pin \"segment\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment\[1\] 0 " "Info: Pin \"segment\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment\[2\] 0 " "Info: Pin \"segment\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment\[3\] 0 " "Info: Pin \"segment\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment\[4\] 0 " "Info: Pin \"segment\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment\[5\] 0 " "Info: Pin \"segment\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment\[6\] 0 " "Info: Pin \"segment\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment\[7\] 0 " "Info: Pin \"segment\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 20:39:59 2015 " "Info: Processing ended: Thu May 14 20:39:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
