/**
* BSD 2-Clause License
*
* Copyright (c) 2022, Manas Kamal Choudhury
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice, this
*    list of conditions and the following disclaimer.
*
* 2. Redistributions in binary form must reproduce the above copyright notice,
*    this list of conditions and the following disclaimer in the documentation
*    and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
**/

#include <Hal/x86_64_exception.h>
#include <Hal/x86_64_sched.h>
#include <Hal/x86_64_cpu.h>
#include <Hal/pcpu.h>
#include <process.h>
#include <Hal/x86_64_lowlevel.h>
#include <aucon.h>
#include <Mm/vmmngr.h>
#include <Mm/vmarea.h>
#include <Mm/pmmngr.h>
#include <_null.h>
#include <Hal/x86_64_idt.h>
#include <loader.h>
#include <Mm/kmalloc.h>
#include <Hal/x86_64_signal.h>
#include <Hal/serial.h>

void panic(const char* msg, ...) {
	SeTextOut("\r\n ***ARCH x86_64 : Kernel Panic!!! *** \r\n");
	SeTextOut("[Aurora Kernel]: We are sorry to say that, a processor invalid exception has occured \r\n");
	SeTextOut("[Aurora Kernel]: please inform it to the master of the kernel \r\n");
	SeTextOut("[Aurora Kernel]: Below is the code of exception \r\n");
	SeTextOut("[Aurora Kernel]: Current Processor id -> %d \r\n", AuPerCPUGetCpuID());
	SeTextOut(" %s \r\n", msg);
}

void divide_by_zero_fault(size_t vector, void* param) {
	x64_cli();
	interrupt_stack_frame *frame = (interrupt_stack_frame*)param;
	panic("\nDivide by 0");
	SeTextOut("Divide by 0 \r\n");
	SeTextOut("__PROCESSOR_DATA__ \r\n");
	SeTextOut("RIP -> %x \r\n", frame->rip);
	SeTextOut("RSP -> %x \r\n", frame->rsp);
	SeTextOut("RFLAGS -> %x \r\n", frame->rflags);

	for (;;);
}

void single_step_trap(size_t vector, void* param) {
	x64_cli();
	interrupt_stack_frame *frame = (interrupt_stack_frame*)param;
	panic("\nSingle Step Trap");
	for (;;);
}

void nmi_trap(size_t vector, void* param){
	x64_cli();
	panic("\nNMI [Non-Muskable-Interrupt] Trap");
	for (;;);

}

//! exception function breakpoint_trap
void breakpoint_trap(size_t vector, void* param){
	x64_cli();
	panic("\nBreakpoint Trap");
	for (;;);
}

//! exception function -- overflow_trap
void overflow_trap(size_t v, void* p){
	x64_cli();
	panic("\nOverflow Trap");
	for (;;);
}

//! exception function -- bounds_check_fault
void bounds_check_fault(size_t v, void* p){
	x64_cli();
	panic("\nBound Check Fault");
	for (;;);
}

//! exception function -- invalid_opcode_fault
void invalid_opcode_fault(size_t v, void* p){
	x64_cli();
	interrupt_stack_frame *frame = (interrupt_stack_frame*)p;
	panic("Invalid Opcode Fault \r\n");
	SeTextOut("Invalid Opcode Fault \r\n");
	SeTextOut("__PROCESSOR TRACE__ \r\n");
	SeTextOut("RIP -> %x\n", frame->rip);
	SeTextOut("Stack -> %x\n", frame->rsp);
	SeTextOut("RFLAGS -> %x\n", frame->rflags);
	SeTextOut("CS -> %x\n", frame->cs);
	SeTextOut("SS -> %x\n", frame->ss);
	for (;;);
}

//! exception function -- no device fault
void no_device_fault(size_t v, void* p){
	x64_cli();
	panic("\nNo Device Fault");
	for (;;);
}

//! exception function -- double fault abort
void double_fault_abort(size_t v, void* p){
	x64_cli();
	panic("\nDouble Fault Abort");
	for (;;);
}

//! exception function -- invalid tss fault
void invalid_tss_fault(size_t v, void* p){
	x64_cli();
	panic("\nInvalid TSS Fault ");
	for (;;);
}

//! exception function -- no_segment_fault
void no_segment_fault(size_t v, void* p){
	x64_cli();
	panic("\nNo Segment Fault");
	for (;;);
}

//! exception function -- stack_fault
void stack_fault(size_t v, void* p){
	x64_cli();
	panic("\nStack Fault at ");
	for (;;);
}

//! exception function --- general protection fault
//   general protection fault is responsible for displaying processor security based error
void general_protection_fault(size_t v, void* p){
	x64_cli();
	interrupt_stack_frame *frame = (interrupt_stack_frame*)p;
	panic("Genral Protection Fault \r\n");
	SeTextOut("General Protection Fault \r\n");
	SeTextOut("__PROCESSOR TRACE__ \r\n");
	SeTextOut("RIP -> %x \r\n", frame->rip);
	SeTextOut("Stack -> %x \r\n", frame->rsp);
	SeTextOut("RFLAGS -> %x \r\n", frame->rflags);
	SeTextOut("CS -> %x, SS -> %x \r\n", frame->cs, frame->ss);
	SeTextOut("Current thread ->id %d , %s\r\n", AuGetCurrentThread()->id, AuGetCurrentThread()->name);
	for (;;);
}

//! Most important for good performance is page fault! whenever any memory related errors occurs
//! it get fired and new page swapping process should be allocated

void page_fault(size_t vector, void* param){
	x64_cli();
	interrupt_stack_frame *frame = (interrupt_stack_frame*)param;
	void* vaddr = (void*)x64_read_cr2();

	int present = !(frame->error & 0x1);
	int rw = frame->error & 0x2;
	int us = frame->error & 0x4;
	int resv = frame->error & 0x8;
	int id = frame->error & 0x10;

	
	AuThread* thr = AuGetCurrentThread();
	
	/* check for signal */
	if (!thr) {
		goto skip;
	}
	if (thr->returnableSignal) {
		SeTextOut("Thr has returnable signal \r\n");
		Signal* sig = (Signal*)thr->returnableSignal;
		x86_64_cpu_regs_t* ctx = (x86_64_cpu_regs_t*)(thr->frame.kern_esp - sizeof(x86_64_cpu_regs_t));
		memcpy(ctx, sig->signalStack, sizeof(x86_64_cpu_regs_t));
		memcpy(&thr->frame, sig->signalState, sizeof(AuThreadFrame));
		kfree(sig->signalState);
		kfree(sig->signalStack);
		kfree(sig);
		thr->returnableSignal = NULL;
		return;
	}

	AuProcess *proc = NULL;
	if (thr) {
		proc = AuProcessFindThread(thr);
		SeTextOut("Thread name -> %s \r\n", thr->name);
		if (proc) {
			SeTextOut("Process pid -> %d \r\n", proc->proc_id);
			SeTextOut("Process name -> %s \r\n", proc->name);
		}
	}
	
skip:
	panic("Page Fault !! \r\n");
	uint64_t vaddr_ = (uint64_t)vaddr;
	uint64_t vaddr_aligned = VIRT_ADDR_ALIGN(vaddr_);
	bool _mapped = false;
	if (present) {
		SeTextOut("Page Not Present \r\n");
	}
	else if (rw) {
		SeTextOut("Read/Write \r\n");
		void* phys = AuGetPhysicalAddress(vaddr_aligned);
		AuVPage *vpage = AuVmmngrGetPage(vaddr_aligned, 0, 0);
		SeTextOut("VPage rw -> %d , user -> %d \r\n", vpage->bits.writable, vpage->bits.user);
		SeTextOut("VPage phys1-> %x, phys2-> %x \r\n", phys, (vpage->bits.page << PAGE_SHIFT));
	}
	else if (us)
		SeTextOut("User bit not set \r\n");
	else if (resv)
		SeTextOut("Reserved page \r\n");
	else if (id)
		SeTextOut("Invalid page \r\n");

	SeTextOut("Virtual Address -> %x \r\n", vaddr_);
	SeTextOut("Virtual Address aligned -> %x \r\n", vaddr_aligned);
	SeTextOut("RSP -> %x \r\n", frame->rsp);
	SeTextOut("RIP -> %x \r\n", frame->rip);
	SeTextOut("CS -> %x, SS -> %x \r\n", frame->cs, frame->ss);
	if (!_mapped) {
		for (;;);
	}
}

//! exception function -- fpu_fault

void fpu_fault(size_t vector, void* p){
	x64_cli();
	panic("\nFPU Fault");
	for (;;);
}

//! exception function -- alignment_check_fault

void alignment_check_fault(size_t v, void* p){
	x64_cli();
	panic("\nAlignment Check Fault at address ");
	for (;;);
}

//! exception function -- machine_check_abort
void machine_check_abort(size_t v, void* p){
	x64_cli();
	panic("\nMachine Check Abort");
	for (;;);
}

//! exception function -- simd related fault handler
void simd_fpu_fault(size_t v, void* p){
	x64_cli();
	interrupt_stack_frame *frame = (interrupt_stack_frame*)p;
	panic("\n SIMD FPU Faul \r\nt");
	SeTextOut("\n__CPU Informations__ \n");
	SeTextOut(" RIP -> %x \n", frame->rip);
	SeTextOut(" RSP -> %x \n", frame->rsp);
	SeTextOut(" RFLAGS -> %x \n", frame->rflags);
	SeTextOut(" MXCSR bit  -- ");
	for (;;);
}

/*
 * x86_64_exception_init -- initialise all
 * trap handlers
 */
void x86_64_exception_init() {
	setvect(0, divide_by_zero_fault);
	setvect(1, single_step_trap);
	setvect(2, nmi_trap);
	setvect(3, breakpoint_trap);
	setvect(4, overflow_trap);
	setvect(5, bounds_check_fault);
	setvect(6, invalid_opcode_fault);
	setvect(7, no_device_fault);
	setvect(8, double_fault_abort);
	setvect(10, invalid_tss_fault);
	setvect(11, no_segment_fault);
	setvect(12, stack_fault);
	setvect(13, general_protection_fault);
	setvect(14, page_fault);
	setvect(16, fpu_fault);
	setvect(17, alignment_check_fault);
	setvect(18, machine_check_abort);
	setvect(19, simd_fpu_fault);
}