#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:55:25 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Mon Dec  2 17:28:45 2019
# Process ID: 7344
# Current directory: C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.runs/synth_1
# Command line: vivado.exe -log full_calc_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source full_calc_fpga.tcl
# Log file: C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.runs/synth_1/full_calc_fpga.vds
# Journal file: C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source full_calc_fpga.tcl -notrace
Command: synth_design -top full_calc_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7876 
WARNING: [Synth 8-2611] redeclaration of ansi port rst is not allowed [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_cu_dp.v:10]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 676.711 ; gain = 181.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'full_calc_fpga' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/clk_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (2#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'full_calc_cu_dp' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_cu_dp.v:1]
INFO: [Synth 8-6157] synthesizing module 'en_flop' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/en_flop.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'en_flop' (3#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/en_flop.v:1]
INFO: [Synth 8-6157] synthesizing module 'en_flop__parameterized0' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/en_flop.v:1]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'en_flop__parameterized0' (3#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/en_flop.v:1]
INFO: [Synth 8-6157] synthesizing module 'full_calc_dp' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_dp.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/mux2.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (4#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'divider_data_path' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/mux2.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (4#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_register' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/shift_register.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (5#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/shift_register.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized0' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/shift_register.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized0' (5#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/shift_register.v:1]
INFO: [Synth 8-6157] synthesizing module 'Y_shift_register' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/Y_shift_register.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Y_shift_register' (6#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/Y_shift_register.v:1]
INFO: [Synth 8-6157] synthesizing module 'comparator' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/comparator.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comparator' (7#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/comparator.v:1]
INFO: [Synth 8-6157] synthesizing module 'subtractor' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/subtractor.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'subtractor' (8#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/subtractor.v:1]
INFO: [Synth 8-6157] synthesizing module 'ud_counter' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/ud_counter.v:1]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ud_counter' (9#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/ud_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'divider_data_path' (10#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'divider_control_unit' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_control_unit.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_control_unit.v:31]
WARNING: [Synth 8-567] referenced signal 'R_lt_Y' should be on the sensitivity list [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_control_unit.v:29]
WARNING: [Synth 8-567] referenced signal 'cnt_out' should be on the sensitivity list [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_control_unit.v:29]
WARNING: [Synth 8-567] referenced signal 'R_lt_Y' should be on the sensitivity list [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_control_unit.v:59]
WARNING: [Synth 8-567] referenced signal 'divby0' should be on the sensitivity list [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_control_unit.v:59]
INFO: [Synth 8-6155] done synthesizing module 'divider_control_unit' (11#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_control_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'divider' (12#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/multiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'flop' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/flop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'flop' (13#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/flop.v:1]
INFO: [Synth 8-6157] synthesizing module 'pp' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/pp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pp' (14#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/pp.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla8' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/cla8.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/cla.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/cla.v:5]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/half_adder.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/half_adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'and2' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/and2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'and2' (15#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/and2.v:1]
WARNING: [Synth 8-7023] instance 'and_1' of module 'and2' has 3 connections declared, but only 2 given [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/half_adder.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/half_adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'xor2' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/xor2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xor2' (16#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/xor2.v:1]
WARNING: [Synth 8-7023] instance 'xor_1' of module 'xor2' has 3 connections declared, but only 2 given [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/half_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (17#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/half_adder.v:1]
WARNING: [Synth 8-7023] instance 'ha' of module 'half_adder' has 4 connections declared, but only 2 given [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/cla.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cla' (18#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/cla.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla8' (19#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/cla8.v:1]
WARNING: [Synth 8-7023] instance 'cla1' of module 'cla8' has 5 connections declared, but only 4 given [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/multiplier.v:43]
WARNING: [Synth 8-7023] instance 'cla2' of module 'cla8' has 5 connections declared, but only 4 given [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/multiplier.v:44]
WARNING: [Synth 8-7023] instance 'cla3' of module 'cla8' has 5 connections declared, but only 4 given [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/multiplier.v:45]
WARNING: [Synth 8-5788] Register out_reg in module multiplier is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/multiplier.v:51]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (20#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/multiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'small_calc_cu_dp' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/small_calc_cu_dp.v:1]
INFO: [Synth 8-6157] synthesizing module 'small_calc_cu' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/small_calc_cu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'small_calc_cu' (21#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/small_calc_cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'small_calculator_dp' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/small_calculator_dp.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/mux4.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (22#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/mux4.v:1]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/register_file.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (23#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/register_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (24#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized1' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/mux2.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized1' (24#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/mux2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'small_calculator_dp' (25#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/small_calculator_dp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'small_calc_cu_dp' (26#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/small_calc_cu_dp.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4__parameterized0' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/mux4.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4__parameterized0' (26#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/mux4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'full_calc_dp' (27#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_dp.v:1]
WARNING: [Synth 8-7023] instance 'dp' of module 'full_calc_dp' has 19 connections declared, but only 16 given [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_cu_dp.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_calc_cu' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_cu.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_cu.v:29]
WARNING: [Synth 8-5788] Register controls_reg in module full_calc_cu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_cu.v:18]
INFO: [Synth 8-6155] done synthesizing module 'full_calc_cu' (28#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_cu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'full_calc_cu_dp' (29#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_cu_dp.v:1]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/bcd_to_7seg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (30#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/bcd_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/led_mux.v:20]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (31#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/led_mux.v:1]
WARNING: [Synth 8-6014] Unused sequential element mul_out_reg was removed.  [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_fpga.v:44]
INFO: [Synth 8-6155] done synthesizing module 'full_calc_fpga' (32#1) [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_fpga.v:1]
WARNING: [Synth 8-3331] design full_calc_dp has unconnected port cs[3]
WARNING: [Synth 8-3331] design full_calc_dp has unconnected port cs[2]
WARNING: [Synth 8-3331] design full_calc_dp has unconnected port cs[1]
WARNING: [Synth 8-3331] design full_calc_dp has unconnected port cs[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 717.680 ; gain = 222.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 717.680 ; gain = 222.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 717.680 ; gain = 222.512
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/constrs_1/new/master.xdc]
Finished Parsing XDC File [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/constrs_1/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/full_calc_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/full_calc_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 860.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 860.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 860.770 ; gain = 365.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 860.770 ; gain = 365.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 860.770 ; gain = 365.602
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'divider_control_unit'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/alu.v:9]
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'small_calc_cu_dp'
INFO: [Synth 8-802] inferred FSM for state register 'ns_reg' in module 'full_calc_cu'
INFO: [Synth 8-5544] ROM "controls" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                         00000001 |                              000
                 iSTATE1 |                         00000010 |                              001
                  iSTATE |                         00000100 |                              010
                 iSTATE5 |                         00001000 |                              011
                 iSTATE4 |                         00010000 |                              101
                 iSTATE3 |                         00100000 |                              100
                 iSTATE6 |                         01000000 |                              110
                 iSTATE2 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'divider_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                            00001 |                             0000
                 iSTATE3 |                            00010 |                             0001
                  iSTATE |                            00100 |                             0010
                 iSTATE0 |                            01000 |                             0011
                 iSTATE1 |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'small_calc_cu_dp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                   00000000000001 |                             0000
                 iSTATE6 |                   00000000000010 |                             0001
                 iSTATE1 |                   00000000000100 |                             0010
                  iSTATE |                   00000000001000 |                             0011
                 iSTATE0 |                   00000000010000 |                             0100
                iSTATE12 |                   00000000100000 |                             0101
                iSTATE11 |                   00000001000000 |                             0110
                 iSTATE4 |                   00000010000000 |                             1100
                 iSTATE9 |                   00000100000000 |                             0111
                iSTATE10 |                   00001000000000 |                             1000
                 iSTATE3 |                   00010000000000 |                             1011
                 iSTATE8 |                   00100000000000 |                             1001
                 iSTATE2 |                   01000000000000 |                             1101
                 iSTATE5 |                   10000000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ns_reg' using encoding 'one-hot' in module 'full_calc_cu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 860.770 ; gain = 365.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 13    
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     15 Bit        Muxes := 1     
	  14 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
	   8 Input     14 Bit        Muxes := 2     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	  14 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_calc_fpga 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module en_flop 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module en_flop__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module shift_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Y_shift_register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module subtractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module ud_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module divider_control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 1     
Module flop 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module pp 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
Module xor2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module cla 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module small_calc_cu 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   9 Input     15 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module mux2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module small_calc_cu_dp 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
Module mux4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module full_calc_cu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	  14 Input     15 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   8 Input     14 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[9]' (FDE) to 'cudp/cu/controls_reg[10]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[8]' (FDE) to 'cudp/cu/controls_reg[10]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[7]' (FDE) to 'cudp/cu/controls_reg[12]'
INFO: [Synth 8-3886] merging instance 'cudp/dp/sc/cu/controls_reg[7]' (FD) to 'cudp/dp/sc/cu/controls_reg[10]'
INFO: [Synth 8-3886] merging instance 'cudp/dp/sc/cu/controls_reg[8]' (FD) to 'cudp/dp/sc/cu/controls_reg[9]'
INFO: [Synth 8-3886] merging instance 'cudp/dp/sc/cu/controls_reg[11]' (FD) to 'cudp/dp/sc/cu/controls_reg[13]'
INFO: [Synth 8-3886] merging instance 'cudp/dp/sc/cu/controls_reg[12]' (FD) to 'cudp/dp/sc/cu/controls_reg[14]'
INFO: [Synth 8-3886] merging instance 'cudp/dp/sc/cu/controls_reg[9]' (FD) to 'cudp/dp/sc/cu/controls_reg[2]'
INFO: [Synth 8-3886] merging instance 'cudp/dp/sc/cu/controls_reg[10]' (FD) to 'cudp/dp/sc/cu/controls_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cudp/cu/controls_reg[14] )
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[5]' (FDE) to 'cudp/cu/controls_reg[11]'
INFO: [Synth 8-3886] merging instance 'cudp/cu/controls_reg[4]' (FDE) to 'cudp/cu/controls_reg[3]'
INFO: [Synth 8-3886] merging instance 'cudp/dp/sc/cu/controls_reg[2]' (FD) to 'cudp/dp/sc/cu/controls_reg[3]'
INFO: [Synth 8-3886] merging instance 'cudp/dp/sc/cu/controls_reg[1]' (FD) to 'cudp/dp/sc/cu/controls_reg[0]'
INFO: [Synth 8-3886] merging instance 'val3_reg[1]' (FDR) to 'val3_reg[2]'
INFO: [Synth 8-3886] merging instance 'val3_reg[2]' (FDR) to 'val3_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\val3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cudp/dp/m/out_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cudp/dp/m/out_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cudp/dp/m/out_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cudp/dp/m/out_reg[7]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cudp/dp/m/out_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cudp/dp/m/out_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cudp/dp/m/out_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cudp/dp/m/out_reg[3]_C )
WARNING: [Synth 8-3332] Sequential element (cudp/dp/m/out_reg[7]_C) is unused and will be removed from module full_calc_fpga.
WARNING: [Synth 8-3332] Sequential element (cudp/dp/m/out_reg[6]_C) is unused and will be removed from module full_calc_fpga.
WARNING: [Synth 8-3332] Sequential element (cudp/dp/m/out_reg[5]_C) is unused and will be removed from module full_calc_fpga.
WARNING: [Synth 8-3332] Sequential element (cudp/dp/m/out_reg[4]_C) is unused and will be removed from module full_calc_fpga.
WARNING: [Synth 8-3332] Sequential element (cudp/dp/m/out_reg[3]_C) is unused and will be removed from module full_calc_fpga.
WARNING: [Synth 8-3332] Sequential element (cudp/dp/m/out_reg[2]_C) is unused and will be removed from module full_calc_fpga.
WARNING: [Synth 8-3332] Sequential element (cudp/dp/m/out_reg[1]_C) is unused and will be removed from module full_calc_fpga.
WARNING: [Synth 8-3332] Sequential element (cudp/dp/m/out_reg[0]_C) is unused and will be removed from module full_calc_fpga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 860.770 ; gain = 365.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+--------------------------------+-----------+----------------------+--------------+
|Module Name    | RTL Object                     | Inference | Size (Depth x Width) | Primitives   | 
+---------------+--------------------------------+-----------+----------------------+--------------+
|full_calc_fpga | cudp/dp/sc/scdp/RF/RegFile_reg | Implied   | 4 x 4                | RAM32M x 2   | 
+---------------+--------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 860.770 ; gain = 365.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 860.770 ; gain = 365.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------+--------------------------------+-----------+----------------------+--------------+
|Module Name    | RTL Object                     | Inference | Size (Depth x Width) | Primitives   | 
+---------------+--------------------------------+-----------+----------------------+--------------+
|full_calc_fpga | cudp/dp/sc/scdp/RF/RegFile_reg | Implied   | 4 x 4                | RAM32M x 2   | 
+---------------+--------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 870.848 ; gain = 375.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 876.641 ; gain = 381.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 876.641 ; gain = 381.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 876.641 ; gain = 381.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 876.641 ; gain = 381.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 876.641 ; gain = 381.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 876.641 ; gain = 381.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    10|
|3     |LUT1   |   102|
|4     |LUT2   |    61|
|5     |LUT3   |    19|
|6     |LUT4   |    46|
|7     |LUT5   |    56|
|8     |LUT6   |    78|
|9     |MUXF7  |     7|
|10    |RAM32M |     2|
|11    |FDCE   |    44|
|12    |FDPE   |    13|
|13    |FDRE   |   108|
|14    |LDC    |     8|
|15    |IBUF   |    15|
|16    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------------------------+------+
|      |Instance            |Module                         |Cells |
+------+--------------------+-------------------------------+------+
|1     |top                 |                               |   589|
|2     |  CLK               |clk_gen                        |    56|
|3     |  CLK_DB            |button_debouncer               |    20|
|4     |  LED_MUX           |led_mux                        |    31|
|5     |  cudp              |full_calc_cu_dp                |   425|
|6     |    cu              |full_calc_cu                   |    59|
|7     |    dp              |full_calc_dp                   |   287|
|8     |      d             |divider                        |    60|
|9     |        control     |divider_control_unit           |    20|
|10    |        data_path   |divider_data_path              |    40|
|11    |          R_shifter |shift_register                 |    13|
|12    |          X_shifter |shift_register__parameterized0 |     4|
|13    |          Y_shifter |Y_shift_register               |    15|
|14    |          count     |ud_counter                     |     8|
|15    |      m             |multiplier                     |   187|
|16    |        cla1        |cla8__hierPathDup__1           |    45|
|17    |          cla_left  |cla_15                         |    23|
|18    |            ha      |half_adder_20                  |    21|
|19    |              and_1 |and2_21                        |     4|
|20    |              xor_1 |xor2_22                        |     3|
|21    |          cla_right |cla_16                         |    22|
|22    |            ha      |half_adder_17                  |    15|
|23    |              and_1 |and2_18                        |     1|
|24    |              xor_1 |xor2_19                        |     0|
|25    |        cla2        |cla8__hierPathDup__2           |    45|
|26    |          cla_left  |cla_7                          |    19|
|27    |            ha      |half_adder_12                  |    17|
|28    |              and_1 |and2_13                        |     2|
|29    |              xor_1 |xor2_14                        |     1|
|30    |          cla_right |cla_8                          |    26|
|31    |            ha      |half_adder_9                   |    19|
|32    |              and_1 |and2_10                        |     3|
|33    |              xor_1 |xor2_11                        |     2|
|34    |        cla3        |cla8                           |    53|
|35    |          cla_left  |cla                            |    24|
|36    |            ha      |half_adder_4                   |    22|
|37    |              and_1 |and2_5                         |     4|
|38    |              xor_1 |xor2_6                         |     4|
|39    |          cla_right |cla_3                          |    29|
|40    |            ha      |half_adder                     |    22|
|41    |              and_1 |and2                           |     4|
|42    |              xor_1 |xor2                           |     4|
|43    |        f7          |flop                           |    24|
|44    |      sc            |small_calc_cu_dp               |    40|
|45    |        cu          |small_calc_cu                  |    28|
|46    |        scdp        |small_calculator_dp            |     5|
|47    |          RF        |register_file                  |     5|
|48    |    freg            |en_flop__parameterized0        |    11|
|49    |    ohreg           |en_flop                        |    28|
|50    |    olreg           |en_flop_0                      |    11|
|51    |    xreg            |en_flop_1                      |    12|
|52    |    yreg            |en_flop_2                      |    17|
+------+--------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 876.641 ; gain = 381.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 876.641 ; gain = 238.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 876.641 ; gain = 381.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 880.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LDC => LDCE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 880.902 ; gain = 588.910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 880.902 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.runs/synth_1/full_calc_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file full_calc_fpga_utilization_synth.rpt -pb full_calc_fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 17:29:29 2019...
