handler	,	F_11
ENOMEM	,	V_29
hi	,	V_47
nouveau_bios_gpio_entry	,	F_3
nouveau_irq_unregister	,	F_31
lo	,	V_48
data	,	V_16
spin_lock_init	,	F_26
shift	,	V_4
dcb_gpio_tag	,	V_9
dev_priv	,	V_18
INIT_LIST_HEAD	,	F_25
nv50_gpio_isr	,	V_41
nv_rd32	,	F_4
drm_device	,	V_7
nouveau_irq_register	,	F_29
dev	,	V_8
reg	,	V_3
u32	,	T_2
tmp	,	V_35
lock	,	V_32
tag	,	V_10
state	,	V_15
priv	,	V_24
nv50_gpio_irq_unregister	,	F_17
ret	,	V_39
nv50_gpio_location	,	F_1
list_for_each_entry_safe	,	F_19
gpioh	,	V_26
work	,	V_30
nv_wr32	,	F_6
nv50_gpio_priv	,	V_23
spin_unlock_irqrestore	,	F_16
nv_mask	,	F_9
nv50_gpio_set	,	F_5
spin_lock_irqsave	,	F_14
nv50_gpio_fini	,	F_30
nv50_gpio_get	,	F_2
list_add	,	F_15
GFP_KERNEL	,	V_28
schedule_work	,	F_35
nv50_gpio_handler	,	V_25
list_for_each_entry	,	F_34
LIST_HEAD	,	F_18
work_struct	,	V_42
kfree	,	F_22
nvd0_gpio_set	,	F_8
dcb_gpio_entry	,	V_1
flags	,	V_27
nv50_gpio_init	,	F_28
nvd0_gpio_get	,	F_7
nv50_gpio_isr_bh	,	V_31
nv50_gpio_irq_register	,	F_10
drm_nouveau_private	,	V_17
head	,	V_33
list_move	,	F_20
engine	,	V_22
kzalloc	,	F_12
intr1	,	V_46
intr0	,	V_45
get	,	V_43
flush_work_sync	,	F_21
tofree	,	V_36
spin_lock	,	F_33
on	,	V_37
mask	,	V_38
INIT_WORK	,	F_13
pgpio	,	V_21
ch	,	V_49
uint32_t	,	T_1
inhibit	,	V_44
spin_unlock	,	F_36
ENOENT	,	V_14
chipset	,	V_40
EINVAL	,	V_6
r	,	V_11
dev_private	,	V_19
container_of	,	F_32
s	,	V_12
nv50_gpio_destroy	,	F_27
nouveau_gpio_engine	,	V_20
v	,	V_13
handlers	,	V_34
nv50_gpio_create	,	F_24
nv50_gpio_irq_enable	,	F_23
nv50_gpio_reg	,	V_5
gpio	,	V_2
