
*** Running vivado
    with args -log seeg_zynq_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source seeg_zynq_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source seeg_zynq_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ug3/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top seeg_zynq_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_axi_dma_0_1/seeg_zynq_axi_dma_0_1.dcp' for cell 'seeg_zynq_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_clk_wiz_0_0/seeg_zynq_clk_wiz_0_0.dcp' for cell 'seeg_zynq_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_proc_sys_reset_0_0/seeg_zynq_proc_sys_reset_0_0.dcp' for cell 'seeg_zynq_i/proc_sys_reset_78M'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_seeg_top_0_0/seeg_zynq_seeg_top_0_0.dcp' for cell 'seeg_zynq_i/seeg_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_smartconnect_0_0/seeg_zynq_smartconnect_0_0.dcp' for cell 'seeg_zynq_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_smartconnect_1_0/seeg_zynq_smartconnect_1_0.dcp' for cell 'seeg_zynq_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_zynq_ultra_ps_e_0_0/seeg_zynq_zynq_ultra_ps_e_0_0.dcp' for cell 'seeg_zynq_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/axis_data_fifo_seeg/axis_data_fifo_seeg.dcp' for cell 'seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64.dcp' for cell 'seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/fifo_inst_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64.dcp' for cell 'seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/fifo_inst_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2390.414 ; gain = 0.000 ; free physical = 20351 ; free virtual = 26519
INFO: [Netlist 29-17] Analyzing 1125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. seeg_zynq_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO1_I_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO1_J_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO1_K_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO1_L_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO1_M_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO1_N_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO1_O_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO1_P_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO2_I_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO2_J_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO2_K_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO2_L_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO2_M_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO2_N_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO2_O_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHD_MISO2_P_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MISO_I_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MISO_J_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MISO_K_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MISO_L_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MISO_M_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MISO_N_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MISO_O_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MISO_P_DEBUG' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MOSI_I_DEBUG' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MOSI_J_DEBUG' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MOSI_K_DEBUG' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MOSI_L_DEBUG' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MOSI_M_DEBUG' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MOSI_N_DEBUG' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MOSI_O_DEBUG' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'seeg_zynq_i/seeg_top_0/RHS_MOSI_P_DEBUG' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_clk_wiz_0_0/seeg_zynq_clk_wiz_0_0_board.xdc] for cell 'seeg_zynq_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_clk_wiz_0_0/seeg_zynq_clk_wiz_0_0_board.xdc] for cell 'seeg_zynq_i/clk_wiz_0/inst'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_clk_wiz_0_0/seeg_zynq_clk_wiz_0_0.xdc] for cell 'seeg_zynq_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_clk_wiz_0_0/seeg_zynq_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_clk_wiz_0_0/seeg_zynq_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_clk_wiz_0_0/seeg_zynq_clk_wiz_0_0.xdc] for cell 'seeg_zynq_i/clk_wiz_0/inst'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_proc_sys_reset_0_0/seeg_zynq_proc_sys_reset_0_0_board.xdc] for cell 'seeg_zynq_i/proc_sys_reset_78M/U0'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_proc_sys_reset_0_0/seeg_zynq_proc_sys_reset_0_0_board.xdc] for cell 'seeg_zynq_i/proc_sys_reset_78M/U0'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_proc_sys_reset_0_0/seeg_zynq_proc_sys_reset_0_0.xdc] for cell 'seeg_zynq_i/proc_sys_reset_78M/U0'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_proc_sys_reset_0_0/seeg_zynq_proc_sys_reset_0_0.xdc] for cell 'seeg_zynq_i/proc_sys_reset_78M/U0'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_zynq_ultra_ps_e_0_0/seeg_zynq_zynq_ultra_ps_e_0_0.xdc] for cell 'seeg_zynq_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_zynq_ultra_ps_e_0_0/seeg_zynq_zynq_ultra_ps_e_0_0.xdc] for cell 'seeg_zynq_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_axi_dma_0_1/seeg_zynq_axi_dma_0_1.xdc] for cell 'seeg_zynq_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_axi_dma_0_1/seeg_zynq_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_axi_dma_0_1/seeg_zynq_axi_dma_0_1.xdc] for cell 'seeg_zynq_i/axi_dma_0/U0'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_smartconnect_0_0/bd_0/ip/ip_1/bd_c9ed_psr_aclk_0_board.xdc] for cell 'seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_smartconnect_0_0/bd_0/ip/ip_1/bd_c9ed_psr_aclk_0_board.xdc] for cell 'seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_smartconnect_0_0/bd_0/ip/ip_1/bd_c9ed_psr_aclk_0.xdc] for cell 'seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_smartconnect_0_0/bd_0/ip/ip_1/bd_c9ed_psr_aclk_0.xdc] for cell 'seeg_zynq_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_smartconnect_1_0/bd_0/ip/ip_1/bd_09bc_psr_aclk_0_board.xdc] for cell 'seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_smartconnect_1_0/bd_0/ip/ip_1/bd_09bc_psr_aclk_0_board.xdc] for cell 'seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_smartconnect_1_0/bd_0/ip/ip_1/bd_09bc_psr_aclk_0.xdc] for cell 'seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_smartconnect_1_0/bd_0/ip/ip_1/bd_09bc_psr_aclk_0.xdc] for cell 'seeg_zynq_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64.xdc] for cell 'seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/fifo_inst_0/U0'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64.xdc] for cell 'seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/fifo_inst_0/U0'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64.xdc] for cell 'seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/fifo_inst_0/U0'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64.xdc] for cell 'seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/fifo_inst_0/U0'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'RHS_MISO1'. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RHS_MISO2'. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RHS_MOSI2'. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RHS_MOSI1'. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RHS_MISO1'. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RHS_MISO2'. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RHS_MOSI1'. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RHS_MOSI2'. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RHS_MISO_I'. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk'. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:191]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc:191]
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_axi_dma_0_1/seeg_zynq_axi_dma_0_1_clocks.xdc] for cell 'seeg_zynq_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/seeg_zynq/ip/seeg_zynq_axi_dma_0_1/seeg_zynq_axi_dma_0_1_clocks.xdc] for cell 'seeg_zynq_i/axi_dma_0/U0'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64_clocks.xdc] for cell 'seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/fifo_inst_0/U0'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64_clocks.xdc] for cell 'seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/fifo_inst_0/U0'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64_clocks.xdc] for cell 'seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/fifo_inst_0/U0'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64_clocks.xdc] for cell 'seeg_zynq_i/seeg_top_0/inst/seeg/rhs_256/fifo_inst_0/U0'
INFO: [Project 1-1714] 101 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3580.707 ; gain = 0.000 ; free physical = 19528 ; free virtual = 25697
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 168 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 24 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 24 instances
  OBUFDS => OBUFDS: 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 105 instances

23 Infos, 48 Warnings, 13 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 3580.707 ; gain = 2082.551 ; free physical = 19528 ; free virtual = 25697
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3580.707 ; gain = 0.000 ; free physical = 19524 ; free virtual = 25693

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1227e447f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3580.707 ; gain = 0.000 ; free physical = 19514 ; free virtual = 25683

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 54 inverters resulting in an inversion of 258 pins
INFO: [Opt 31-138] Pushed 113 inverter(s) to 6108 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e5576a26

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3726.609 ; gain = 0.000 ; free physical = 19242 ; free virtual = 25411
INFO: [Opt 31-389] Phase Retarget created 77 cells and removed 620 cells
INFO: [Opt 31-1021] In phase Retarget, 132 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 133cfe1e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3726.609 ; gain = 0.000 ; free physical = 19242 ; free virtual = 25411
INFO: [Opt 31-389] Phase Constant propagation created 29 cells and removed 680 cells
INFO: [Opt 31-1021] In phase Constant propagation, 132 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13c50bc01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3726.609 ; gain = 0.000 ; free physical = 19241 ; free virtual = 25410
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3804 cells
INFO: [Opt 31-1021] In phase Sweep, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFG_inst to drive 1696 load(s) on clock net seeg_zynq_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1f6b38c5a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3726.609 ; gain = 0.000 ; free physical = 19241 ; free virtual = 25410
INFO: [Opt 31-662] Phase BUFG optimization created 3 cells of which 1 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18e3267b3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3726.609 ; gain = 0.000 ; free physical = 19241 ; free virtual = 25410
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e2eef177

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3726.609 ; gain = 0.000 ; free physical = 19241 ; free virtual = 25409
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 147 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              77  |             620  |                                            132  |
|  Constant propagation         |              29  |             680  |                                            132  |
|  Sweep                        |               0  |            3804  |                                            167  |
|  BUFG optimization            |               3  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            147  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3726.609 ; gain = 0.000 ; free physical = 19241 ; free virtual = 25409
Ending Logic Optimization Task | Checksum: 1b17023b3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3726.609 ; gain = 0.000 ; free physical = 19241 ; free virtual = 25409

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 63 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 60 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 60 Total Ports: 126
Ending PowerOpt Patch Enables Task | Checksum: 11449544e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 4147.344 ; gain = 0.000 ; free physical = 18895 ; free virtual = 25063
Ending Power Optimization Task | Checksum: 11449544e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4147.344 ; gain = 420.734 ; free physical = 18895 ; free virtual = 25063

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11449544e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4147.344 ; gain = 0.000 ; free physical = 18895 ; free virtual = 25063

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4147.344 ; gain = 0.000 ; free physical = 18895 ; free virtual = 25064
Ending Netlist Obfuscation Task | Checksum: e3f1f6a3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4147.344 ; gain = 0.000 ; free physical = 18895 ; free virtual = 25064
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 48 Warnings, 13 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4147.344 ; gain = 566.637 ; free physical = 18895 ; free virtual = 25064
INFO: [runtcl-4] Executing : report_drc -file seeg_zynq_wrapper_drc_opted.rpt -pb seeg_zynq_wrapper_drc_opted.pb -rpx seeg_zynq_wrapper_drc_opted.rpx
Command: report_drc -file seeg_zynq_wrapper_drc_opted.rpt -pb seeg_zynq_wrapper_drc_opted.pb -rpx seeg_zynq_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ug3/Repos/ug3-seeg/ug3-seeg.runs/impl_1/seeg_zynq_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4659.492 ; gain = 512.148 ; free physical = 18446 ; free virtual = 24615
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4659.492 ; gain = 0.000 ; free physical = 18441 ; free virtual = 24616
INFO: [Common 17-1381] The checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.runs/impl_1/seeg_zynq_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4659.492 ; gain = 0.000 ; free physical = 18433 ; free virtual = 24614
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b8a4756f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4659.492 ; gain = 0.000 ; free physical = 18433 ; free virtual = 24614
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4659.492 ; gain = 0.000 ; free physical = 18433 ; free virtual = 24614

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f312e893

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4659.492 ; gain = 0.000 ; free physical = 18433 ; free virtual = 24613

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18873a9a6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4659.492 ; gain = 0.000 ; free physical = 18431 ; free virtual = 24611

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18873a9a6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4659.492 ; gain = 0.000 ; free physical = 18431 ; free virtual = 24611
Phase 1 Placer Initialization | Checksum: 18873a9a6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4659.492 ; gain = 0.000 ; free physical = 18431 ; free virtual = 24611

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 164cc3bc2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 4659.492 ; gain = 0.000 ; free physical = 18430 ; free virtual = 24611

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 25f8b2919

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 4659.492 ; gain = 0.000 ; free physical = 18430 ; free virtual = 24611

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1f4ec1b8e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 4659.492 ; gain = 0.000 ; free physical = 18430 ; free virtual = 24611

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1f4ec1b8e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 4949.465 ; gain = 289.973 ; free physical = 18015 ; free virtual = 24196

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1659adff9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 4949.465 ; gain = 289.973 ; free physical = 18015 ; free virtual = 24196

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 10874ed72

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 4981.480 ; gain = 321.988 ; free physical = 18015 ; free virtual = 24195

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 10874ed72

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 4981.480 ; gain = 321.988 ; free physical = 18015 ; free virtual = 24195
Phase 2.1.1 Partition Driven Placement | Checksum: 10874ed72

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 4981.480 ; gain = 321.988 ; free physical = 18015 ; free virtual = 24195
Phase 2.1 Floorplanning | Checksum: 1c8bda51d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 4981.480 ; gain = 321.988 ; free physical = 18015 ; free virtual = 24195

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c8bda51d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 4981.480 ; gain = 321.988 ; free physical = 18015 ; free virtual = 24195

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c8bda51d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 4981.480 ; gain = 321.988 ; free physical = 18015 ; free virtual = 24195

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ed14e985

Time (s): cpu = 00:01:10 ; elapsed = 00:00:21 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17950 ; free virtual = 24131

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 969 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 399 nets or LUTs. Breaked 0 LUT, combined 399 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 13 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 8 nets.  Re-placed 29 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 29 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5049.492 ; gain = 0.000 ; free physical = 17950 ; free virtual = 24131
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5049.492 ; gain = 0.000 ; free physical = 17950 ; free virtual = 24131

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            399  |                   399  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            399  |                   407  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 141b0bf15

Time (s): cpu = 00:01:12 ; elapsed = 00:00:22 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17950 ; free virtual = 24131
Phase 2.4 Global Placement Core | Checksum: 14b119060

Time (s): cpu = 00:01:22 ; elapsed = 00:00:25 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17950 ; free virtual = 24130
Phase 2 Global Placement | Checksum: 14b119060

Time (s): cpu = 00:01:22 ; elapsed = 00:00:25 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17950 ; free virtual = 24130

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19d48345f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:28 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17952 ; free virtual = 24133

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 238925447

Time (s): cpu = 00:01:33 ; elapsed = 00:00:28 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17950 ; free virtual = 24131

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 22ba8523a

Time (s): cpu = 00:01:42 ; elapsed = 00:00:31 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17950 ; free virtual = 24131

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 219d9fcd8

Time (s): cpu = 00:01:42 ; elapsed = 00:00:31 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17950 ; free virtual = 24131

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 27ff4171c

Time (s): cpu = 00:01:43 ; elapsed = 00:00:31 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17950 ; free virtual = 24131
Phase 3.3.3 Slice Area Swap | Checksum: 27ff4171c

Time (s): cpu = 00:01:43 ; elapsed = 00:00:31 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17950 ; free virtual = 24131
Phase 3.3 Small Shape DP | Checksum: ee69abcd

Time (s): cpu = 00:01:46 ; elapsed = 00:00:32 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17950 ; free virtual = 24131

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: efb8f829

Time (s): cpu = 00:01:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17950 ; free virtual = 24131

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 212b6ad59

Time (s): cpu = 00:01:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17950 ; free virtual = 24131
Phase 3 Detail Placement | Checksum: 212b6ad59

Time (s): cpu = 00:01:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17950 ; free virtual = 24131

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 268958c68

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.465 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2045a914e

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.26 . Memory (MB): peak = 5049.492 ; gain = 0.000 ; free physical = 17949 ; free virtual = 24130
INFO: [Place 46-35] Processed net seeg_zynq_i/proc_sys_reset_78M/U0/peripheral_aresetn[0], inserted BUFG to drive 4003 loads.
INFO: [Place 46-45] Replicated bufg driver seeg_zynq_i/proc_sys_reset_78M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out, inserted BUFG to drive 1032 loads.
INFO: [Place 46-45] Replicated bufg driver seeg_zynq_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_replica
INFO: [Place 46-35] Processed net seeg_zynq_i/seeg_top_0/inst/seeg/rhd_2048/B1/E[0], inserted BUFG to drive 1024 loads.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1017e2957

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5049.492 ; gain = 0.000 ; free physical = 17949 ; free virtual = 24130
Phase 4.1.1.1 BUFG Insertion | Checksum: d4214502

Time (s): cpu = 00:02:06 ; elapsed = 00:00:40 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17949 ; free virtual = 24130

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.465. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 14ad92ec4

Time (s): cpu = 00:02:07 ; elapsed = 00:00:40 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17949 ; free virtual = 24130

Time (s): cpu = 00:02:07 ; elapsed = 00:00:40 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17949 ; free virtual = 24130
Phase 4.1 Post Commit Optimization | Checksum: 14ad92ec4

Time (s): cpu = 00:02:07 ; elapsed = 00:00:40 . Memory (MB): peak = 5049.492 ; gain = 390.000 ; free physical = 17949 ; free virtual = 24130
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5073.477 ; gain = 0.000 ; free physical = 17895 ; free virtual = 24076

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17ae31115

Time (s): cpu = 00:02:17 ; elapsed = 00:00:44 . Memory (MB): peak = 5073.477 ; gain = 413.984 ; free physical = 17895 ; free virtual = 24076

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17ae31115

Time (s): cpu = 00:02:17 ; elapsed = 00:00:44 . Memory (MB): peak = 5073.477 ; gain = 413.984 ; free physical = 17895 ; free virtual = 24076
Phase 4.3 Placer Reporting | Checksum: 17ae31115

Time (s): cpu = 00:02:17 ; elapsed = 00:00:44 . Memory (MB): peak = 5073.477 ; gain = 413.984 ; free physical = 17895 ; free virtual = 24076

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5073.477 ; gain = 0.000 ; free physical = 17895 ; free virtual = 24076

Time (s): cpu = 00:02:17 ; elapsed = 00:00:44 . Memory (MB): peak = 5073.477 ; gain = 413.984 ; free physical = 17895 ; free virtual = 24076
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14fab0b7d

Time (s): cpu = 00:02:17 ; elapsed = 00:00:44 . Memory (MB): peak = 5073.477 ; gain = 413.984 ; free physical = 17895 ; free virtual = 24076
Ending Placer Task | Checksum: cf408216

Time (s): cpu = 00:02:17 ; elapsed = 00:00:44 . Memory (MB): peak = 5073.477 ; gain = 413.984 ; free physical = 17895 ; free virtual = 24076
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 48 Warnings, 13 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:20 ; elapsed = 00:00:45 . Memory (MB): peak = 5073.477 ; gain = 413.984 ; free physical = 17895 ; free virtual = 24076
INFO: [runtcl-4] Executing : report_io -file seeg_zynq_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5073.477 ; gain = 0.000 ; free physical = 17894 ; free virtual = 24074
INFO: [runtcl-4] Executing : report_utilization -file seeg_zynq_wrapper_utilization_placed.rpt -pb seeg_zynq_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file seeg_zynq_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5073.477 ; gain = 0.000 ; free physical = 17892 ; free virtual = 24074
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5089.484 ; gain = 8.004 ; free physical = 17851 ; free virtual = 24077
INFO: [Common 17-1381] The checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.runs/impl_1/seeg_zynq_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 5097.488 ; gain = 0.000 ; free physical = 17879 ; free virtual = 24076
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 48 Warnings, 13 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5097.488 ; gain = 0.000 ; free physical = 17837 ; free virtual = 24077
INFO: [Common 17-1381] The checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.runs/impl_1/seeg_zynq_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 17c7bf52 ConstDB: 0 ShapeSum: 876ee073 RouteDB: 3009e251
Nodegraph reading from file.  Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 5105.492 ; gain = 0.000 ; free physical = 17863 ; free virtual = 24074
Post Restoration Checksum: NetGraph: 15513b28 | NumContArr: c6b11706 | Constraints: d3796a9c | Timing: 0
Phase 1 Build RT Design | Checksum: 1af7bbcca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 5105.492 ; gain = 0.000 ; free physical = 17862 ; free virtual = 24073

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1af7bbcca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5105.492 ; gain = 0.000 ; free physical = 17862 ; free virtual = 24073

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1af7bbcca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5105.492 ; gain = 0.000 ; free physical = 17862 ; free virtual = 24073

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 198434ad1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 5105.492 ; gain = 0.000 ; free physical = 17862 ; free virtual = 24073

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c5e60973

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 5105.492 ; gain = 0.000 ; free physical = 17863 ; free virtual = 24074
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.490  | TNS=0.000  | WHS=-1.430 | THS=-2120.309|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00306393 %
  Global Horizontal Routing Utilization  = 0.0055694 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28916
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24061
  Number of Partially Routed Nets     = 4855
  Number of Node Overlaps             = 70

Phase 2 Router Initialization | Checksum: 11f4f7f30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 5105.492 ; gain = 0.000 ; free physical = 17862 ; free virtual = 24073

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11f4f7f30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 5105.492 ; gain = 0.000 ; free physical = 17862 ; free virtual = 24073
Phase 3 Initial Routing | Checksum: 23bb821d2

Time (s): cpu = 00:06:57 ; elapsed = 00:01:03 . Memory (MB): peak = 5105.492 ; gain = 0.000 ; free physical = 17857 ; free virtual = 24068

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.01|     2x2|      0.11|     8x8|      0.55|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.15|     2x2|      0.05|   16x16|      0.81|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.52|     1x1|      0.04|   16x16|      1.46|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.47|     2x2|      0.10|   16x16|      1.43|
|___________|________|__________|________|__________|________|__________|
Congestion Report
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X18Y202->INT_X25Y217 (CLEM_X18Y202->CLEL_R_X25Y217)
	INT_X16Y208->INT_X23Y215 (RCLK_HPIO_L_X15Y209->CLEL_R_X23Y215)
	INT_X16Y207->INT_X23Y214 (CMT_L_X16Y180->CLEL_R_X23Y214)
	INT_X16Y206->INT_X23Y213 (CMT_L_X16Y180->CLEL_R_X23Y213)
	INT_X16Y205->INT_X23Y212 (CMT_L_X16Y180->CLEL_R_X23Y212)
EAST
	INT_X16Y207->INT_X31Y222 (CMT_L_X16Y180->CLEL_R_X31Y222)
	INT_X16Y206->INT_X31Y221 (CMT_L_X16Y180->CLEL_R_X31Y221)
	INT_X16Y205->INT_X31Y220 (CMT_L_X16Y180->CLEL_R_X31Y220)
	INT_X16Y204->INT_X31Y219 (CMT_L_X16Y180->CLEL_R_X31Y219)
WEST
	INT_X16Y208->INT_X31Y223 (RCLK_HPIO_L_X15Y209->CLEL_R_X31Y223)
	INT_X16Y207->INT_X31Y222 (CMT_L_X16Y180->CLEL_R_X31Y222)
	INT_X16Y206->INT_X31Y221 (CMT_L_X16Y180->CLEL_R_X31Y221)
	INT_X16Y205->INT_X31Y220 (CMT_L_X16Y180->CLEL_R_X31Y220)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7458
 Number of Nodes with overlaps = 674
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.276  | TNS=0.000  | WHS=-0.049 | THS=-1.249 |

Phase 4.1 Global Iteration 0 | Checksum: 17a42bb59

Time (s): cpu = 00:13:47 ; elapsed = 00:03:19 . Memory (MB): peak = 5120.488 ; gain = 14.996 ; free physical = 17821 ; free virtual = 24033

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1563
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.002 | TNS=-14.509| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: b05b9885

Time (s): cpu = 00:22:11 ; elapsed = 00:07:01 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16998 ; free virtual = 23210

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.192 | TNS=-0.388 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2024db90a

Time (s): cpu = 00:24:13 ; elapsed = 00:07:55 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23169

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.565  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 16c2bc2ce

Time (s): cpu = 00:25:25 ; elapsed = 00:08:43 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23168

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.694  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 191d71c75

Time (s): cpu = 00:25:44 ; elapsed = 00:09:01 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23168
Phase 4 Rip-up And Reroute | Checksum: 191d71c75

Time (s): cpu = 00:25:44 ; elapsed = 00:09:01 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23168

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 171f6d087

Time (s): cpu = 00:25:44 ; elapsed = 00:09:01 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23168

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 171f6d087

Time (s): cpu = 00:25:44 ; elapsed = 00:09:01 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23168
Phase 5 Delay and Skew Optimization | Checksum: 171f6d087

Time (s): cpu = 00:25:44 ; elapsed = 00:09:01 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23168

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19423449a

Time (s): cpu = 00:25:48 ; elapsed = 00:09:02 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23169
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.694  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13b405ad9

Time (s): cpu = 00:25:48 ; elapsed = 00:09:02 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23169
Phase 6 Post Hold Fix | Checksum: 13b405ad9

Time (s): cpu = 00:25:48 ; elapsed = 00:09:03 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23169

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.40771 %
  Global Horizontal Routing Utilization  = 4.98419 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a1fc4a74

Time (s): cpu = 00:25:49 ; elapsed = 00:09:03 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23169

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a1fc4a74

Time (s): cpu = 00:25:49 ; elapsed = 00:09:03 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23168

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a1fc4a74

Time (s): cpu = 00:25:51 ; elapsed = 00:09:04 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23168

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1a1fc4a74

Time (s): cpu = 00:25:51 ; elapsed = 00:09:04 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23168

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.694  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1a1fc4a74

Time (s): cpu = 00:25:52 ; elapsed = 00:09:04 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23168
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: a51cfae6

Time (s): cpu = 00:25:53 ; elapsed = 00:09:04 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23168

Time (s): cpu = 00:25:53 ; elapsed = 00:09:04 . Memory (MB): peak = 5994.488 ; gain = 888.996 ; free physical = 16956 ; free virtual = 23168

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 48 Warnings, 13 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:25:58 ; elapsed = 00:09:06 . Memory (MB): peak = 5994.488 ; gain = 897.000 ; free physical = 16956 ; free virtual = 23168
INFO: [runtcl-4] Executing : report_drc -file seeg_zynq_wrapper_drc_routed.rpt -pb seeg_zynq_wrapper_drc_routed.pb -rpx seeg_zynq_wrapper_drc_routed.rpx
Command: report_drc -file seeg_zynq_wrapper_drc_routed.rpt -pb seeg_zynq_wrapper_drc_routed.pb -rpx seeg_zynq_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ug3/Repos/ug3-seeg/ug3-seeg.runs/impl_1/seeg_zynq_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file seeg_zynq_wrapper_methodology_drc_routed.rpt -pb seeg_zynq_wrapper_methodology_drc_routed.pb -rpx seeg_zynq_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file seeg_zynq_wrapper_methodology_drc_routed.rpt -pb seeg_zynq_wrapper_methodology_drc_routed.pb -rpx seeg_zynq_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ug3/Repos/ug3-seeg/ug3-seeg.runs/impl_1/seeg_zynq_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file seeg_zynq_wrapper_power_routed.rpt -pb seeg_zynq_wrapper_power_summary_routed.pb -rpx seeg_zynq_wrapper_power_routed.rpx
Command: report_power -file seeg_zynq_wrapper_power_routed.rpt -pb seeg_zynq_wrapper_power_summary_routed.pb -rpx seeg_zynq_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
136 Infos, 49 Warnings, 13 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6050.516 ; gain = 24.012 ; free physical = 16953 ; free virtual = 23177
INFO: [runtcl-4] Executing : report_route_status -file seeg_zynq_wrapper_route_status.rpt -pb seeg_zynq_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file seeg_zynq_wrapper_timing_summary_routed.rpt -pb seeg_zynq_wrapper_timing_summary_routed.pb -rpx seeg_zynq_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file seeg_zynq_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file seeg_zynq_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file seeg_zynq_wrapper_bus_skew_routed.rpt -pb seeg_zynq_wrapper_bus_skew_routed.pb -rpx seeg_zynq_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 6050.516 ; gain = 0.000 ; free physical = 16897 ; free virtual = 23173
INFO: [Common 17-1381] The checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.runs/impl_1/seeg_zynq_wrapper_routed.dcp' has been generated.

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <seeg_zynq_i/seeg_top_0/inst/axis_data_fifo_seeg_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <seeg_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <seeg_zynq_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force seeg_zynq_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are seeg_zynq_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, seeg_zynq_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, seeg_zynq_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, seeg_zynq_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, seeg_zynq_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, seeg_zynq_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, seeg_zynq_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, seeg_zynq_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, seeg_zynq_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, seeg_zynq_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, seeg_zynq_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe, seeg_zynq_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, seeg_zynq_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, seeg_zynq_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, and seeg_zynq_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./seeg_zynq_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 6050.516 ; gain = 0.000 ; free physical = 16913 ; free virtual = 23164
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 11:57:22 2024...
