---
layout: archive
title: "Chip Design Lab"
permalink: /lab/
author_profile: true
redirect_from:
  - /lab
---

{% include base_path %}

Education
======
* Ph.D in )
* M.S. in Jekyll, GitHub University, 2014
* B.S. in GitHub, GitHub University, 2012

  
IC Design Flow
======
* IC Design Tutorials
  * <a href="{{ base_path }}/files/chisel/Appendix A.pdf" target="_blank">ðŸ“„ IC Design and Simulation
Tutorials</a>
  * <a href="{{ base_path }}/files/chisel/Appendix B.pdf" target="_blank">ðŸ“„ Siemens ModelSim Tutorial</a>
  * <a href="{{ base_path }}/files/chisel/Appendix B.pdf" target="_blank">ðŸ“„ IC Design and Simulation
Tutorials</a>
* Chisel Tutorials
  * <a href="{{ base_path }}/files/chisel/Chisel Design - XY.pdf" target="_blank">ðŸ“„ Chisel Design on Fundamental IC</a>
  * <a href="{{ base_path }}/files/chisel/Chisel Env Setup - XY.pdf" target="_blank">ðŸ“„ IntelliJ IDEA Setup for Chisel</a>
  * <a href="{{ base_path }}/files/chisel/Chisel and IC Projects Structuring - XY.pdf" target="_blank">ðŸ“„ Chisel and IC Projects Structuring</a>


  

