
FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bfc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b40  08004d9c  08004d9c  00014d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058dc  080058dc  00021148  2**0
                  CONTENTS
  4 .ARM          00000008  080058dc  080058dc  000158dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080058e4  080058e4  00021148  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058e4  080058e4  000158e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080058e8  080058e8  000158e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001148  20000000  080058ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000fc  20001148  08006a34  00021148  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001244  08006a34  00021244  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00021148  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bdfc  00000000  00000000  00021178  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ae3  00000000  00000000  0002cf74  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c18  00000000  00000000  0002ea58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b40  00000000  00000000  0002f670  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000166f1  00000000  00000000  000301b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000089bb  00000000  00000000  000468a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008d676  00000000  00000000  0004f25c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dc8d2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036fc  00000000  00000000  000dc950  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20001148 	.word	0x20001148
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004d84 	.word	0x08004d84

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000114c 	.word	0x2000114c
 80001dc:	08004d84 	.word	0x08004d84

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000584:	f001 fadc 	bl	8001b40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f880 	bl	800068c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058c:	f000 f984 	bl	8000898 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000590:	f000 f8e6 	bl	8000760 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000594:	f000 f956 	bl	8000844 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000598:	2100      	movs	r1, #0
 800059a:	4836      	ldr	r0, [pc, #216]	; (8000674 <main+0xf4>)
 800059c:	f002 fb0e 	bl	8002bbc <HAL_TIM_PWM_Start>
	if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)){
 80005a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005a4:	4834      	ldr	r0, [pc, #208]	; (8000678 <main+0xf8>)
 80005a6:	f001 fe15 	bl	80021d4 <HAL_GPIO_ReadPin>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d10a      	bne.n	80005c6 <main+0x46>
		while(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13));
 80005b0:	bf00      	nop
 80005b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005b6:	4830      	ldr	r0, [pc, #192]	; (8000678 <main+0xf8>)
 80005b8:	f001 fe0c 	bl	80021d4 <HAL_GPIO_ReadPin>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d0f7      	beq.n	80005b2 <main+0x32>
		buttonPushStart();
 80005c2:	f000 fad3 	bl	8000b6c <buttonPushStart>
	}
	if (state == 1){
 80005c6:	4b2d      	ldr	r3, [pc, #180]	; (800067c <main+0xfc>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	2b01      	cmp	r3, #1
 80005cc:	d119      	bne.n	8000602 <main+0x82>
		if (HAL_UART_Receive(&huart2, pData, 1, Timeout) == HAL_OK){
 80005ce:	4b2c      	ldr	r3, [pc, #176]	; (8000680 <main+0x100>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	2201      	movs	r2, #1
 80005d4:	492b      	ldr	r1, [pc, #172]	; (8000684 <main+0x104>)
 80005d6:	482c      	ldr	r0, [pc, #176]	; (8000688 <main+0x108>)
 80005d8:	f003 f8c0 	bl	800375c <HAL_UART_Receive>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d10f      	bne.n	8000602 <main+0x82>
			if (pData[0] == '1'){
 80005e2:	4b28      	ldr	r3, [pc, #160]	; (8000684 <main+0x104>)
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	2b31      	cmp	r3, #49	; 0x31
 80005e8:	d102      	bne.n	80005f0 <main+0x70>
				startGame();
 80005ea:	f000 fa2b 	bl	8000a44 <startGame>
 80005ee:	e008      	b.n	8000602 <main+0x82>
			}
			else if (pData[0] == '2'){
 80005f0:	4b24      	ldr	r3, [pc, #144]	; (8000684 <main+0x104>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b32      	cmp	r3, #50	; 0x32
 80005f6:	d102      	bne.n	80005fe <main+0x7e>
				howToPlay();
 80005f8:	f000 fa44 	bl	8000a84 <howToPlay>
 80005fc:	e001      	b.n	8000602 <main+0x82>
			}
			else{
				error1();
 80005fe:	f000 fa79 	bl	8000af4 <error1>
			}
		}
	}
	if (state == 2){
 8000602:	4b1e      	ldr	r3, [pc, #120]	; (800067c <main+0xfc>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	2b02      	cmp	r3, #2
 8000608:	d120      	bne.n	800064c <main+0xcc>
		if (HAL_UART_Receive(&huart2, pData, 1, Timeout) == HAL_OK){
 800060a:	4b1d      	ldr	r3, [pc, #116]	; (8000680 <main+0x100>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	2201      	movs	r2, #1
 8000610:	491c      	ldr	r1, [pc, #112]	; (8000684 <main+0x104>)
 8000612:	481d      	ldr	r0, [pc, #116]	; (8000688 <main+0x108>)
 8000614:	f003 f8a2 	bl	800375c <HAL_UART_Receive>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d116      	bne.n	800064c <main+0xcc>
			if (pData[0] == '1'){
 800061e:	4b19      	ldr	r3, [pc, #100]	; (8000684 <main+0x104>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	2b31      	cmp	r3, #49	; 0x31
 8000624:	d102      	bne.n	800062c <main+0xac>
				startEasy();
 8000626:	f000 fac1 	bl	8000bac <startEasy>
 800062a:	e00f      	b.n	800064c <main+0xcc>
			}
			else if (pData[0] == '2'){
 800062c:	4b15      	ldr	r3, [pc, #84]	; (8000684 <main+0x104>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	2b32      	cmp	r3, #50	; 0x32
 8000632:	d102      	bne.n	800063a <main+0xba>
				startMedium();
 8000634:	f000 fae4 	bl	8000c00 <startMedium>
 8000638:	e008      	b.n	800064c <main+0xcc>
			}
			else if (pData[0] == '3'){
 800063a:	4b12      	ldr	r3, [pc, #72]	; (8000684 <main+0x104>)
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	2b33      	cmp	r3, #51	; 0x33
 8000640:	d102      	bne.n	8000648 <main+0xc8>
				startHard();
 8000642:	f000 fb07 	bl	8000c54 <startHard>
 8000646:	e001      	b.n	800064c <main+0xcc>
			}
			else{
				error2();
 8000648:	f000 fb2e 	bl	8000ca8 <error2>
			}
		}
	}
	if (state == 3){
 800064c:	4b0b      	ldr	r3, [pc, #44]	; (800067c <main+0xfc>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	2b03      	cmp	r3, #3
 8000652:	d101      	bne.n	8000658 <main+0xd8>
		startNow();
 8000654:	f000 fb68 	bl	8000d28 <startNow>
	}
	if (state == 4){
 8000658:	4b08      	ldr	r3, [pc, #32]	; (800067c <main+0xfc>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	2b04      	cmp	r3, #4
 800065e:	d101      	bne.n	8000664 <main+0xe4>
		firstTurn();
 8000660:	f000 fbac 	bl	8000dbc <firstTurn>
	}
	if (state == 5){
 8000664:	4b05      	ldr	r3, [pc, #20]	; (800067c <main+0xfc>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	2b05      	cmp	r3, #5
 800066a:	d195      	bne.n	8000598 <main+0x18>
		continueTurn();
 800066c:	f000 fe1c 	bl	80012a8 <continueTurn>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000670:	e792      	b.n	8000598 <main+0x18>
 8000672:	bf00      	nop
 8000674:	200011a0 	.word	0x200011a0
 8000678:	40020800 	.word	0x40020800
 800067c:	20001168 	.word	0x20001168
 8000680:	20000f64 	.word	0x20000f64
 8000684:	20001180 	.word	0x20001180
 8000688:	200011e0 	.word	0x200011e0

0800068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b094      	sub	sp, #80	; 0x50
 8000690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000692:	f107 0320 	add.w	r3, r7, #32
 8000696:	2230      	movs	r2, #48	; 0x30
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f003 ff5f 	bl	800455e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a0:	f107 030c 	add.w	r3, r7, #12
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b0:	2300      	movs	r3, #0
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	4b28      	ldr	r3, [pc, #160]	; (8000758 <SystemClock_Config+0xcc>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b8:	4a27      	ldr	r2, [pc, #156]	; (8000758 <SystemClock_Config+0xcc>)
 80006ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006be:	6413      	str	r3, [r2, #64]	; 0x40
 80006c0:	4b25      	ldr	r3, [pc, #148]	; (8000758 <SystemClock_Config+0xcc>)
 80006c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006c8:	60bb      	str	r3, [r7, #8]
 80006ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006cc:	2300      	movs	r3, #0
 80006ce:	607b      	str	r3, [r7, #4]
 80006d0:	4b22      	ldr	r3, [pc, #136]	; (800075c <SystemClock_Config+0xd0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a21      	ldr	r2, [pc, #132]	; (800075c <SystemClock_Config+0xd0>)
 80006d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006da:	6013      	str	r3, [r2, #0]
 80006dc:	4b1f      	ldr	r3, [pc, #124]	; (800075c <SystemClock_Config+0xd0>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e8:	2302      	movs	r3, #2
 80006ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ec:	2301      	movs	r3, #1
 80006ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f0:	2310      	movs	r3, #16
 80006f2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f4:	2302      	movs	r3, #2
 80006f6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006f8:	2300      	movs	r3, #0
 80006fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006fc:	2310      	movs	r3, #16
 80006fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000700:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000704:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000706:	2304      	movs	r3, #4
 8000708:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800070a:	2304      	movs	r3, #4
 800070c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070e:	f107 0320 	add.w	r3, r7, #32
 8000712:	4618      	mov	r0, r3
 8000714:	f001 fd90 	bl	8002238 <HAL_RCC_OscConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800071e:	f001 f8cb 	bl	80018b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000722:	230f      	movs	r3, #15
 8000724:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000726:	2302      	movs	r3, #2
 8000728:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800072e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000732:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000734:	2300      	movs	r3, #0
 8000736:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000738:	f107 030c 	add.w	r3, r7, #12
 800073c:	2102      	movs	r1, #2
 800073e:	4618      	mov	r0, r3
 8000740:	f001 ffea 	bl	8002718 <HAL_RCC_ClockConfig>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800074a:	f001 f8b5 	bl	80018b8 <Error_Handler>
  }
}
 800074e:	bf00      	nop
 8000750:	3750      	adds	r7, #80	; 0x50
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40023800 	.word	0x40023800
 800075c:	40007000 	.word	0x40007000

08000760 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b08e      	sub	sp, #56	; 0x38
 8000764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000766:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	605a      	str	r2, [r3, #4]
 8000770:	609a      	str	r2, [r3, #8]
 8000772:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000774:	f107 0320 	add.w	r3, r7, #32
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800077e:	1d3b      	adds	r3, r7, #4
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
 800078a:	611a      	str	r2, [r3, #16]
 800078c:	615a      	str	r2, [r3, #20]
 800078e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000790:	4b2b      	ldr	r3, [pc, #172]	; (8000840 <MX_TIM2_Init+0xe0>)
 8000792:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000796:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400;
 8000798:	4b29      	ldr	r3, [pc, #164]	; (8000840 <MX_TIM2_Init+0xe0>)
 800079a:	f242 02d0 	movw	r2, #8400	; 0x20d0
 800079e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007a0:	4b27      	ldr	r3, [pc, #156]	; (8000840 <MX_TIM2_Init+0xe0>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50;
 80007a6:	4b26      	ldr	r3, [pc, #152]	; (8000840 <MX_TIM2_Init+0xe0>)
 80007a8:	2232      	movs	r2, #50	; 0x32
 80007aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007ac:	4b24      	ldr	r3, [pc, #144]	; (8000840 <MX_TIM2_Init+0xe0>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007b2:	4b23      	ldr	r3, [pc, #140]	; (8000840 <MX_TIM2_Init+0xe0>)
 80007b4:	2280      	movs	r2, #128	; 0x80
 80007b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007b8:	4821      	ldr	r0, [pc, #132]	; (8000840 <MX_TIM2_Init+0xe0>)
 80007ba:	f002 f99f 	bl	8002afc <HAL_TIM_Base_Init>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80007c4:	f001 f878 	bl	80018b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007cc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007d2:	4619      	mov	r1, r3
 80007d4:	481a      	ldr	r0, [pc, #104]	; (8000840 <MX_TIM2_Init+0xe0>)
 80007d6:	f002 fae9 	bl	8002dac <HAL_TIM_ConfigClockSource>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80007e0:	f001 f86a 	bl	80018b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80007e4:	4816      	ldr	r0, [pc, #88]	; (8000840 <MX_TIM2_Init+0xe0>)
 80007e6:	f002 f9b4 	bl	8002b52 <HAL_TIM_PWM_Init>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80007f0:	f001 f862 	bl	80018b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007f4:	2300      	movs	r3, #0
 80007f6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007f8:	2300      	movs	r3, #0
 80007fa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007fc:	f107 0320 	add.w	r3, r7, #32
 8000800:	4619      	mov	r1, r3
 8000802:	480f      	ldr	r0, [pc, #60]	; (8000840 <MX_TIM2_Init+0xe0>)
 8000804:	f002 fe56 	bl	80034b4 <HAL_TIMEx_MasterConfigSynchronization>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800080e:	f001 f853 	bl	80018b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000812:	2360      	movs	r3, #96	; 0x60
 8000814:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000816:	2300      	movs	r3, #0
 8000818:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800081e:	2300      	movs	r3, #0
 8000820:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000822:	1d3b      	adds	r3, r7, #4
 8000824:	2200      	movs	r2, #0
 8000826:	4619      	mov	r1, r3
 8000828:	4805      	ldr	r0, [pc, #20]	; (8000840 <MX_TIM2_Init+0xe0>)
 800082a:	f002 f9f9 	bl	8002c20 <HAL_TIM_PWM_ConfigChannel>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000834:	f001 f840 	bl	80018b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000838:	bf00      	nop
 800083a:	3738      	adds	r7, #56	; 0x38
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	200011a0 	.word	0x200011a0

08000844 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000848:	4b11      	ldr	r3, [pc, #68]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 800084a:	4a12      	ldr	r2, [pc, #72]	; (8000894 <MX_USART2_UART_Init+0x50>)
 800084c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800084e:	4b10      	ldr	r3, [pc, #64]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 8000850:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000854:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000856:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800085c:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 800085e:	2200      	movs	r2, #0
 8000860:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000862:	4b0b      	ldr	r3, [pc, #44]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000868:	4b09      	ldr	r3, [pc, #36]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 800086a:	220c      	movs	r2, #12
 800086c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086e:	4b08      	ldr	r3, [pc, #32]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 8000870:	2200      	movs	r2, #0
 8000872:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000874:	4b06      	ldr	r3, [pc, #24]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 8000876:	2200      	movs	r2, #0
 8000878:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800087a:	4805      	ldr	r0, [pc, #20]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 800087c:	f002 fe88 	bl	8003590 <HAL_UART_Init>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000886:	f001 f817 	bl	80018b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800088a:	bf00      	nop
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	200011e0 	.word	0x200011e0
 8000894:	40004400 	.word	0x40004400

08000898 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b08a      	sub	sp, #40	; 0x28
 800089c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089e:	f107 0314 	add.w	r3, r7, #20
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
 80008a6:	605a      	str	r2, [r3, #4]
 80008a8:	609a      	str	r2, [r3, #8]
 80008aa:	60da      	str	r2, [r3, #12]
 80008ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	613b      	str	r3, [r7, #16]
 80008b2:	4b2d      	ldr	r3, [pc, #180]	; (8000968 <MX_GPIO_Init+0xd0>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	4a2c      	ldr	r2, [pc, #176]	; (8000968 <MX_GPIO_Init+0xd0>)
 80008b8:	f043 0304 	orr.w	r3, r3, #4
 80008bc:	6313      	str	r3, [r2, #48]	; 0x30
 80008be:	4b2a      	ldr	r3, [pc, #168]	; (8000968 <MX_GPIO_Init+0xd0>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	f003 0304 	and.w	r3, r3, #4
 80008c6:	613b      	str	r3, [r7, #16]
 80008c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	60fb      	str	r3, [r7, #12]
 80008ce:	4b26      	ldr	r3, [pc, #152]	; (8000968 <MX_GPIO_Init+0xd0>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	4a25      	ldr	r2, [pc, #148]	; (8000968 <MX_GPIO_Init+0xd0>)
 80008d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008d8:	6313      	str	r3, [r2, #48]	; 0x30
 80008da:	4b23      	ldr	r3, [pc, #140]	; (8000968 <MX_GPIO_Init+0xd0>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	60bb      	str	r3, [r7, #8]
 80008ea:	4b1f      	ldr	r3, [pc, #124]	; (8000968 <MX_GPIO_Init+0xd0>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	4a1e      	ldr	r2, [pc, #120]	; (8000968 <MX_GPIO_Init+0xd0>)
 80008f0:	f043 0301 	orr.w	r3, r3, #1
 80008f4:	6313      	str	r3, [r2, #48]	; 0x30
 80008f6:	4b1c      	ldr	r3, [pc, #112]	; (8000968 <MX_GPIO_Init+0xd0>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fa:	f003 0301 	and.w	r3, r3, #1
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	607b      	str	r3, [r7, #4]
 8000906:	4b18      	ldr	r3, [pc, #96]	; (8000968 <MX_GPIO_Init+0xd0>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090a:	4a17      	ldr	r2, [pc, #92]	; (8000968 <MX_GPIO_Init+0xd0>)
 800090c:	f043 0302 	orr.w	r3, r3, #2
 8000910:	6313      	str	r3, [r2, #48]	; 0x30
 8000912:	4b15      	ldr	r3, [pc, #84]	; (8000968 <MX_GPIO_Init+0xd0>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	f003 0302 	and.w	r3, r3, #2
 800091a:	607b      	str	r3, [r7, #4]
 800091c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800091e:	2200      	movs	r2, #0
 8000920:	2120      	movs	r1, #32
 8000922:	4812      	ldr	r0, [pc, #72]	; (800096c <MX_GPIO_Init+0xd4>)
 8000924:	f001 fc6e 	bl	8002204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000928:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800092c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800092e:	4b10      	ldr	r3, [pc, #64]	; (8000970 <MX_GPIO_Init+0xd8>)
 8000930:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000936:	f107 0314 	add.w	r3, r7, #20
 800093a:	4619      	mov	r1, r3
 800093c:	480d      	ldr	r0, [pc, #52]	; (8000974 <MX_GPIO_Init+0xdc>)
 800093e:	f001 fac7 	bl	8001ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000942:	2320      	movs	r3, #32
 8000944:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000946:	2301      	movs	r3, #1
 8000948:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094e:	2300      	movs	r3, #0
 8000950:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000952:	f107 0314 	add.w	r3, r7, #20
 8000956:	4619      	mov	r1, r3
 8000958:	4804      	ldr	r0, [pc, #16]	; (800096c <MX_GPIO_Init+0xd4>)
 800095a:	f001 fab9 	bl	8001ed0 <HAL_GPIO_Init>

}
 800095e:	bf00      	nop
 8000960:	3728      	adds	r7, #40	; 0x28
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40023800 	.word	0x40023800
 800096c:	40020000 	.word	0x40020000
 8000970:	10210000 	.word	0x10210000
 8000974:	40020800 	.word	0x40020800

08000978 <setVocabularySets>:

/* USER CODE BEGIN 4 */
void setVocabularySets(char set[50][25]){
 8000978:	b480      	push	{r7}
 800097a:	b087      	sub	sp, #28
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
	state = 3;
 8000980:	4b2c      	ldr	r3, [pc, #176]	; (8000a34 <setVocabularySets+0xbc>)
 8000982:	2203      	movs	r2, #3
 8000984:	601a      	str	r2, [r3, #0]
	int k = TIM2->CNT %50;
 8000986:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800098a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800098c:	4b2a      	ldr	r3, [pc, #168]	; (8000a38 <setVocabularySets+0xc0>)
 800098e:	fba3 1302 	umull	r1, r3, r3, r2
 8000992:	091b      	lsrs	r3, r3, #4
 8000994:	2132      	movs	r1, #50	; 0x32
 8000996:	fb01 f303 	mul.w	r3, r1, r3
 800099a:	1ad3      	subs	r3, r2, r3
 800099c:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < 25; ++i){
 800099e:	2300      	movs	r3, #0
 80009a0:	617b      	str	r3, [r7, #20]
 80009a2:	e014      	b.n	80009ce <setVocabularySets+0x56>
		if (set[k][i] != NULL){
 80009a4:	68ba      	ldr	r2, [r7, #8]
 80009a6:	4613      	mov	r3, r2
 80009a8:	009b      	lsls	r3, r3, #2
 80009aa:	4413      	add	r3, r2
 80009ac:	009a      	lsls	r2, r3, #2
 80009ae:	4413      	add	r3, r2
 80009b0:	687a      	ldr	r2, [r7, #4]
 80009b2:	441a      	add	r2, r3
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	4413      	add	r3, r2
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d004      	beq.n	80009c8 <setVocabularySets+0x50>
			size++;
 80009be:	4b1f      	ldr	r3, [pc, #124]	; (8000a3c <setVocabularySets+0xc4>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	3301      	adds	r3, #1
 80009c4:	4a1d      	ldr	r2, [pc, #116]	; (8000a3c <setVocabularySets+0xc4>)
 80009c6:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < 25; ++i){
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	3301      	adds	r3, #1
 80009cc:	617b      	str	r3, [r7, #20]
 80009ce:	697b      	ldr	r3, [r7, #20]
 80009d0:	2b18      	cmp	r3, #24
 80009d2:	dde7      	ble.n	80009a4 <setVocabularySets+0x2c>
		}
	}
	//size = sizeof(EasyVocularies[k]);
	for (int i = 0; i < size; ++i){
 80009d4:	2300      	movs	r3, #0
 80009d6:	613b      	str	r3, [r7, #16]
 80009d8:	e012      	b.n	8000a00 <setVocabularySets+0x88>
		word[i] = set[k][i];
 80009da:	68ba      	ldr	r2, [r7, #8]
 80009dc:	4613      	mov	r3, r2
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	4413      	add	r3, r2
 80009e2:	009a      	lsls	r2, r3, #2
 80009e4:	4413      	add	r3, r2
 80009e6:	687a      	ldr	r2, [r7, #4]
 80009e8:	441a      	add	r2, r3
 80009ea:	693b      	ldr	r3, [r7, #16]
 80009ec:	4413      	add	r3, r2
 80009ee:	7819      	ldrb	r1, [r3, #0]
 80009f0:	4a13      	ldr	r2, [pc, #76]	; (8000a40 <setVocabularySets+0xc8>)
 80009f2:	693b      	ldr	r3, [r7, #16]
 80009f4:	4413      	add	r3, r2
 80009f6:	460a      	mov	r2, r1
 80009f8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < size; ++i){
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	3301      	adds	r3, #1
 80009fe:	613b      	str	r3, [r7, #16]
 8000a00:	4b0e      	ldr	r3, [pc, #56]	; (8000a3c <setVocabularySets+0xc4>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	429a      	cmp	r2, r3
 8000a08:	dbe7      	blt.n	80009da <setVocabularySets+0x62>
	}
	for (int i = size; i < 25; ++i){
 8000a0a:	4b0c      	ldr	r3, [pc, #48]	; (8000a3c <setVocabularySets+0xc4>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	60fb      	str	r3, [r7, #12]
 8000a10:	e007      	b.n	8000a22 <setVocabularySets+0xaa>
		word[i] = NULL;
 8000a12:	4a0b      	ldr	r2, [pc, #44]	; (8000a40 <setVocabularySets+0xc8>)
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	4413      	add	r3, r2
 8000a18:	2200      	movs	r2, #0
 8000a1a:	701a      	strb	r2, [r3, #0]
	for (int i = size; i < 25; ++i){
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	3301      	adds	r3, #1
 8000a20:	60fb      	str	r3, [r7, #12]
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	2b18      	cmp	r3, #24
 8000a26:	ddf4      	ble.n	8000a12 <setVocabularySets+0x9a>
	}
	//HAL_UART_Transmit(&huart2, word, sizeof(word), Timeout);
}
 8000a28:	bf00      	nop
 8000a2a:	371c      	adds	r7, #28
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	20001168 	.word	0x20001168
 8000a38:	51eb851f 	.word	0x51eb851f
 8000a3c:	20001170 	.word	0x20001170
 8000a40:	20001220 	.word	0x20001220

08000a44 <startGame>:

void startGame(){
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b0a8      	sub	sp, #160	; 0xa0
 8000a48:	af00      	add	r7, sp, #0
	state = 2;
 8000a4a:	4b0a      	ldr	r3, [pc, #40]	; (8000a74 <startGame+0x30>)
 8000a4c:	2202      	movs	r2, #2
 8000a4e:	601a      	str	r2, [r3, #0]
	char Start[] = "\r\n \r\n Now starting the game! Are you ready? How strong are your vocabularies? Choose one Level: \r\n [1] Easy \r\n [2] Medium \r\n [3] Hard \r\n (type 1 or 2 or 3): ";
 8000a50:	4a09      	ldr	r2, [pc, #36]	; (8000a78 <startGame+0x34>)
 8000a52:	463b      	mov	r3, r7
 8000a54:	4611      	mov	r1, r2
 8000a56:	229e      	movs	r2, #158	; 0x9e
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f003 fd75 	bl	8004548 <memcpy>
	HAL_UART_Transmit(&huart2, Start, sizeof(Start), Timeout);
 8000a5e:	4b07      	ldr	r3, [pc, #28]	; (8000a7c <startGame+0x38>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4639      	mov	r1, r7
 8000a64:	229e      	movs	r2, #158	; 0x9e
 8000a66:	4806      	ldr	r0, [pc, #24]	; (8000a80 <startGame+0x3c>)
 8000a68:	f002 fddf 	bl	800362a <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart2, pData, 1, 1000000);
}
 8000a6c:	bf00      	nop
 8000a6e:	37a0      	adds	r7, #160	; 0xa0
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20001168 	.word	0x20001168
 8000a78:	08004d9c 	.word	0x08004d9c
 8000a7c:	20000f64 	.word	0x20000f64
 8000a80:	200011e0 	.word	0x200011e0

08000a84 <howToPlay>:

void howToPlay(){
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b0e4      	sub	sp, #400	; 0x190
 8000a88:	af00      	add	r7, sp, #0
	state = 1;
 8000a8a:	4b15      	ldr	r3, [pc, #84]	; (8000ae0 <howToPlay+0x5c>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	601a      	str	r2, [r3, #0]
	char How[] = "\r\n \r\n This is how you are going to play this game: \r\n [1] You guess the character that you think is in the word \r\n [2] You only have limited guess so choose well \r\n [3] of course if you guess all correct character before the quota runs out, you win!";
 8000a90:	4a14      	ldr	r2, [pc, #80]	; (8000ae4 <howToPlay+0x60>)
 8000a92:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000a96:	4611      	mov	r1, r2
 8000a98:	22fa      	movs	r2, #250	; 0xfa
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f003 fd54 	bl	8004548 <memcpy>
	HAL_UART_Transmit(&huart2, How, sizeof(How), Timeout);
 8000aa0:	4b11      	ldr	r3, [pc, #68]	; (8000ae8 <howToPlay+0x64>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	f107 0194 	add.w	r1, r7, #148	; 0x94
 8000aa8:	22fa      	movs	r2, #250	; 0xfa
 8000aaa:	4810      	ldr	r0, [pc, #64]	; (8000aec <howToPlay+0x68>)
 8000aac:	f002 fdbd 	bl	800362a <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart2, pData, 1, 1000000);
	HAL_Delay(2000);
 8000ab0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000ab4:	f001 f8b6 	bl	8001c24 <HAL_Delay>
	char anoStart[] = "\r\n \r\n Already familiar with the rule? \r\n Now let's Choose the option that you want :\r\n [1] Start \r\n [2] How to play?? \r\n Choose one (type 1 or 2):";
 8000ab8:	463b      	mov	r3, r7
 8000aba:	4a0d      	ldr	r2, [pc, #52]	; (8000af0 <howToPlay+0x6c>)
 8000abc:	4618      	mov	r0, r3
 8000abe:	4611      	mov	r1, r2
 8000ac0:	2393      	movs	r3, #147	; 0x93
 8000ac2:	461a      	mov	r2, r3
 8000ac4:	f003 fd40 	bl	8004548 <memcpy>
	HAL_UART_Transmit(&huart2, anoStart , sizeof(anoStart), Timeout);
 8000ac8:	4b07      	ldr	r3, [pc, #28]	; (8000ae8 <howToPlay+0x64>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4639      	mov	r1, r7
 8000ace:	2293      	movs	r2, #147	; 0x93
 8000ad0:	4806      	ldr	r0, [pc, #24]	; (8000aec <howToPlay+0x68>)
 8000ad2:	f002 fdaa 	bl	800362a <HAL_UART_Transmit>
}
 8000ad6:	bf00      	nop
 8000ad8:	f507 77c8 	add.w	r7, r7, #400	; 0x190
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20001168 	.word	0x20001168
 8000ae4:	08004e3c 	.word	0x08004e3c
 8000ae8:	20000f64 	.word	0x20000f64
 8000aec:	200011e0 	.word	0x200011e0
 8000af0:	08004f38 	.word	0x08004f38

08000af4 <error1>:

void error1(){
 8000af4:	b5b0      	push	{r4, r5, r7, lr}
 8000af6:	b09c      	sub	sp, #112	; 0x70
 8000af8:	af00      	add	r7, sp, #0
	state = 1;
 8000afa:	4b17      	ldr	r3, [pc, #92]	; (8000b58 <error1+0x64>)
 8000afc:	2201      	movs	r2, #1
 8000afe:	601a      	str	r2, [r3, #0]
	char Error[] = "\r\n \r\n Such a strange person you are, type only 1 or 2 !!!";
 8000b00:	4b16      	ldr	r3, [pc, #88]	; (8000b5c <error1+0x68>)
 8000b02:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8000b06:	461d      	mov	r5, r3
 8000b08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b14:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b18:	c403      	stmia	r4!, {r0, r1}
 8000b1a:	8022      	strh	r2, [r4, #0]
	HAL_UART_Transmit(&huart2, Error, sizeof(Error), Timeout);
 8000b1c:	4b10      	ldr	r3, [pc, #64]	; (8000b60 <error1+0x6c>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8000b24:	223a      	movs	r2, #58	; 0x3a
 8000b26:	480f      	ldr	r0, [pc, #60]	; (8000b64 <error1+0x70>)
 8000b28:	f002 fd7f 	bl	800362a <HAL_UART_Transmit>
	char TryAgain[] = "\r\n Now Try again, remember, type only 1 or 2 !!!!";
 8000b2c:	4b0e      	ldr	r3, [pc, #56]	; (8000b68 <error1+0x74>)
 8000b2e:	463c      	mov	r4, r7
 8000b30:	461d      	mov	r5, r3
 8000b32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b3e:	682b      	ldr	r3, [r5, #0]
 8000b40:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart2, TryAgain, sizeof(TryAgain), Timeout);
 8000b42:	4b07      	ldr	r3, [pc, #28]	; (8000b60 <error1+0x6c>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4639      	mov	r1, r7
 8000b48:	2232      	movs	r2, #50	; 0x32
 8000b4a:	4806      	ldr	r0, [pc, #24]	; (8000b64 <error1+0x70>)
 8000b4c:	f002 fd6d 	bl	800362a <HAL_UART_Transmit>
}
 8000b50:	bf00      	nop
 8000b52:	3770      	adds	r7, #112	; 0x70
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bdb0      	pop	{r4, r5, r7, pc}
 8000b58:	20001168 	.word	0x20001168
 8000b5c:	08004fcc 	.word	0x08004fcc
 8000b60:	20000f64 	.word	0x20000f64
 8000b64:	200011e0 	.word	0x200011e0
 8000b68:	08005008 	.word	0x08005008

08000b6c <buttonPushStart>:

void buttonPushStart(){
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
	if (start == 0){
 8000b70:	4b09      	ldr	r3, [pc, #36]	; (8000b98 <buttonPushStart+0x2c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d10c      	bne.n	8000b92 <buttonPushStart+0x26>
		start = 1;
 8000b78:	4b07      	ldr	r3, [pc, #28]	; (8000b98 <buttonPushStart+0x2c>)
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	601a      	str	r2, [r3, #0]
		state = 1;
 8000b7e:	4b07      	ldr	r3, [pc, #28]	; (8000b9c <buttonPushStart+0x30>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, StartString , sizeof(StartString), Timeout);
 8000b84:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <buttonPushStart+0x34>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	227f      	movs	r2, #127	; 0x7f
 8000b8a:	4906      	ldr	r1, [pc, #24]	; (8000ba4 <buttonPushStart+0x38>)
 8000b8c:	4806      	ldr	r0, [pc, #24]	; (8000ba8 <buttonPushStart+0x3c>)
 8000b8e:	f002 fd4c 	bl	800362a <HAL_UART_Transmit>
	}
}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	20001164 	.word	0x20001164
 8000b9c:	20001168 	.word	0x20001168
 8000ba0:	20000f64 	.word	0x20000f64
 8000ba4:	2000001c 	.word	0x2000001c
 8000ba8:	200011e0 	.word	0x200011e0

08000bac <startEasy>:

void startEasy(){
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b096      	sub	sp, #88	; 0x58
 8000bb0:	af00      	add	r7, sp, #0
	char easy[] = " \r\n \r\n Always start small right? Let's see if you can defeat the easiest level! \r\n";
 8000bb2:	4a0e      	ldr	r2, [pc, #56]	; (8000bec <startEasy+0x40>)
 8000bb4:	1d3b      	adds	r3, r7, #4
 8000bb6:	4611      	mov	r1, r2
 8000bb8:	2253      	movs	r2, #83	; 0x53
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f003 fcc4 	bl	8004548 <memcpy>
	HAL_UART_Transmit(&huart2, easy , sizeof(easy), Timeout);
 8000bc0:	4b0b      	ldr	r3, [pc, #44]	; (8000bf0 <startEasy+0x44>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	1d39      	adds	r1, r7, #4
 8000bc6:	2253      	movs	r2, #83	; 0x53
 8000bc8:	480a      	ldr	r0, [pc, #40]	; (8000bf4 <startEasy+0x48>)
 8000bca:	f002 fd2e 	bl	800362a <HAL_UART_Transmit>
	HAL_Delay(1800);
 8000bce:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 8000bd2:	f001 f827 	bl	8001c24 <HAL_Delay>
	setVocabularySets(EasyVocularies);
 8000bd6:	4808      	ldr	r0, [pc, #32]	; (8000bf8 <startEasy+0x4c>)
 8000bd8:	f7ff fece 	bl	8000978 <setVocabularySets>
	mode = 1;
 8000bdc:	4b07      	ldr	r3, [pc, #28]	; (8000bfc <startEasy+0x50>)
 8000bde:	2201      	movs	r2, #1
 8000be0:	601a      	str	r2, [r3, #0]
}
 8000be2:	bf00      	nop
 8000be4:	3758      	adds	r7, #88	; 0x58
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	0800503c 	.word	0x0800503c
 8000bf0:	20000f64 	.word	0x20000f64
 8000bf4:	200011e0 	.word	0x200011e0
 8000bf8:	20000a64 	.word	0x20000a64
 8000bfc:	2000116c 	.word	0x2000116c

08000c00 <startMedium>:

void startMedium(){
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b09e      	sub	sp, #120	; 0x78
 8000c04:	af00      	add	r7, sp, #0
	char middle[] = "\r\n \r\n Like to choose things in the middle ha? These medium-level vocabularies are not so easy as you would think! \r\n";
 8000c06:	4a0e      	ldr	r2, [pc, #56]	; (8000c40 <startMedium+0x40>)
 8000c08:	463b      	mov	r3, r7
 8000c0a:	4611      	mov	r1, r2
 8000c0c:	2275      	movs	r2, #117	; 0x75
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f003 fc9a 	bl	8004548 <memcpy>
	HAL_UART_Transmit(&huart2, middle , sizeof(middle), Timeout);
 8000c14:	4b0b      	ldr	r3, [pc, #44]	; (8000c44 <startMedium+0x44>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4639      	mov	r1, r7
 8000c1a:	2275      	movs	r2, #117	; 0x75
 8000c1c:	480a      	ldr	r0, [pc, #40]	; (8000c48 <startMedium+0x48>)
 8000c1e:	f002 fd04 	bl	800362a <HAL_UART_Transmit>
	HAL_Delay(1800);
 8000c22:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 8000c26:	f000 fffd 	bl	8001c24 <HAL_Delay>
	setVocabularySets(MediumVocabularies);
 8000c2a:	4808      	ldr	r0, [pc, #32]	; (8000c4c <startMedium+0x4c>)
 8000c2c:	f7ff fea4 	bl	8000978 <setVocabularySets>
	mode = 2;
 8000c30:	4b07      	ldr	r3, [pc, #28]	; (8000c50 <startMedium+0x50>)
 8000c32:	2202      	movs	r2, #2
 8000c34:	601a      	str	r2, [r3, #0]
}
 8000c36:	bf00      	nop
 8000c38:	3778      	adds	r7, #120	; 0x78
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	08005090 	.word	0x08005090
 8000c44:	20000f64 	.word	0x20000f64
 8000c48:	200011e0 	.word	0x200011e0
 8000c4c:	20000580 	.word	0x20000580
 8000c50:	2000116c 	.word	0x2000116c

08000c54 <startHard>:

void startHard(){
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b09c      	sub	sp, #112	; 0x70
 8000c58:	af00      	add	r7, sp, #0
	char Hard[] = "\r\n \r\n Such a brave lad you are!!! This is the toughest of all the levels, don't expect it to be your level!! \r\n";
 8000c5a:	4a0e      	ldr	r2, [pc, #56]	; (8000c94 <startHard+0x40>)
 8000c5c:	463b      	mov	r3, r7
 8000c5e:	4611      	mov	r1, r2
 8000c60:	2270      	movs	r2, #112	; 0x70
 8000c62:	4618      	mov	r0, r3
 8000c64:	f003 fc70 	bl	8004548 <memcpy>
	HAL_UART_Transmit(&huart2, Hard , sizeof(Hard), Timeout);
 8000c68:	4b0b      	ldr	r3, [pc, #44]	; (8000c98 <startHard+0x44>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4639      	mov	r1, r7
 8000c6e:	2270      	movs	r2, #112	; 0x70
 8000c70:	480a      	ldr	r0, [pc, #40]	; (8000c9c <startHard+0x48>)
 8000c72:	f002 fcda 	bl	800362a <HAL_UART_Transmit>
	HAL_Delay(1800);
 8000c76:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 8000c7a:	f000 ffd3 	bl	8001c24 <HAL_Delay>
	setVocabularySets(HardVocabularies);
 8000c7e:	4808      	ldr	r0, [pc, #32]	; (8000ca0 <startHard+0x4c>)
 8000c80:	f7ff fe7a 	bl	8000978 <setVocabularySets>
	mode = 3;
 8000c84:	4b07      	ldr	r3, [pc, #28]	; (8000ca4 <startHard+0x50>)
 8000c86:	2203      	movs	r2, #3
 8000c88:	601a      	str	r2, [r3, #0]
}
 8000c8a:	bf00      	nop
 8000c8c:	3770      	adds	r7, #112	; 0x70
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	08005108 	.word	0x08005108
 8000c98:	20000f64 	.word	0x20000f64
 8000c9c:	200011e0 	.word	0x200011e0
 8000ca0:	2000009c 	.word	0x2000009c
 8000ca4:	2000116c 	.word	0x2000116c

08000ca8 <error2>:
char myword[25];
void error2(){
 8000ca8:	b5b0      	push	{r4, r5, r7, lr}
 8000caa:	b09e      	sub	sp, #120	; 0x78
 8000cac:	af00      	add	r7, sp, #0
	state = 2;
 8000cae:	4b19      	ldr	r3, [pc, #100]	; (8000d14 <error2+0x6c>)
 8000cb0:	2202      	movs	r2, #2
 8000cb2:	601a      	str	r2, [r3, #0]
	char Error[] = "\r\n \r\n Such a strange person you are, type only 1, 2, or 3 !!!";
 8000cb4:	4b18      	ldr	r3, [pc, #96]	; (8000d18 <error2+0x70>)
 8000cb6:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000cba:	461d      	mov	r5, r3
 8000cbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cc8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000ccc:	c407      	stmia	r4!, {r0, r1, r2}
 8000cce:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart2, Error, sizeof(Error), Timeout);
 8000cd0:	4b12      	ldr	r3, [pc, #72]	; (8000d1c <error2+0x74>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000cd8:	223e      	movs	r2, #62	; 0x3e
 8000cda:	4811      	ldr	r0, [pc, #68]	; (8000d20 <error2+0x78>)
 8000cdc:	f002 fca5 	bl	800362a <HAL_UART_Transmit>
	char TryAgain[] = "\r\n Now Try again, remember, type only 1, 2, or 3 !!!!";
 8000ce0:	4b10      	ldr	r3, [pc, #64]	; (8000d24 <error2+0x7c>)
 8000ce2:	463c      	mov	r4, r7
 8000ce4:	461d      	mov	r5, r3
 8000ce6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ce8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cf0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cf2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000cf6:	6020      	str	r0, [r4, #0]
 8000cf8:	3404      	adds	r4, #4
 8000cfa:	8021      	strh	r1, [r4, #0]
	HAL_UART_Transmit(&huart2, TryAgain, sizeof(TryAgain), Timeout);
 8000cfc:	4b07      	ldr	r3, [pc, #28]	; (8000d1c <error2+0x74>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4639      	mov	r1, r7
 8000d02:	2236      	movs	r2, #54	; 0x36
 8000d04:	4806      	ldr	r0, [pc, #24]	; (8000d20 <error2+0x78>)
 8000d06:	f002 fc90 	bl	800362a <HAL_UART_Transmit>
}
 8000d0a:	bf00      	nop
 8000d0c:	3778      	adds	r7, #120	; 0x78
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bdb0      	pop	{r4, r5, r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20001168 	.word	0x20001168
 8000d18:	08005178 	.word	0x08005178
 8000d1c:	20000f64 	.word	0x20000f64
 8000d20:	200011e0 	.word	0x200011e0
 8000d24:	080051b8 	.word	0x080051b8

08000d28 <startNow>:
void startNow(){
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b0ae      	sub	sp, #184	; 0xb8
 8000d2c:	af00      	add	r7, sp, #0
	char StartNow[] = "\r\n \r\n Here are the clue and tips to your words \r\n [1] Your word has ";
 8000d2e:	4a1c      	ldr	r2, [pc, #112]	; (8000da0 <startNow+0x78>)
 8000d30:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000d34:	4611      	mov	r1, r2
 8000d36:	2245      	movs	r2, #69	; 0x45
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f003 fc05 	bl	8004548 <memcpy>
	char Continue[2];
	state = 4;
 8000d3e:	4b19      	ldr	r3, [pc, #100]	; (8000da4 <startNow+0x7c>)
 8000d40:	2204      	movs	r2, #4
 8000d42:	601a      	str	r2, [r3, #0]
	char EndNow[] = " characters... \r\n [2] try typing vowels first (a,e,i,o,u) \r\n\r\n Now let's get started, shall we? \r\n \r\n ";
 8000d44:	4a18      	ldr	r2, [pc, #96]	; (8000da8 <startNow+0x80>)
 8000d46:	1d3b      	adds	r3, r7, #4
 8000d48:	4611      	mov	r1, r2
 8000d4a:	2267      	movs	r2, #103	; 0x67
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f003 fbfb 	bl	8004548 <memcpy>
	HAL_UART_Transmit(&huart2, StartNow, sizeof(StartNow), Timeout);
 8000d52:	4b16      	ldr	r3, [pc, #88]	; (8000dac <startNow+0x84>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8000d5a:	2245      	movs	r2, #69	; 0x45
 8000d5c:	4814      	ldr	r0, [pc, #80]	; (8000db0 <startNow+0x88>)
 8000d5e:	f002 fc64 	bl	800362a <HAL_UART_Transmit>
	sprintf(Continue,"%d", size);
 8000d62:	4b14      	ldr	r3, [pc, #80]	; (8000db4 <startNow+0x8c>)
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000d6a:	4913      	ldr	r1, [pc, #76]	; (8000db8 <startNow+0x90>)
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f003 fbff 	bl	8004570 <siprintf>
	HAL_UART_Transmit(&huart2, Continue, sizeof(Continue), Timeout);
 8000d72:	4b0e      	ldr	r3, [pc, #56]	; (8000dac <startNow+0x84>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8000d7a:	2202      	movs	r2, #2
 8000d7c:	480c      	ldr	r0, [pc, #48]	; (8000db0 <startNow+0x88>)
 8000d7e:	f002 fc54 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, EndNow, sizeof(EndNow), Timeout);
 8000d82:	4b0a      	ldr	r3, [pc, #40]	; (8000dac <startNow+0x84>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	1d39      	adds	r1, r7, #4
 8000d88:	2267      	movs	r2, #103	; 0x67
 8000d8a:	4809      	ldr	r0, [pc, #36]	; (8000db0 <startNow+0x88>)
 8000d8c:	f002 fc4d 	bl	800362a <HAL_UART_Transmit>
	HAL_Delay(1800);
 8000d90:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 8000d94:	f000 ff46 	bl	8001c24 <HAL_Delay>
}
 8000d98:	bf00      	nop
 8000d9a:	37b8      	adds	r7, #184	; 0xb8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	080051f4 	.word	0x080051f4
 8000da4:	20001168 	.word	0x20001168
 8000da8:	0800523c 	.word	0x0800523c
 8000dac:	20000f64 	.word	0x20000f64
 8000db0:	200011e0 	.word	0x200011e0
 8000db4:	20001170 	.word	0x20001170
 8000db8:	080051f0 	.word	0x080051f0

08000dbc <firstTurn>:

void firstTurn(){
 8000dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dbe:	b0ad      	sub	sp, #180	; 0xb4
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	466b      	mov	r3, sp
 8000dc4:	461e      	mov	r6, r3
	state = 5;
 8000dc6:	4b8c      	ldr	r3, [pc, #560]	; (8000ff8 <firstTurn+0x23c>)
 8000dc8:	2205      	movs	r2, #5
 8000dca:	601a      	str	r2, [r3, #0]
	char underscore[size*2];
 8000dcc:	4b8b      	ldr	r3, [pc, #556]	; (8000ffc <firstTurn+0x240>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	0058      	lsls	r0, r3, #1
 8000dd2:	1e43      	subs	r3, r0, #1
 8000dd4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8000dd8:	4603      	mov	r3, r0
 8000dda:	4619      	mov	r1, r3
 8000ddc:	f04f 0200 	mov.w	r2, #0
 8000de0:	f04f 0300 	mov.w	r3, #0
 8000de4:	f04f 0400 	mov.w	r4, #0
 8000de8:	00d4      	lsls	r4, r2, #3
 8000dea:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000dee:	00cb      	lsls	r3, r1, #3
 8000df0:	4603      	mov	r3, r0
 8000df2:	4619      	mov	r1, r3
 8000df4:	f04f 0200 	mov.w	r2, #0
 8000df8:	f04f 0300 	mov.w	r3, #0
 8000dfc:	f04f 0400 	mov.w	r4, #0
 8000e00:	00d4      	lsls	r4, r2, #3
 8000e02:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000e06:	00cb      	lsls	r3, r1, #3
 8000e08:	4603      	mov	r3, r0
 8000e0a:	3307      	adds	r3, #7
 8000e0c:	08db      	lsrs	r3, r3, #3
 8000e0e:	00db      	lsls	r3, r3, #3
 8000e10:	ebad 0d03 	sub.w	sp, sp, r3
 8000e14:	466b      	mov	r3, sp
 8000e16:	3300      	adds	r3, #0
 8000e18:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	char stretchedword[size*2];
 8000e1c:	4b77      	ldr	r3, [pc, #476]	; (8000ffc <firstTurn+0x240>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	0058      	lsls	r0, r3, #1
 8000e22:	1e43      	subs	r3, r0, #1
 8000e24:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8000e28:	4603      	mov	r3, r0
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	f04f 0200 	mov.w	r2, #0
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	f04f 0400 	mov.w	r4, #0
 8000e38:	00d4      	lsls	r4, r2, #3
 8000e3a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000e3e:	00cb      	lsls	r3, r1, #3
 8000e40:	4603      	mov	r3, r0
 8000e42:	4619      	mov	r1, r3
 8000e44:	f04f 0200 	mov.w	r2, #0
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	f04f 0400 	mov.w	r4, #0
 8000e50:	00d4      	lsls	r4, r2, #3
 8000e52:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000e56:	00cb      	lsls	r3, r1, #3
 8000e58:	4603      	mov	r3, r0
 8000e5a:	3307      	adds	r3, #7
 8000e5c:	08db      	lsrs	r3, r3, #3
 8000e5e:	00db      	lsls	r3, r3, #3
 8000e60:	ebad 0d03 	sub.w	sp, sp, r3
 8000e64:	466b      	mov	r3, sp
 8000e66:	3300      	adds	r3, #0
 8000e68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	for (int i = 0; i < size*2; ++i){
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8000e72:	e03b      	b.n	8000eec <firstTurn+0x130>
		if (i % 2 == 0){
 8000e74:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000e78:	f003 0301 	and.w	r3, r3, #1
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d11c      	bne.n	8000eba <firstTurn+0xfe>
			underscore[i] = '_';
 8000e80:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000e84:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000e88:	4413      	add	r3, r2
 8000e8a:	225f      	movs	r2, #95	; 0x5f
 8000e8c:	701a      	strb	r2, [r3, #0]
			stretchedword[i] = word[i/2];
 8000e8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000e92:	0fda      	lsrs	r2, r3, #31
 8000e94:	4413      	add	r3, r2
 8000e96:	105b      	asrs	r3, r3, #1
 8000e98:	461a      	mov	r2, r3
 8000e9a:	4b59      	ldr	r3, [pc, #356]	; (8001000 <firstTurn+0x244>)
 8000e9c:	5c99      	ldrb	r1, [r3, r2]
 8000e9e:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8000ea2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000ea6:	4413      	add	r3, r2
 8000ea8:	460a      	mov	r2, r1
 8000eaa:	701a      	strb	r2, [r3, #0]
			myword[i] = ' ';
 8000eac:	4a55      	ldr	r2, [pc, #340]	; (8001004 <firstTurn+0x248>)
 8000eae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000eb2:	4413      	add	r3, r2
 8000eb4:	2220      	movs	r2, #32
 8000eb6:	701a      	strb	r2, [r3, #0]
 8000eb8:	e013      	b.n	8000ee2 <firstTurn+0x126>
		}
		else{
			underscore[i] = ' ';
 8000eba:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000ebe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000ec2:	4413      	add	r3, r2
 8000ec4:	2220      	movs	r2, #32
 8000ec6:	701a      	strb	r2, [r3, #0]
			stretchedword[i] = ' ';
 8000ec8:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8000ecc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000ed0:	4413      	add	r3, r2
 8000ed2:	2220      	movs	r2, #32
 8000ed4:	701a      	strb	r2, [r3, #0]
			myword[i] = ' ';
 8000ed6:	4a4b      	ldr	r2, [pc, #300]	; (8001004 <firstTurn+0x248>)
 8000ed8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000edc:	4413      	add	r3, r2
 8000ede:	2220      	movs	r2, #32
 8000ee0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < size*2; ++i){
 8000ee2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8000eec:	4b43      	ldr	r3, [pc, #268]	; (8000ffc <firstTurn+0x240>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	dbbc      	blt.n	8000e74 <firstTurn+0xb8>
		}
	}

	//HAL_UART_Transmit(&huart2, stretchedword, size*2, Timeout);
	HAL_UART_Transmit(&huart2, myword, size*2, Timeout);
 8000efa:	4b40      	ldr	r3, [pc, #256]	; (8000ffc <firstTurn+0x240>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	4b40      	ldr	r3, [pc, #256]	; (8001008 <firstTurn+0x24c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	493e      	ldr	r1, [pc, #248]	; (8001004 <firstTurn+0x248>)
 8000f0a:	4840      	ldr	r0, [pc, #256]	; (800100c <firstTurn+0x250>)
 8000f0c:	f002 fb8d 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, "\r\n", 4, Timeout);
 8000f10:	4b3d      	ldr	r3, [pc, #244]	; (8001008 <firstTurn+0x24c>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2204      	movs	r2, #4
 8000f16:	493e      	ldr	r1, [pc, #248]	; (8001010 <firstTurn+0x254>)
 8000f18:	483c      	ldr	r0, [pc, #240]	; (800100c <firstTurn+0x250>)
 8000f1a:	f002 fb86 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, " ", 1, Timeout);
 8000f1e:	4b3a      	ldr	r3, [pc, #232]	; (8001008 <firstTurn+0x24c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2201      	movs	r2, #1
 8000f24:	493b      	ldr	r1, [pc, #236]	; (8001014 <firstTurn+0x258>)
 8000f26:	4839      	ldr	r0, [pc, #228]	; (800100c <firstTurn+0x250>)
 8000f28:	f002 fb7f 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, underscore, size*2, Timeout);
 8000f2c:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8000f30:	4b32      	ldr	r3, [pc, #200]	; (8000ffc <firstTurn+0x240>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	b29b      	uxth	r3, r3
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	b29a      	uxth	r2, r3
 8000f3a:	4b33      	ldr	r3, [pc, #204]	; (8001008 <firstTurn+0x24c>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4833      	ldr	r0, [pc, #204]	; (800100c <firstTurn+0x250>)
 8000f40:	f002 fb73 	bl	800362a <HAL_UART_Transmit>
	char after[] = "\r\n \r\n Now choose (or guess) a character that you think is in this word... : ";
 8000f44:	4a34      	ldr	r2, [pc, #208]	; (8001018 <firstTurn+0x25c>)
 8000f46:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000f4a:	4611      	mov	r1, r2
 8000f4c:	224d      	movs	r2, #77	; 0x4d
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f003 fafa 	bl	8004548 <memcpy>
	char format[] = "(%d characters) used characters : ";
 8000f54:	4b31      	ldr	r3, [pc, #196]	; (800101c <firstTurn+0x260>)
 8000f56:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8000f5a:	461d      	mov	r5, r3
 8000f5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f64:	682b      	ldr	r3, [r5, #0]
 8000f66:	461a      	mov	r2, r3
 8000f68:	8022      	strh	r2, [r4, #0]
 8000f6a:	3402      	adds	r4, #2
 8000f6c:	0c1b      	lsrs	r3, r3, #16
 8000f6e:	7023      	strb	r3, [r4, #0]
	char HereIsYourWords[sizeof(format)-1];
	sprintf(HereIsYourWords,format, size);
 8000f70:	4b22      	ldr	r3, [pc, #136]	; (8000ffc <firstTurn+0x240>)
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000f78:	1d3b      	adds	r3, r7, #4
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f003 faf8 	bl	8004570 <siprintf>
	HAL_UART_Transmit(&huart2, HereIsYourWords, sizeof(HereIsYourWords), Timeout);
 8000f80:	4b21      	ldr	r3, [pc, #132]	; (8001008 <firstTurn+0x24c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	1d39      	adds	r1, r7, #4
 8000f86:	2222      	movs	r2, #34	; 0x22
 8000f88:	4820      	ldr	r0, [pc, #128]	; (800100c <firstTurn+0x250>)
 8000f8a:	f002 fb4e 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, usedCharacter, sizeof(usedCharacter), Timeout);
 8000f8e:	4b1e      	ldr	r3, [pc, #120]	; (8001008 <firstTurn+0x24c>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	221b      	movs	r2, #27
 8000f94:	4922      	ldr	r1, [pc, #136]	; (8001020 <firstTurn+0x264>)
 8000f96:	481d      	ldr	r0, [pc, #116]	; (800100c <firstTurn+0x250>)
 8000f98:	f002 fb47 	bl	800362a <HAL_UART_Transmit>
	char Try[2];
	sprintf(Try,"%d",try);
 8000f9c:	4b21      	ldr	r3, [pc, #132]	; (8001024 <firstTurn+0x268>)
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	463b      	mov	r3, r7
 8000fa2:	4921      	ldr	r1, [pc, #132]	; (8001028 <firstTurn+0x26c>)
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f003 fae3 	bl	8004570 <siprintf>
	HAL_UART_Transmit(&huart2, "\r\n\r\n", 8, Timeout);
 8000faa:	4b17      	ldr	r3, [pc, #92]	; (8001008 <firstTurn+0x24c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	2208      	movs	r2, #8
 8000fb0:	491e      	ldr	r1, [pc, #120]	; (800102c <firstTurn+0x270>)
 8000fb2:	4816      	ldr	r0, [pc, #88]	; (800100c <firstTurn+0x250>)
 8000fb4:	f002 fb39 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, " Try left: ", 11, Timeout);
 8000fb8:	4b13      	ldr	r3, [pc, #76]	; (8001008 <firstTurn+0x24c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	220b      	movs	r2, #11
 8000fbe:	491c      	ldr	r1, [pc, #112]	; (8001030 <firstTurn+0x274>)
 8000fc0:	4812      	ldr	r0, [pc, #72]	; (800100c <firstTurn+0x250>)
 8000fc2:	f002 fb32 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, Try, sizeof(Try), Timeout);
 8000fc6:	4b10      	ldr	r3, [pc, #64]	; (8001008 <firstTurn+0x24c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4639      	mov	r1, r7
 8000fcc:	2202      	movs	r2, #2
 8000fce:	480f      	ldr	r0, [pc, #60]	; (800100c <firstTurn+0x250>)
 8000fd0:	f002 fb2b 	bl	800362a <HAL_UART_Transmit>
	HAL_Delay(500);
 8000fd4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fd8:	f000 fe24 	bl	8001c24 <HAL_Delay>
	HAL_UART_Transmit(&huart2, after, sizeof(after), Timeout);
 8000fdc:	4b0a      	ldr	r3, [pc, #40]	; (8001008 <firstTurn+0x24c>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8000fe4:	224d      	movs	r2, #77	; 0x4d
 8000fe6:	4809      	ldr	r0, [pc, #36]	; (800100c <firstTurn+0x250>)
 8000fe8:	f002 fb1f 	bl	800362a <HAL_UART_Transmit>
 8000fec:	46b5      	mov	sp, r6
}
 8000fee:	bf00      	nop
 8000ff0:	37b4      	adds	r7, #180	; 0xb4
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	20001168 	.word	0x20001168
 8000ffc:	20001170 	.word	0x20001170
 8001000:	20001220 	.word	0x20001220
 8001004:	20001184 	.word	0x20001184
 8001008:	20000f64 	.word	0x20000f64
 800100c:	200011e0 	.word	0x200011e0
 8001010:	080052a4 	.word	0x080052a4
 8001014:	080052a8 	.word	0x080052a8
 8001018:	080052c0 	.word	0x080052c0
 800101c:	08005310 	.word	0x08005310
 8001020:	20000f48 	.word	0x20000f48
 8001024:	20000f68 	.word	0x20000f68
 8001028:	080051f0 	.word	0x080051f0
 800102c:	080052ac 	.word	0x080052ac
 8001030:	080052b4 	.word	0x080052b4

08001034 <nextTurn>:

void nextTurn(){
 8001034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001036:	b0af      	sub	sp, #188	; 0xbc
 8001038:	af00      	add	r7, sp, #0
 800103a:	466b      	mov	r3, sp
 800103c:	461e      	mov	r6, r3
	char underscore[size*2];
 800103e:	4b8c      	ldr	r3, [pc, #560]	; (8001270 <nextTurn+0x23c>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	0058      	lsls	r0, r3, #1
 8001044:	1e43      	subs	r3, r0, #1
 8001046:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800104a:	4603      	mov	r3, r0
 800104c:	4619      	mov	r1, r3
 800104e:	f04f 0200 	mov.w	r2, #0
 8001052:	f04f 0300 	mov.w	r3, #0
 8001056:	f04f 0400 	mov.w	r4, #0
 800105a:	00d4      	lsls	r4, r2, #3
 800105c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001060:	00cb      	lsls	r3, r1, #3
 8001062:	4603      	mov	r3, r0
 8001064:	4619      	mov	r1, r3
 8001066:	f04f 0200 	mov.w	r2, #0
 800106a:	f04f 0300 	mov.w	r3, #0
 800106e:	f04f 0400 	mov.w	r4, #0
 8001072:	00d4      	lsls	r4, r2, #3
 8001074:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001078:	00cb      	lsls	r3, r1, #3
 800107a:	4603      	mov	r3, r0
 800107c:	3307      	adds	r3, #7
 800107e:	08db      	lsrs	r3, r3, #3
 8001080:	00db      	lsls	r3, r3, #3
 8001082:	ebad 0d03 	sub.w	sp, sp, r3
 8001086:	466b      	mov	r3, sp
 8001088:	3300      	adds	r3, #0
 800108a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	char stretchedword[size*2];
 800108e:	4b78      	ldr	r3, [pc, #480]	; (8001270 <nextTurn+0x23c>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	0058      	lsls	r0, r3, #1
 8001094:	1e43      	subs	r3, r0, #1
 8001096:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800109a:	4603      	mov	r3, r0
 800109c:	4619      	mov	r1, r3
 800109e:	f04f 0200 	mov.w	r2, #0
 80010a2:	f04f 0300 	mov.w	r3, #0
 80010a6:	f04f 0400 	mov.w	r4, #0
 80010aa:	00d4      	lsls	r4, r2, #3
 80010ac:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80010b0:	00cb      	lsls	r3, r1, #3
 80010b2:	4603      	mov	r3, r0
 80010b4:	4619      	mov	r1, r3
 80010b6:	f04f 0200 	mov.w	r2, #0
 80010ba:	f04f 0300 	mov.w	r3, #0
 80010be:	f04f 0400 	mov.w	r4, #0
 80010c2:	00d4      	lsls	r4, r2, #3
 80010c4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80010c8:	00cb      	lsls	r3, r1, #3
 80010ca:	4603      	mov	r3, r0
 80010cc:	3307      	adds	r3, #7
 80010ce:	08db      	lsrs	r3, r3, #3
 80010d0:	00db      	lsls	r3, r3, #3
 80010d2:	ebad 0d03 	sub.w	sp, sp, r3
 80010d6:	466b      	mov	r3, sp
 80010d8:	3300      	adds	r3, #0
 80010da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	for (int i = 0; i < size*2; ++i){
 80010de:	2300      	movs	r3, #0
 80010e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80010e4:	e02f      	b.n	8001146 <nextTurn+0x112>
		if (i % 2 == 0){
 80010e6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d116      	bne.n	8001120 <nextTurn+0xec>
			underscore[i] = '_';
 80010f2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80010f6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80010fa:	4413      	add	r3, r2
 80010fc:	225f      	movs	r2, #95	; 0x5f
 80010fe:	701a      	strb	r2, [r3, #0]
			stretchedword[i] = word[i/2];
 8001100:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001104:	0fda      	lsrs	r2, r3, #31
 8001106:	4413      	add	r3, r2
 8001108:	105b      	asrs	r3, r3, #1
 800110a:	461a      	mov	r2, r3
 800110c:	4b59      	ldr	r3, [pc, #356]	; (8001274 <nextTurn+0x240>)
 800110e:	5c99      	ldrb	r1, [r3, r2]
 8001110:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8001114:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001118:	4413      	add	r3, r2
 800111a:	460a      	mov	r2, r1
 800111c:	701a      	strb	r2, [r3, #0]
 800111e:	e00d      	b.n	800113c <nextTurn+0x108>
		}
		else{
			underscore[i] = ' ';
 8001120:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8001124:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001128:	4413      	add	r3, r2
 800112a:	2220      	movs	r2, #32
 800112c:	701a      	strb	r2, [r3, #0]
			stretchedword[i] = ' ';
 800112e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8001132:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001136:	4413      	add	r3, r2
 8001138:	2220      	movs	r2, #32
 800113a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < size*2; ++i){
 800113c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001140:	3301      	adds	r3, #1
 8001142:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001146:	4b4a      	ldr	r3, [pc, #296]	; (8001270 <nextTurn+0x23c>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001150:	429a      	cmp	r2, r3
 8001152:	dbc8      	blt.n	80010e6 <nextTurn+0xb2>
		}
	}

	//HAL_UART_Transmit(&huart2, stretchedword, size*2, Timeout);
	HAL_UART_Transmit(&huart2, "\r\n\r\n", 8, Timeout);
 8001154:	4b48      	ldr	r3, [pc, #288]	; (8001278 <nextTurn+0x244>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2208      	movs	r2, #8
 800115a:	4948      	ldr	r1, [pc, #288]	; (800127c <nextTurn+0x248>)
 800115c:	4848      	ldr	r0, [pc, #288]	; (8001280 <nextTurn+0x24c>)
 800115e:	f002 fa64 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, " ", 1, Timeout);
 8001162:	4b45      	ldr	r3, [pc, #276]	; (8001278 <nextTurn+0x244>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2201      	movs	r2, #1
 8001168:	4946      	ldr	r1, [pc, #280]	; (8001284 <nextTurn+0x250>)
 800116a:	4845      	ldr	r0, [pc, #276]	; (8001280 <nextTurn+0x24c>)
 800116c:	f002 fa5d 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, myword, size*2, Timeout);
 8001170:	4b3f      	ldr	r3, [pc, #252]	; (8001270 <nextTurn+0x23c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	b29b      	uxth	r3, r3
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	b29a      	uxth	r2, r3
 800117a:	4b3f      	ldr	r3, [pc, #252]	; (8001278 <nextTurn+0x244>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4942      	ldr	r1, [pc, #264]	; (8001288 <nextTurn+0x254>)
 8001180:	483f      	ldr	r0, [pc, #252]	; (8001280 <nextTurn+0x24c>)
 8001182:	f002 fa52 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, "\r\n", 4, Timeout);
 8001186:	4b3c      	ldr	r3, [pc, #240]	; (8001278 <nextTurn+0x244>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	2204      	movs	r2, #4
 800118c:	493f      	ldr	r1, [pc, #252]	; (800128c <nextTurn+0x258>)
 800118e:	483c      	ldr	r0, [pc, #240]	; (8001280 <nextTurn+0x24c>)
 8001190:	f002 fa4b 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, " ", 1, Timeout);
 8001194:	4b38      	ldr	r3, [pc, #224]	; (8001278 <nextTurn+0x244>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2201      	movs	r2, #1
 800119a:	493a      	ldr	r1, [pc, #232]	; (8001284 <nextTurn+0x250>)
 800119c:	4838      	ldr	r0, [pc, #224]	; (8001280 <nextTurn+0x24c>)
 800119e:	f002 fa44 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, underscore, size*2, Timeout);
 80011a2:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 80011a6:	4b32      	ldr	r3, [pc, #200]	; (8001270 <nextTurn+0x23c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	4b31      	ldr	r3, [pc, #196]	; (8001278 <nextTurn+0x244>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4832      	ldr	r0, [pc, #200]	; (8001280 <nextTurn+0x24c>)
 80011b6:	f002 fa38 	bl	800362a <HAL_UART_Transmit>
	char after[] = "\r\n \r\n Now choose (or guess) another character that you think is in this word... : ";
 80011ba:	4a35      	ldr	r2, [pc, #212]	; (8001290 <nextTurn+0x25c>)
 80011bc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80011c0:	4611      	mov	r1, r2
 80011c2:	2253      	movs	r2, #83	; 0x53
 80011c4:	4618      	mov	r0, r3
 80011c6:	f003 f9bf 	bl	8004548 <memcpy>
	char format[] = "(%d characters) used characters : ";
 80011ca:	4b32      	ldr	r3, [pc, #200]	; (8001294 <nextTurn+0x260>)
 80011cc:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 80011d0:	461d      	mov	r5, r3
 80011d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011da:	682b      	ldr	r3, [r5, #0]
 80011dc:	461a      	mov	r2, r3
 80011de:	8022      	strh	r2, [r4, #0]
 80011e0:	3402      	adds	r4, #2
 80011e2:	0c1b      	lsrs	r3, r3, #16
 80011e4:	7023      	strb	r3, [r4, #0]
	char HereIsYourWords[sizeof(format)-1];
	sprintf(HereIsYourWords,format, size);
 80011e6:	4b22      	ldr	r3, [pc, #136]	; (8001270 <nextTurn+0x23c>)
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80011ee:	f107 0308 	add.w	r3, r7, #8
 80011f2:	4618      	mov	r0, r3
 80011f4:	f003 f9bc 	bl	8004570 <siprintf>
	HAL_UART_Transmit(&huart2, HereIsYourWords, sizeof(HereIsYourWords), Timeout);
 80011f8:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <nextTurn+0x244>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f107 0108 	add.w	r1, r7, #8
 8001200:	2222      	movs	r2, #34	; 0x22
 8001202:	481f      	ldr	r0, [pc, #124]	; (8001280 <nextTurn+0x24c>)
 8001204:	f002 fa11 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, usedCharacter, sizeof(usedCharacter), Timeout);
 8001208:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <nextTurn+0x244>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	221b      	movs	r2, #27
 800120e:	4922      	ldr	r1, [pc, #136]	; (8001298 <nextTurn+0x264>)
 8001210:	481b      	ldr	r0, [pc, #108]	; (8001280 <nextTurn+0x24c>)
 8001212:	f002 fa0a 	bl	800362a <HAL_UART_Transmit>
	char Try[2];
	sprintf(Try,"%d",try);
 8001216:	4b21      	ldr	r3, [pc, #132]	; (800129c <nextTurn+0x268>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	1d3b      	adds	r3, r7, #4
 800121c:	4920      	ldr	r1, [pc, #128]	; (80012a0 <nextTurn+0x26c>)
 800121e:	4618      	mov	r0, r3
 8001220:	f003 f9a6 	bl	8004570 <siprintf>
	HAL_UART_Transmit(&huart2, "\r\n\r\n", 8, Timeout);
 8001224:	4b14      	ldr	r3, [pc, #80]	; (8001278 <nextTurn+0x244>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2208      	movs	r2, #8
 800122a:	4914      	ldr	r1, [pc, #80]	; (800127c <nextTurn+0x248>)
 800122c:	4814      	ldr	r0, [pc, #80]	; (8001280 <nextTurn+0x24c>)
 800122e:	f002 f9fc 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, " Try left: ", 11, Timeout);
 8001232:	4b11      	ldr	r3, [pc, #68]	; (8001278 <nextTurn+0x244>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	220b      	movs	r2, #11
 8001238:	491a      	ldr	r1, [pc, #104]	; (80012a4 <nextTurn+0x270>)
 800123a:	4811      	ldr	r0, [pc, #68]	; (8001280 <nextTurn+0x24c>)
 800123c:	f002 f9f5 	bl	800362a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, Try, sizeof(Try), Timeout);
 8001240:	4b0d      	ldr	r3, [pc, #52]	; (8001278 <nextTurn+0x244>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	1d39      	adds	r1, r7, #4
 8001246:	2202      	movs	r2, #2
 8001248:	480d      	ldr	r0, [pc, #52]	; (8001280 <nextTurn+0x24c>)
 800124a:	f002 f9ee 	bl	800362a <HAL_UART_Transmit>
	HAL_Delay(500);
 800124e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001252:	f000 fce7 	bl	8001c24 <HAL_Delay>
	HAL_UART_Transmit(&huart2, after, sizeof(after), Timeout);
 8001256:	4b08      	ldr	r3, [pc, #32]	; (8001278 <nextTurn+0x244>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800125e:	2253      	movs	r2, #83	; 0x53
 8001260:	4807      	ldr	r0, [pc, #28]	; (8001280 <nextTurn+0x24c>)
 8001262:	f002 f9e2 	bl	800362a <HAL_UART_Transmit>
 8001266:	46b5      	mov	sp, r6
}
 8001268:	bf00      	nop
 800126a:	37bc      	adds	r7, #188	; 0xbc
 800126c:	46bd      	mov	sp, r7
 800126e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001270:	20001170 	.word	0x20001170
 8001274:	20001220 	.word	0x20001220
 8001278:	20000f64 	.word	0x20000f64
 800127c:	080052ac 	.word	0x080052ac
 8001280:	200011e0 	.word	0x200011e0
 8001284:	080052a8 	.word	0x080052a8
 8001288:	20001184 	.word	0x20001184
 800128c:	080052a4 	.word	0x080052a4
 8001290:	08005334 	.word	0x08005334
 8001294:	08005310 	.word	0x08005310
 8001298:	20000f48 	.word	0x20000f48
 800129c:	20000f68 	.word	0x20000f68
 80012a0:	080051f0 	.word	0x080051f0
 80012a4:	080052b4 	.word	0x080052b4

080012a8 <continueTurn>:

void continueTurn(){
 80012a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012ac:	b0d2      	sub	sp, #328	; 0x148
 80012ae:	af00      	add	r7, sp, #0
	if (HAL_UART_Receive(&huart2, pData, 1, Timeout) == HAL_OK){
 80012b0:	4bbf      	ldr	r3, [pc, #764]	; (80015b0 <continueTurn+0x308>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2201      	movs	r2, #1
 80012b6:	49bf      	ldr	r1, [pc, #764]	; (80015b4 <continueTurn+0x30c>)
 80012b8:	48bf      	ldr	r0, [pc, #764]	; (80015b8 <continueTurn+0x310>)
 80012ba:	f002 fa4f 	bl	800375c <HAL_UART_Receive>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	f040 82d8 	bne.w	8001876 <continueTurn+0x5ce>
 80012c6:	466b      	mov	r3, sp
 80012c8:	4698      	mov	r8, r3
		int check = 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
		int inword = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
		int win = 1;
 80012d6:	2301      	movs	r3, #1
 80012d8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
		char stretchedword[size*2];
 80012dc:	4bb7      	ldr	r3, [pc, #732]	; (80015bc <continueTurn+0x314>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	005e      	lsls	r6, r3, #1
 80012e2:	1e73      	subs	r3, r6, #1
 80012e4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80012e8:	4633      	mov	r3, r6
 80012ea:	4619      	mov	r1, r3
 80012ec:	f04f 0200 	mov.w	r2, #0
 80012f0:	f04f 0300 	mov.w	r3, #0
 80012f4:	f04f 0400 	mov.w	r4, #0
 80012f8:	00d4      	lsls	r4, r2, #3
 80012fa:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80012fe:	00cb      	lsls	r3, r1, #3
 8001300:	4633      	mov	r3, r6
 8001302:	4619      	mov	r1, r3
 8001304:	f04f 0200 	mov.w	r2, #0
 8001308:	f04f 0300 	mov.w	r3, #0
 800130c:	f04f 0400 	mov.w	r4, #0
 8001310:	00d4      	lsls	r4, r2, #3
 8001312:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001316:	00cb      	lsls	r3, r1, #3
 8001318:	4633      	mov	r3, r6
 800131a:	3307      	adds	r3, #7
 800131c:	08db      	lsrs	r3, r3, #3
 800131e:	00db      	lsls	r3, r3, #3
 8001320:	ebad 0d03 	sub.w	sp, sp, r3
 8001324:	466b      	mov	r3, sp
 8001326:	3300      	adds	r3, #0
 8001328:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
		for (int i = 0; i < size*2; ++i){
 800132c:	2300      	movs	r3, #0
 800132e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8001332:	e021      	b.n	8001378 <continueTurn+0xd0>
			if (i % 2 == 0){
 8001334:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001338:	f003 0301 	and.w	r3, r3, #1
 800133c:	2b00      	cmp	r3, #0
 800133e:	d10f      	bne.n	8001360 <continueTurn+0xb8>
				stretchedword[i] = word[i/2];
 8001340:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001344:	0fda      	lsrs	r2, r3, #31
 8001346:	4413      	add	r3, r2
 8001348:	105b      	asrs	r3, r3, #1
 800134a:	461a      	mov	r2, r3
 800134c:	4b9c      	ldr	r3, [pc, #624]	; (80015c0 <continueTurn+0x318>)
 800134e:	5c99      	ldrb	r1, [r3, r2]
 8001350:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8001354:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001358:	4413      	add	r3, r2
 800135a:	460a      	mov	r2, r1
 800135c:	701a      	strb	r2, [r3, #0]
 800135e:	e006      	b.n	800136e <continueTurn+0xc6>
			}
			else{
				stretchedword[i] = ' ';
 8001360:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8001364:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001368:	4413      	add	r3, r2
 800136a:	2220      	movs	r2, #32
 800136c:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < size*2; ++i){
 800136e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001372:	3301      	adds	r3, #1
 8001374:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8001378:	4b90      	ldr	r3, [pc, #576]	; (80015bc <continueTurn+0x314>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8001382:	429a      	cmp	r2, r3
 8001384:	dbd6      	blt.n	8001334 <continueTurn+0x8c>
			}
		}
		if (!isdigit(pData[0])){
 8001386:	f003 f8bf 	bl	8004508 <__locale_ctype_ptr>
 800138a:	4602      	mov	r2, r0
 800138c:	4b89      	ldr	r3, [pc, #548]	; (80015b4 <continueTurn+0x30c>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	3301      	adds	r3, #1
 8001392:	4413      	add	r3, r2
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	f003 0304 	and.w	r3, r3, #4
 800139a:	2b00      	cmp	r3, #0
 800139c:	f040 8241 	bne.w	8001822 <continueTurn+0x57a>
			for (int i = 0; i < sizeof(alphabet); ++i){
 80013a0:	2300      	movs	r3, #0
 80013a2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80013a6:	e025      	b.n	80013f4 <continueTurn+0x14c>
				if (pData[0] == alphabet[i]){
 80013a8:	4b82      	ldr	r3, [pc, #520]	; (80015b4 <continueTurn+0x30c>)
 80013aa:	781a      	ldrb	r2, [r3, #0]
 80013ac:	4985      	ldr	r1, [pc, #532]	; (80015c4 <continueTurn+0x31c>)
 80013ae:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80013b2:	440b      	add	r3, r1
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d117      	bne.n	80013ea <continueTurn+0x142>
					if (usedCharacter[i] == pData[0]){
 80013ba:	4a83      	ldr	r2, [pc, #524]	; (80015c8 <continueTurn+0x320>)
 80013bc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80013c0:	4413      	add	r3, r2
 80013c2:	781a      	ldrb	r2, [r3, #0]
 80013c4:	4b7b      	ldr	r3, [pc, #492]	; (80015b4 <continueTurn+0x30c>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d103      	bne.n	80013d4 <continueTurn+0x12c>
						check = 2;
 80013cc:	2302      	movs	r3, #2
 80013ce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80013d2:	e00a      	b.n	80013ea <continueTurn+0x142>
					}
					else{
						usedCharacter[i] = pData[0];
 80013d4:	4b77      	ldr	r3, [pc, #476]	; (80015b4 <continueTurn+0x30c>)
 80013d6:	7819      	ldrb	r1, [r3, #0]
 80013d8:	4a7b      	ldr	r2, [pc, #492]	; (80015c8 <continueTurn+0x320>)
 80013da:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80013de:	4413      	add	r3, r2
 80013e0:	460a      	mov	r2, r1
 80013e2:	701a      	strb	r2, [r3, #0]
						check = 1;
 80013e4:	2301      	movs	r3, #1
 80013e6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
			for (int i = 0; i < sizeof(alphabet); ++i){
 80013ea:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80013ee:	3301      	adds	r3, #1
 80013f0:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80013f4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80013f8:	2b1a      	cmp	r3, #26
 80013fa:	d9d5      	bls.n	80013a8 <continueTurn+0x100>
					}
				}
			}
			if (check == 1) {
 80013fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001400:	2b01      	cmp	r3, #1
 8001402:	d121      	bne.n	8001448 <continueTurn+0x1a0>
				for (int i = 0; i < size; ++i){
 8001404:	2300      	movs	r3, #0
 8001406:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 800140a:	e017      	b.n	800143c <continueTurn+0x194>
					if (pData[0] == word[i]){
 800140c:	4b69      	ldr	r3, [pc, #420]	; (80015b4 <continueTurn+0x30c>)
 800140e:	781a      	ldrb	r2, [r3, #0]
 8001410:	496b      	ldr	r1, [pc, #428]	; (80015c0 <continueTurn+0x318>)
 8001412:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001416:	440b      	add	r3, r1
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	429a      	cmp	r2, r3
 800141c:	d109      	bne.n	8001432 <continueTurn+0x18a>
						myword[2*i] = pData[0];
 800141e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	4a63      	ldr	r2, [pc, #396]	; (80015b4 <continueTurn+0x30c>)
 8001426:	7811      	ldrb	r1, [r2, #0]
 8001428:	4a68      	ldr	r2, [pc, #416]	; (80015cc <continueTurn+0x324>)
 800142a:	54d1      	strb	r1, [r2, r3]
						inword = 1;
 800142c:	2301      	movs	r3, #1
 800142e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
				for (int i = 0; i < size; ++i){
 8001432:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001436:	3301      	adds	r3, #1
 8001438:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 800143c:	4b5f      	ldr	r3, [pc, #380]	; (80015bc <continueTurn+0x314>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001444:	429a      	cmp	r2, r3
 8001446:	dbe1      	blt.n	800140c <continueTurn+0x164>
					}
				}
			}
			for (int i = 0; i < size; ++i){
 8001448:	2300      	movs	r3, #0
 800144a:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800144e:	e00e      	b.n	800146e <continueTurn+0x1c6>
				if (myword[i*2] == ' '){
 8001450:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	4a5d      	ldr	r2, [pc, #372]	; (80015cc <continueTurn+0x324>)
 8001458:	5cd3      	ldrb	r3, [r2, r3]
 800145a:	2b20      	cmp	r3, #32
 800145c:	d102      	bne.n	8001464 <continueTurn+0x1bc>
					win = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
			for (int i = 0; i < size; ++i){
 8001464:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8001468:	3301      	adds	r3, #1
 800146a:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800146e:	4b53      	ldr	r3, [pc, #332]	; (80015bc <continueTurn+0x314>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8001476:	429a      	cmp	r2, r3
 8001478:	dbea      	blt.n	8001450 <continueTurn+0x1a8>
				}
			}
			if (win) {
 800147a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800147e:	2b00      	cmp	r3, #0
 8001480:	d01d      	beq.n	80014be <continueTurn+0x216>
				char win[] = "\r\n \r\n Congratulations you get the whole word right!! ";
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	4a52      	ldr	r2, [pc, #328]	; (80015d0 <continueTurn+0x328>)
 8001486:	461c      	mov	r4, r3
 8001488:	4615      	mov	r5, r2
 800148a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800148c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800148e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001490:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001492:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001494:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001496:	e895 0003 	ldmia.w	r5, {r0, r1}
 800149a:	6020      	str	r0, [r4, #0]
 800149c:	3404      	adds	r4, #4
 800149e:	8021      	strh	r1, [r4, #0]
				HAL_UART_Transmit(&huart2, win, sizeof(win), Timeout);
 80014a0:	4b43      	ldr	r3, [pc, #268]	; (80015b0 <continueTurn+0x308>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	1d39      	adds	r1, r7, #4
 80014a6:	2236      	movs	r2, #54	; 0x36
 80014a8:	4843      	ldr	r0, [pc, #268]	; (80015b8 <continueTurn+0x310>)
 80014aa:	f002 f8be 	bl	800362a <HAL_UART_Transmit>
				HAL_Delay(1000);
 80014ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014b2:	f000 fbb7 	bl	8001c24 <HAL_Delay>
				state = 6;
 80014b6:	4b47      	ldr	r3, [pc, #284]	; (80015d4 <continueTurn+0x32c>)
 80014b8:	2206      	movs	r2, #6
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	e0ce      	b.n	800165c <continueTurn+0x3b4>
			}
			else if (try == 0){
 80014be:	4b46      	ldr	r3, [pc, #280]	; (80015d8 <continueTurn+0x330>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d15c      	bne.n	8001580 <continueTurn+0x2d8>
				char Try[2];
				sprintf(Try,"%d",try);
 80014c6:	4b44      	ldr	r3, [pc, #272]	; (80015d8 <continueTurn+0x330>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80014ce:	4943      	ldr	r1, [pc, #268]	; (80015dc <continueTurn+0x334>)
 80014d0:	4618      	mov	r0, r3
 80014d2:	f003 f84d 	bl	8004570 <siprintf>
				HAL_UART_Transmit(&huart2, "\r\n\r\n", 8, Timeout);
 80014d6:	4b36      	ldr	r3, [pc, #216]	; (80015b0 <continueTurn+0x308>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2208      	movs	r2, #8
 80014dc:	4940      	ldr	r1, [pc, #256]	; (80015e0 <continueTurn+0x338>)
 80014de:	4836      	ldr	r0, [pc, #216]	; (80015b8 <continueTurn+0x310>)
 80014e0:	f002 f8a3 	bl	800362a <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, " Try left: ", 11, Timeout);
 80014e4:	4b32      	ldr	r3, [pc, #200]	; (80015b0 <continueTurn+0x308>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	220b      	movs	r2, #11
 80014ea:	493e      	ldr	r1, [pc, #248]	; (80015e4 <continueTurn+0x33c>)
 80014ec:	4832      	ldr	r0, [pc, #200]	; (80015b8 <continueTurn+0x310>)
 80014ee:	f002 f89c 	bl	800362a <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, Try, sizeof(Try), Timeout);
 80014f2:	4b2f      	ldr	r3, [pc, #188]	; (80015b0 <continueTurn+0x308>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 80014fa:	2202      	movs	r2, #2
 80014fc:	482e      	ldr	r0, [pc, #184]	; (80015b8 <continueTurn+0x310>)
 80014fe:	f002 f894 	bl	800362a <HAL_UART_Transmit>
				HAL_Delay(1000);
 8001502:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001506:	f000 fb8d 	bl	8001c24 <HAL_Delay>
				char lose[] = "\r\n \r\n Sorry, you lose.... \r\n bad luck this time, hope next time you can do better..";
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	4a36      	ldr	r2, [pc, #216]	; (80015e8 <continueTurn+0x340>)
 800150e:	4618      	mov	r0, r3
 8001510:	4611      	mov	r1, r2
 8001512:	2354      	movs	r3, #84	; 0x54
 8001514:	461a      	mov	r2, r3
 8001516:	f003 f817 	bl	8004548 <memcpy>
				HAL_UART_Transmit(&huart2, lose, sizeof(lose), Timeout);
 800151a:	4b25      	ldr	r3, [pc, #148]	; (80015b0 <continueTurn+0x308>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	1d39      	adds	r1, r7, #4
 8001520:	2254      	movs	r2, #84	; 0x54
 8001522:	4825      	ldr	r0, [pc, #148]	; (80015b8 <continueTurn+0x310>)
 8001524:	f002 f881 	bl	800362a <HAL_UART_Transmit>
				HAL_Delay(1000);
 8001528:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800152c:	f000 fb7a 	bl	8001c24 <HAL_Delay>
				char reveal[] = "\r\n And the word is.....\r\n \r\n ";
 8001530:	4b2e      	ldr	r3, [pc, #184]	; (80015ec <continueTurn+0x344>)
 8001532:	f107 04ec 	add.w	r4, r7, #236	; 0xec
 8001536:	461d      	mov	r5, r3
 8001538:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800153a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800153c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001540:	c407      	stmia	r4!, {r0, r1, r2}
 8001542:	8023      	strh	r3, [r4, #0]
				HAL_UART_Transmit(&huart2, reveal, sizeof(reveal), Timeout);
 8001544:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <continueTurn+0x308>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 800154c:	221e      	movs	r2, #30
 800154e:	481a      	ldr	r0, [pc, #104]	; (80015b8 <continueTurn+0x310>)
 8001550:	f002 f86b 	bl	800362a <HAL_UART_Transmit>
				HAL_Delay(500);
 8001554:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001558:	f000 fb64 	bl	8001c24 <HAL_Delay>
				HAL_UART_Transmit(&huart2, stretchedword, sizeof(stretchedword), Timeout);
 800155c:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 8001560:	b2b2      	uxth	r2, r6
 8001562:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <continueTurn+0x308>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4814      	ldr	r0, [pc, #80]	; (80015b8 <continueTurn+0x310>)
 8001568:	f002 f85f 	bl	800362a <HAL_UART_Transmit>
				HAL_Delay(1000);
 800156c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001570:	f000 fb58 	bl	8001c24 <HAL_Delay>
				state = 6;
 8001574:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <continueTurn+0x32c>)
 8001576:	2206      	movs	r2, #6
 8001578:	601a      	str	r2, [r3, #0]
				return;
 800157a:	bf00      	nop
 800157c:	46c5      	mov	sp, r8
 800157e:	e17a      	b.n	8001876 <continueTurn+0x5ce>
			}
			else if (check == 2){
 8001580:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001584:	2b02      	cmp	r3, #2
 8001586:	d135      	bne.n	80015f4 <continueTurn+0x34c>
				char Same[] = "\r\n \r\n You had already entered this character before!! \r\n Well, we are generous, we won't deduct your try... ";
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	4a19      	ldr	r2, [pc, #100]	; (80015f0 <continueTurn+0x348>)
 800158c:	4618      	mov	r0, r3
 800158e:	4611      	mov	r1, r2
 8001590:	236d      	movs	r3, #109	; 0x6d
 8001592:	461a      	mov	r2, r3
 8001594:	f002 ffd8 	bl	8004548 <memcpy>
				HAL_UART_Transmit(&huart2, Same, sizeof(Same), Timeout);
 8001598:	4b05      	ldr	r3, [pc, #20]	; (80015b0 <continueTurn+0x308>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	1d39      	adds	r1, r7, #4
 800159e:	226d      	movs	r2, #109	; 0x6d
 80015a0:	4805      	ldr	r0, [pc, #20]	; (80015b8 <continueTurn+0x310>)
 80015a2:	f002 f842 	bl	800362a <HAL_UART_Transmit>
				HAL_Delay(1800);
 80015a6:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 80015aa:	f000 fb3b 	bl	8001c24 <HAL_Delay>
 80015ae:	e055      	b.n	800165c <continueTurn+0x3b4>
 80015b0:	20000f64 	.word	0x20000f64
 80015b4:	20001180 	.word	0x20001180
 80015b8:	200011e0 	.word	0x200011e0
 80015bc:	20001170 	.word	0x20001170
 80015c0:	20001220 	.word	0x20001220
 80015c4:	20000000 	.word	0x20000000
 80015c8:	20000f48 	.word	0x20000f48
 80015cc:	20001184 	.word	0x20001184
 80015d0:	08005388 	.word	0x08005388
 80015d4:	20001168 	.word	0x20001168
 80015d8:	20000f68 	.word	0x20000f68
 80015dc:	080051f0 	.word	0x080051f0
 80015e0:	080052ac 	.word	0x080052ac
 80015e4:	080052b4 	.word	0x080052b4
 80015e8:	080053c0 	.word	0x080053c0
 80015ec:	08005414 	.word	0x08005414
 80015f0:	08005434 	.word	0x08005434
			}
			else if (inword){
 80015f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d013      	beq.n	8001624 <continueTurn+0x37c>
				char right[] = "\r\n \r\n Congrats! You guessed the right character!! Your try won't be deduced";
 80015fc:	1d3b      	adds	r3, r7, #4
 80015fe:	4aa0      	ldr	r2, [pc, #640]	; (8001880 <continueTurn+0x5d8>)
 8001600:	4618      	mov	r0, r3
 8001602:	4611      	mov	r1, r2
 8001604:	234c      	movs	r3, #76	; 0x4c
 8001606:	461a      	mov	r2, r3
 8001608:	f002 ff9e 	bl	8004548 <memcpy>
				HAL_UART_Transmit(&huart2, right, sizeof(right), Timeout);
 800160c:	4b9d      	ldr	r3, [pc, #628]	; (8001884 <continueTurn+0x5dc>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	1d39      	adds	r1, r7, #4
 8001612:	224c      	movs	r2, #76	; 0x4c
 8001614:	489c      	ldr	r0, [pc, #624]	; (8001888 <continueTurn+0x5e0>)
 8001616:	f002 f808 	bl	800362a <HAL_UART_Transmit>
				HAL_Delay(1800);
 800161a:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 800161e:	f000 fb01 	bl	8001c24 <HAL_Delay>
 8001622:	e01b      	b.n	800165c <continueTurn+0x3b4>
			}
			else if (!inword){
 8001624:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001628:	2b00      	cmp	r3, #0
 800162a:	d117      	bne.n	800165c <continueTurn+0x3b4>
				try--;
 800162c:	4b97      	ldr	r3, [pc, #604]	; (800188c <continueTurn+0x5e4>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	3b01      	subs	r3, #1
 8001632:	4a96      	ldr	r2, [pc, #600]	; (800188c <continueTurn+0x5e4>)
 8001634:	6013      	str	r3, [r2, #0]
				char wrong[] = "\r\n \r\n Sorry you guessed wrong, \r\n but don't worry, you can try again whenever your try is still avaiable. ";
 8001636:	1d3b      	adds	r3, r7, #4
 8001638:	4a95      	ldr	r2, [pc, #596]	; (8001890 <continueTurn+0x5e8>)
 800163a:	4618      	mov	r0, r3
 800163c:	4611      	mov	r1, r2
 800163e:	236b      	movs	r3, #107	; 0x6b
 8001640:	461a      	mov	r2, r3
 8001642:	f002 ff81 	bl	8004548 <memcpy>
				HAL_UART_Transmit(&huart2, wrong, sizeof(wrong), Timeout);
 8001646:	4b8f      	ldr	r3, [pc, #572]	; (8001884 <continueTurn+0x5dc>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	1d39      	adds	r1, r7, #4
 800164c:	226b      	movs	r2, #107	; 0x6b
 800164e:	488e      	ldr	r0, [pc, #568]	; (8001888 <continueTurn+0x5e0>)
 8001650:	f001 ffeb 	bl	800362a <HAL_UART_Transmit>
				HAL_Delay(1800);
 8001654:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 8001658:	f000 fae4 	bl	8001c24 <HAL_Delay>
			}
			if (!win){
 800165c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001660:	2b00      	cmp	r3, #0
 8001662:	d102      	bne.n	800166a <continueTurn+0x3c2>
				nextTurn();
 8001664:	f7ff fce6 	bl	8001034 <nextTurn>
 8001668:	e0ad      	b.n	80017c6 <continueTurn+0x51e>
			}
			else{
 800166a:	466b      	mov	r3, sp
 800166c:	461d      	mov	r5, r3
				char underscore[size*2];
 800166e:	4b89      	ldr	r3, [pc, #548]	; (8001894 <continueTurn+0x5ec>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	0058      	lsls	r0, r3, #1
 8001674:	1e43      	subs	r3, r0, #1
 8001676:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800167a:	4603      	mov	r3, r0
 800167c:	4619      	mov	r1, r3
 800167e:	f04f 0200 	mov.w	r2, #0
 8001682:	f04f 0300 	mov.w	r3, #0
 8001686:	f04f 0400 	mov.w	r4, #0
 800168a:	00d4      	lsls	r4, r2, #3
 800168c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001690:	00cb      	lsls	r3, r1, #3
 8001692:	4603      	mov	r3, r0
 8001694:	4619      	mov	r1, r3
 8001696:	f04f 0200 	mov.w	r2, #0
 800169a:	f04f 0300 	mov.w	r3, #0
 800169e:	f04f 0400 	mov.w	r4, #0
 80016a2:	00d4      	lsls	r4, r2, #3
 80016a4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80016a8:	00cb      	lsls	r3, r1, #3
 80016aa:	4603      	mov	r3, r0
 80016ac:	3307      	adds	r3, #7
 80016ae:	08db      	lsrs	r3, r3, #3
 80016b0:	00db      	lsls	r3, r3, #3
 80016b2:	ebad 0d03 	sub.w	sp, sp, r3
 80016b6:	466b      	mov	r3, sp
 80016b8:	3300      	adds	r3, #0
 80016ba:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
				char stretchedword[size*2];
 80016be:	4b75      	ldr	r3, [pc, #468]	; (8001894 <continueTurn+0x5ec>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	0058      	lsls	r0, r3, #1
 80016c4:	1e43      	subs	r3, r0, #1
 80016c6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80016ca:	4603      	mov	r3, r0
 80016cc:	4619      	mov	r1, r3
 80016ce:	f04f 0200 	mov.w	r2, #0
 80016d2:	f04f 0300 	mov.w	r3, #0
 80016d6:	f04f 0400 	mov.w	r4, #0
 80016da:	00d4      	lsls	r4, r2, #3
 80016dc:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80016e0:	00cb      	lsls	r3, r1, #3
 80016e2:	4603      	mov	r3, r0
 80016e4:	4619      	mov	r1, r3
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	f04f 0300 	mov.w	r3, #0
 80016ee:	f04f 0400 	mov.w	r4, #0
 80016f2:	00d4      	lsls	r4, r2, #3
 80016f4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80016f8:	00cb      	lsls	r3, r1, #3
 80016fa:	4603      	mov	r3, r0
 80016fc:	3307      	adds	r3, #7
 80016fe:	08db      	lsrs	r3, r3, #3
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	ebad 0d03 	sub.w	sp, sp, r3
 8001706:	466b      	mov	r3, sp
 8001708:	3300      	adds	r3, #0
 800170a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
				for (int i = 0; i < size*2; ++i){
 800170e:	2300      	movs	r3, #0
 8001710:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8001714:	e02f      	b.n	8001776 <continueTurn+0x4ce>
					if (i % 2 == 0){
 8001716:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	2b00      	cmp	r3, #0
 8001720:	d116      	bne.n	8001750 <continueTurn+0x4a8>
						underscore[i] = '_';
 8001722:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001726:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800172a:	4413      	add	r3, r2
 800172c:	225f      	movs	r2, #95	; 0x5f
 800172e:	701a      	strb	r2, [r3, #0]
						stretchedword[i] = word[i/2];
 8001730:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001734:	0fda      	lsrs	r2, r3, #31
 8001736:	4413      	add	r3, r2
 8001738:	105b      	asrs	r3, r3, #1
 800173a:	461a      	mov	r2, r3
 800173c:	4b56      	ldr	r3, [pc, #344]	; (8001898 <continueTurn+0x5f0>)
 800173e:	5c99      	ldrb	r1, [r3, r2]
 8001740:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001744:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001748:	4413      	add	r3, r2
 800174a:	460a      	mov	r2, r1
 800174c:	701a      	strb	r2, [r3, #0]
 800174e:	e00d      	b.n	800176c <continueTurn+0x4c4>
					}
					else{
						underscore[i] = ' ';
 8001750:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001754:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001758:	4413      	add	r3, r2
 800175a:	2220      	movs	r2, #32
 800175c:	701a      	strb	r2, [r3, #0]
						stretchedword[i] = ' ';
 800175e:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001762:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001766:	4413      	add	r3, r2
 8001768:	2220      	movs	r2, #32
 800176a:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < size*2; ++i){
 800176c:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001770:	3301      	adds	r3, #1
 8001772:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8001776:	4b47      	ldr	r3, [pc, #284]	; (8001894 <continueTurn+0x5ec>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001780:	429a      	cmp	r2, r3
 8001782:	dbc8      	blt.n	8001716 <continueTurn+0x46e>
					}
				}

				//HAL_UART_Transmit(&huart2, stretchedword, size*2, Timeout);
				HAL_UART_Transmit(&huart2, "\r\n\r\n", 8, Timeout);
 8001784:	4b3f      	ldr	r3, [pc, #252]	; (8001884 <continueTurn+0x5dc>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2208      	movs	r2, #8
 800178a:	4944      	ldr	r1, [pc, #272]	; (800189c <continueTurn+0x5f4>)
 800178c:	483e      	ldr	r0, [pc, #248]	; (8001888 <continueTurn+0x5e0>)
 800178e:	f001 ff4c 	bl	800362a <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, " ", 1, Timeout);
 8001792:	4b3c      	ldr	r3, [pc, #240]	; (8001884 <continueTurn+0x5dc>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2201      	movs	r2, #1
 8001798:	4941      	ldr	r1, [pc, #260]	; (80018a0 <continueTurn+0x5f8>)
 800179a:	483b      	ldr	r0, [pc, #236]	; (8001888 <continueTurn+0x5e0>)
 800179c:	f001 ff45 	bl	800362a <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, myword, size*2, Timeout);
 80017a0:	4b3c      	ldr	r3, [pc, #240]	; (8001894 <continueTurn+0x5ec>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	4b36      	ldr	r3, [pc, #216]	; (8001884 <continueTurn+0x5dc>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	493d      	ldr	r1, [pc, #244]	; (80018a4 <continueTurn+0x5fc>)
 80017b0:	4835      	ldr	r0, [pc, #212]	; (8001888 <continueTurn+0x5e0>)
 80017b2:	f001 ff3a 	bl	800362a <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, "\r\n", 4, Timeout);
 80017b6:	4b33      	ldr	r3, [pc, #204]	; (8001884 <continueTurn+0x5dc>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2204      	movs	r2, #4
 80017bc:	493a      	ldr	r1, [pc, #232]	; (80018a8 <continueTurn+0x600>)
 80017be:	4832      	ldr	r0, [pc, #200]	; (8001888 <continueTurn+0x5e0>)
 80017c0:	f001 ff33 	bl	800362a <HAL_UART_Transmit>
 80017c4:	46ad      	mov	sp, r5
			}
			if (check == 0){
 80017c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d152      	bne.n	8001874 <continueTurn+0x5cc>
				char Error[] = "\r\n\r\n The word does not have this character for sure!!! \r\n Have you read the how to play guide? \r\n The word does not contain the strange symbol that you type!! \r\n The word contains only a-z";
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	4a36      	ldr	r2, [pc, #216]	; (80018ac <continueTurn+0x604>)
 80017d2:	4618      	mov	r0, r3
 80017d4:	4611      	mov	r1, r2
 80017d6:	23bd      	movs	r3, #189	; 0xbd
 80017d8:	461a      	mov	r2, r3
 80017da:	f002 feb5 	bl	8004548 <memcpy>
				char TryAgain[] = "\r\n Now Try Again!!!";
 80017de:	4b34      	ldr	r3, [pc, #208]	; (80018b0 <continueTurn+0x608>)
 80017e0:	f107 04d8 	add.w	r4, r7, #216	; 0xd8
 80017e4:	461d      	mov	r5, r3
 80017e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017ea:	682b      	ldr	r3, [r5, #0]
 80017ec:	6023      	str	r3, [r4, #0]
				HAL_UART_Transmit(&huart2, Error, sizeof(Error), Timeout);
 80017ee:	4b25      	ldr	r3, [pc, #148]	; (8001884 <continueTurn+0x5dc>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	1d39      	adds	r1, r7, #4
 80017f4:	22bd      	movs	r2, #189	; 0xbd
 80017f6:	4824      	ldr	r0, [pc, #144]	; (8001888 <continueTurn+0x5e0>)
 80017f8:	f001 ff17 	bl	800362a <HAL_UART_Transmit>
				HAL_Delay(1000);
 80017fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001800:	f000 fa10 	bl	8001c24 <HAL_Delay>
				HAL_UART_Transmit(&huart2, TryAgain, sizeof(TryAgain), Timeout);
 8001804:	4b1f      	ldr	r3, [pc, #124]	; (8001884 <continueTurn+0x5dc>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f107 01d8 	add.w	r1, r7, #216	; 0xd8
 800180c:	2214      	movs	r2, #20
 800180e:	481e      	ldr	r0, [pc, #120]	; (8001888 <continueTurn+0x5e0>)
 8001810:	f001 ff0b 	bl	800362a <HAL_UART_Transmit>
				HAL_Delay(1000);
 8001814:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001818:	f000 fa04 	bl	8001c24 <HAL_Delay>
				nextTurn();
 800181c:	f7ff fc0a 	bl	8001034 <nextTurn>
 8001820:	e028      	b.n	8001874 <continueTurn+0x5cc>
			}
		}
		else{
			char Error[] = "\r\n\r\n The word does not have this character for sure!!! \r\n Have you read the how to play guide? \r\n The word does not contain numbers!! \r\n The word contains only a-z";
 8001822:	1d3b      	adds	r3, r7, #4
 8001824:	4a23      	ldr	r2, [pc, #140]	; (80018b4 <continueTurn+0x60c>)
 8001826:	4618      	mov	r0, r3
 8001828:	4611      	mov	r1, r2
 800182a:	23a4      	movs	r3, #164	; 0xa4
 800182c:	461a      	mov	r2, r3
 800182e:	f002 fe8b 	bl	8004548 <memcpy>
			char TryAgain[] = "\r\n Now Try Again!!!";
 8001832:	4b1f      	ldr	r3, [pc, #124]	; (80018b0 <continueTurn+0x608>)
 8001834:	f107 04c4 	add.w	r4, r7, #196	; 0xc4
 8001838:	461d      	mov	r5, r3
 800183a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800183c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800183e:	682b      	ldr	r3, [r5, #0]
 8001840:	6023      	str	r3, [r4, #0]
			HAL_UART_Transmit(&huart2, Error, sizeof(Error), Timeout);
 8001842:	4b10      	ldr	r3, [pc, #64]	; (8001884 <continueTurn+0x5dc>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	1d39      	adds	r1, r7, #4
 8001848:	22a4      	movs	r2, #164	; 0xa4
 800184a:	480f      	ldr	r0, [pc, #60]	; (8001888 <continueTurn+0x5e0>)
 800184c:	f001 feed 	bl	800362a <HAL_UART_Transmit>
			HAL_Delay(1000);
 8001850:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001854:	f000 f9e6 	bl	8001c24 <HAL_Delay>
			HAL_UART_Transmit(&huart2, TryAgain, sizeof(TryAgain), Timeout);
 8001858:	4b0a      	ldr	r3, [pc, #40]	; (8001884 <continueTurn+0x5dc>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 8001860:	2214      	movs	r2, #20
 8001862:	4809      	ldr	r0, [pc, #36]	; (8001888 <continueTurn+0x5e0>)
 8001864:	f001 fee1 	bl	800362a <HAL_UART_Transmit>
			HAL_Delay(1000);
 8001868:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800186c:	f000 f9da 	bl	8001c24 <HAL_Delay>
			nextTurn();
 8001870:	f7ff fbe0 	bl	8001034 <nextTurn>
 8001874:	46c5      	mov	sp, r8
		}

	}
}
 8001876:	f507 77a4 	add.w	r7, r7, #328	; 0x148
 800187a:	46bd      	mov	sp, r7
 800187c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001880:	080054a4 	.word	0x080054a4
 8001884:	20000f64 	.word	0x20000f64
 8001888:	200011e0 	.word	0x200011e0
 800188c:	20000f68 	.word	0x20000f68
 8001890:	080054f0 	.word	0x080054f0
 8001894:	20001170 	.word	0x20001170
 8001898:	20001220 	.word	0x20001220
 800189c:	080052ac 	.word	0x080052ac
 80018a0:	080052a8 	.word	0x080052a8
 80018a4:	20001184 	.word	0x20001184
 80018a8:	080052a4 	.word	0x080052a4
 80018ac:	0800555c 	.word	0x0800555c
 80018b0:	0800561c 	.word	0x0800561c
 80018b4:	08005630 	.word	0x08005630

080018b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
	...

080018c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	607b      	str	r3, [r7, #4]
 80018d2:	4b10      	ldr	r3, [pc, #64]	; (8001914 <HAL_MspInit+0x4c>)
 80018d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d6:	4a0f      	ldr	r2, [pc, #60]	; (8001914 <HAL_MspInit+0x4c>)
 80018d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018dc:	6453      	str	r3, [r2, #68]	; 0x44
 80018de:	4b0d      	ldr	r3, [pc, #52]	; (8001914 <HAL_MspInit+0x4c>)
 80018e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	603b      	str	r3, [r7, #0]
 80018ee:	4b09      	ldr	r3, [pc, #36]	; (8001914 <HAL_MspInit+0x4c>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	4a08      	ldr	r2, [pc, #32]	; (8001914 <HAL_MspInit+0x4c>)
 80018f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f8:	6413      	str	r3, [r2, #64]	; 0x40
 80018fa:	4b06      	ldr	r3, [pc, #24]	; (8001914 <HAL_MspInit+0x4c>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001902:	603b      	str	r3, [r7, #0]
 8001904:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	40023800 	.word	0x40023800

08001918 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001918:	b480      	push	{r7}
 800191a:	b085      	sub	sp, #20
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001928:	d10d      	bne.n	8001946 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	4b09      	ldr	r3, [pc, #36]	; (8001954 <HAL_TIM_Base_MspInit+0x3c>)
 8001930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001932:	4a08      	ldr	r2, [pc, #32]	; (8001954 <HAL_TIM_Base_MspInit+0x3c>)
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	6413      	str	r3, [r2, #64]	; 0x40
 800193a:	4b06      	ldr	r3, [pc, #24]	; (8001954 <HAL_TIM_Base_MspInit+0x3c>)
 800193c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001946:	bf00      	nop
 8001948:	3714      	adds	r7, #20
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	40023800 	.word	0x40023800

08001958 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b08a      	sub	sp, #40	; 0x28
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001960:	f107 0314 	add.w	r3, r7, #20
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	60da      	str	r2, [r3, #12]
 800196e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a1d      	ldr	r2, [pc, #116]	; (80019ec <HAL_UART_MspInit+0x94>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d133      	bne.n	80019e2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	613b      	str	r3, [r7, #16]
 800197e:	4b1c      	ldr	r3, [pc, #112]	; (80019f0 <HAL_UART_MspInit+0x98>)
 8001980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001982:	4a1b      	ldr	r2, [pc, #108]	; (80019f0 <HAL_UART_MspInit+0x98>)
 8001984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001988:	6413      	str	r3, [r2, #64]	; 0x40
 800198a:	4b19      	ldr	r3, [pc, #100]	; (80019f0 <HAL_UART_MspInit+0x98>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001992:	613b      	str	r3, [r7, #16]
 8001994:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <HAL_UART_MspInit+0x98>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	4a14      	ldr	r2, [pc, #80]	; (80019f0 <HAL_UART_MspInit+0x98>)
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	6313      	str	r3, [r2, #48]	; 0x30
 80019a6:	4b12      	ldr	r3, [pc, #72]	; (80019f0 <HAL_UART_MspInit+0x98>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019b2:	230c      	movs	r3, #12
 80019b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b6:	2302      	movs	r3, #2
 80019b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ba:	2301      	movs	r3, #1
 80019bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019be:	2303      	movs	r3, #3
 80019c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019c2:	2307      	movs	r3, #7
 80019c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c6:	f107 0314 	add.w	r3, r7, #20
 80019ca:	4619      	mov	r1, r3
 80019cc:	4809      	ldr	r0, [pc, #36]	; (80019f4 <HAL_UART_MspInit+0x9c>)
 80019ce:	f000 fa7f 	bl	8001ed0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80019d2:	2200      	movs	r2, #0
 80019d4:	2102      	movs	r1, #2
 80019d6:	2026      	movs	r0, #38	; 0x26
 80019d8:	f000 fa21 	bl	8001e1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80019dc:	2026      	movs	r0, #38	; 0x26
 80019de:	f000 fa3a 	bl	8001e56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019e2:	bf00      	nop
 80019e4:	3728      	adds	r7, #40	; 0x28
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40004400 	.word	0x40004400
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40020000 	.word	0x40020000

080019f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a06:	b480      	push	{r7}
 8001a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a0a:	e7fe      	b.n	8001a0a <HardFault_Handler+0x4>

08001a0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a10:	e7fe      	b.n	8001a10 <MemManage_Handler+0x4>

08001a12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a12:	b480      	push	{r7}
 8001a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a16:	e7fe      	b.n	8001a16 <BusFault_Handler+0x4>

08001a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a1c:	e7fe      	b.n	8001a1c <UsageFault_Handler+0x4>

08001a1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a22:	bf00      	nop
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr

08001a3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a4c:	f000 f8ca 	bl	8001be4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a58:	4802      	ldr	r0, [pc, #8]	; (8001a64 <USART2_IRQHandler+0x10>)
 8001a5a:	f001 ff25 	bl	80038a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	200011e0 	.word	0x200011e0

08001a68 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001a70:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <_sbrk+0x50>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d102      	bne.n	8001a7e <_sbrk+0x16>
		heap_end = &end;
 8001a78:	4b0f      	ldr	r3, [pc, #60]	; (8001ab8 <_sbrk+0x50>)
 8001a7a:	4a10      	ldr	r2, [pc, #64]	; (8001abc <_sbrk+0x54>)
 8001a7c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <_sbrk+0x50>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001a84:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <_sbrk+0x50>)
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	466a      	mov	r2, sp
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d907      	bls.n	8001aa2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001a92:	f002 fd0f 	bl	80044b4 <__errno>
 8001a96:	4602      	mov	r2, r0
 8001a98:	230c      	movs	r3, #12
 8001a9a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa0:	e006      	b.n	8001ab0 <_sbrk+0x48>
	}

	heap_end += incr;
 8001aa2:	4b05      	ldr	r3, [pc, #20]	; (8001ab8 <_sbrk+0x50>)
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	4a03      	ldr	r2, [pc, #12]	; (8001ab8 <_sbrk+0x50>)
 8001aac:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001aae:	68fb      	ldr	r3, [r7, #12]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3710      	adds	r7, #16
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20001174 	.word	0x20001174
 8001abc:	20001248 	.word	0x20001248

08001ac0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ac4:	4b08      	ldr	r3, [pc, #32]	; (8001ae8 <SystemInit+0x28>)
 8001ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aca:	4a07      	ldr	r2, [pc, #28]	; (8001ae8 <SystemInit+0x28>)
 8001acc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ad0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ad4:	4b04      	ldr	r3, [pc, #16]	; (8001ae8 <SystemInit+0x28>)
 8001ad6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ada:	609a      	str	r2, [r3, #8]
#endif
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	e000ed00 	.word	0xe000ed00

08001aec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001aec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b24 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001af0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001af2:	e003      	b.n	8001afc <LoopCopyDataInit>

08001af4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001af4:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001af6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001af8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001afa:	3104      	adds	r1, #4

08001afc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001afc:	480b      	ldr	r0, [pc, #44]	; (8001b2c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001afe:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001b00:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001b02:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001b04:	d3f6      	bcc.n	8001af4 <CopyDataInit>
  ldr  r2, =_sbss
 8001b06:	4a0b      	ldr	r2, [pc, #44]	; (8001b34 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001b08:	e002      	b.n	8001b10 <LoopFillZerobss>

08001b0a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001b0a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001b0c:	f842 3b04 	str.w	r3, [r2], #4

08001b10 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001b10:	4b09      	ldr	r3, [pc, #36]	; (8001b38 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001b12:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001b14:	d3f9      	bcc.n	8001b0a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b16:	f7ff ffd3 	bl	8001ac0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b1a:	f002 fcd1 	bl	80044c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b1e:	f7fe fd2f 	bl	8000580 <main>
  bx  lr    
 8001b22:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b24:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001b28:	080058ec 	.word	0x080058ec
  ldr  r0, =_sdata
 8001b2c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001b30:	20001148 	.word	0x20001148
  ldr  r2, =_sbss
 8001b34:	20001148 	.word	0x20001148
  ldr  r3, = _ebss
 8001b38:	20001244 	.word	0x20001244

08001b3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b3c:	e7fe      	b.n	8001b3c <ADC_IRQHandler>
	...

08001b40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b44:	4b0e      	ldr	r3, [pc, #56]	; (8001b80 <HAL_Init+0x40>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a0d      	ldr	r2, [pc, #52]	; (8001b80 <HAL_Init+0x40>)
 8001b4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b50:	4b0b      	ldr	r3, [pc, #44]	; (8001b80 <HAL_Init+0x40>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a0a      	ldr	r2, [pc, #40]	; (8001b80 <HAL_Init+0x40>)
 8001b56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b5c:	4b08      	ldr	r3, [pc, #32]	; (8001b80 <HAL_Init+0x40>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a07      	ldr	r2, [pc, #28]	; (8001b80 <HAL_Init+0x40>)
 8001b62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b68:	2003      	movs	r0, #3
 8001b6a:	f000 f94d 	bl	8001e08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b6e:	2000      	movs	r0, #0
 8001b70:	f000 f808 	bl	8001b84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b74:	f7ff fea8 	bl	80018c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	40023c00 	.word	0x40023c00

08001b84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b8c:	4b12      	ldr	r3, [pc, #72]	; (8001bd8 <HAL_InitTick+0x54>)
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	4b12      	ldr	r3, [pc, #72]	; (8001bdc <HAL_InitTick+0x58>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	4619      	mov	r1, r3
 8001b96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f000 f965 	bl	8001e72 <HAL_SYSTICK_Config>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e00e      	b.n	8001bd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2b0f      	cmp	r3, #15
 8001bb6:	d80a      	bhi.n	8001bce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	6879      	ldr	r1, [r7, #4]
 8001bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001bc0:	f000 f92d 	bl	8001e1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bc4:	4a06      	ldr	r2, [pc, #24]	; (8001be0 <HAL_InitTick+0x5c>)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	e000      	b.n	8001bd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3708      	adds	r7, #8
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	20000f6c 	.word	0x20000f6c
 8001bdc:	20000f74 	.word	0x20000f74
 8001be0:	20000f70 	.word	0x20000f70

08001be4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001be8:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <HAL_IncTick+0x20>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	461a      	mov	r2, r3
 8001bee:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <HAL_IncTick+0x24>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4413      	add	r3, r2
 8001bf4:	4a04      	ldr	r2, [pc, #16]	; (8001c08 <HAL_IncTick+0x24>)
 8001bf6:	6013      	str	r3, [r2, #0]
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	20000f74 	.word	0x20000f74
 8001c08:	2000123c 	.word	0x2000123c

08001c0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c10:	4b03      	ldr	r3, [pc, #12]	; (8001c20 <HAL_GetTick+0x14>)
 8001c12:	681b      	ldr	r3, [r3, #0]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	2000123c 	.word	0x2000123c

08001c24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c2c:	f7ff ffee 	bl	8001c0c <HAL_GetTick>
 8001c30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c3c:	d005      	beq.n	8001c4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c3e:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <HAL_Delay+0x40>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	461a      	mov	r2, r3
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	4413      	add	r3, r2
 8001c48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c4a:	bf00      	nop
 8001c4c:	f7ff ffde 	bl	8001c0c <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d8f7      	bhi.n	8001c4c <HAL_Delay+0x28>
  {
  }
}
 8001c5c:	bf00      	nop
 8001c5e:	3710      	adds	r7, #16
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000f74 	.word	0x20000f74

08001c68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f003 0307 	and.w	r3, r3, #7
 8001c76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c78:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <__NVIC_SetPriorityGrouping+0x44>)
 8001c7a:	68db      	ldr	r3, [r3, #12]
 8001c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c7e:	68ba      	ldr	r2, [r7, #8]
 8001c80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c84:	4013      	ands	r3, r2
 8001c86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c9a:	4a04      	ldr	r2, [pc, #16]	; (8001cac <__NVIC_SetPriorityGrouping+0x44>)
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	60d3      	str	r3, [r2, #12]
}
 8001ca0:	bf00      	nop
 8001ca2:	3714      	adds	r7, #20
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr
 8001cac:	e000ed00 	.word	0xe000ed00

08001cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cb4:	4b04      	ldr	r3, [pc, #16]	; (8001cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	0a1b      	lsrs	r3, r3, #8
 8001cba:	f003 0307 	and.w	r3, r3, #7
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	e000ed00 	.word	0xe000ed00

08001ccc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	db0b      	blt.n	8001cf6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cde:	79fb      	ldrb	r3, [r7, #7]
 8001ce0:	f003 021f 	and.w	r2, r3, #31
 8001ce4:	4907      	ldr	r1, [pc, #28]	; (8001d04 <__NVIC_EnableIRQ+0x38>)
 8001ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cea:	095b      	lsrs	r3, r3, #5
 8001cec:	2001      	movs	r0, #1
 8001cee:	fa00 f202 	lsl.w	r2, r0, r2
 8001cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cf6:	bf00      	nop
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	e000e100 	.word	0xe000e100

08001d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	4603      	mov	r3, r0
 8001d10:	6039      	str	r1, [r7, #0]
 8001d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	db0a      	blt.n	8001d32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	b2da      	uxtb	r2, r3
 8001d20:	490c      	ldr	r1, [pc, #48]	; (8001d54 <__NVIC_SetPriority+0x4c>)
 8001d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d26:	0112      	lsls	r2, r2, #4
 8001d28:	b2d2      	uxtb	r2, r2
 8001d2a:	440b      	add	r3, r1
 8001d2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d30:	e00a      	b.n	8001d48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	b2da      	uxtb	r2, r3
 8001d36:	4908      	ldr	r1, [pc, #32]	; (8001d58 <__NVIC_SetPriority+0x50>)
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	f003 030f 	and.w	r3, r3, #15
 8001d3e:	3b04      	subs	r3, #4
 8001d40:	0112      	lsls	r2, r2, #4
 8001d42:	b2d2      	uxtb	r2, r2
 8001d44:	440b      	add	r3, r1
 8001d46:	761a      	strb	r2, [r3, #24]
}
 8001d48:	bf00      	nop
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	e000e100 	.word	0xe000e100
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b089      	sub	sp, #36	; 0x24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f003 0307 	and.w	r3, r3, #7
 8001d6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	f1c3 0307 	rsb	r3, r3, #7
 8001d76:	2b04      	cmp	r3, #4
 8001d78:	bf28      	it	cs
 8001d7a:	2304      	movcs	r3, #4
 8001d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	3304      	adds	r3, #4
 8001d82:	2b06      	cmp	r3, #6
 8001d84:	d902      	bls.n	8001d8c <NVIC_EncodePriority+0x30>
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	3b03      	subs	r3, #3
 8001d8a:	e000      	b.n	8001d8e <NVIC_EncodePriority+0x32>
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d90:	f04f 32ff 	mov.w	r2, #4294967295
 8001d94:	69bb      	ldr	r3, [r7, #24]
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	43da      	mvns	r2, r3
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	401a      	ands	r2, r3
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001da4:	f04f 31ff 	mov.w	r1, #4294967295
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	fa01 f303 	lsl.w	r3, r1, r3
 8001dae:	43d9      	mvns	r1, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001db4:	4313      	orrs	r3, r2
         );
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3724      	adds	r7, #36	; 0x24
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
	...

08001dc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dd4:	d301      	bcc.n	8001dda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e00f      	b.n	8001dfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dda:	4a0a      	ldr	r2, [pc, #40]	; (8001e04 <SysTick_Config+0x40>)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	3b01      	subs	r3, #1
 8001de0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001de2:	210f      	movs	r1, #15
 8001de4:	f04f 30ff 	mov.w	r0, #4294967295
 8001de8:	f7ff ff8e 	bl	8001d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dec:	4b05      	ldr	r3, [pc, #20]	; (8001e04 <SysTick_Config+0x40>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001df2:	4b04      	ldr	r3, [pc, #16]	; (8001e04 <SysTick_Config+0x40>)
 8001df4:	2207      	movs	r2, #7
 8001df6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	e000e010 	.word	0xe000e010

08001e08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f7ff ff29 	bl	8001c68 <__NVIC_SetPriorityGrouping>
}
 8001e16:	bf00      	nop
 8001e18:	3708      	adds	r7, #8
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b086      	sub	sp, #24
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	4603      	mov	r3, r0
 8001e26:	60b9      	str	r1, [r7, #8]
 8001e28:	607a      	str	r2, [r7, #4]
 8001e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e30:	f7ff ff3e 	bl	8001cb0 <__NVIC_GetPriorityGrouping>
 8001e34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	68b9      	ldr	r1, [r7, #8]
 8001e3a:	6978      	ldr	r0, [r7, #20]
 8001e3c:	f7ff ff8e 	bl	8001d5c <NVIC_EncodePriority>
 8001e40:	4602      	mov	r2, r0
 8001e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e46:	4611      	mov	r1, r2
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff ff5d 	bl	8001d08 <__NVIC_SetPriority>
}
 8001e4e:	bf00      	nop
 8001e50:	3718      	adds	r7, #24
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b082      	sub	sp, #8
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff ff31 	bl	8001ccc <__NVIC_EnableIRQ>
}
 8001e6a:	bf00      	nop
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b082      	sub	sp, #8
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f7ff ffa2 	bl	8001dc4 <SysTick_Config>
 8001e80:	4603      	mov	r3, r0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b083      	sub	sp, #12
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d004      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2280      	movs	r2, #128	; 0x80
 8001ea2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e00c      	b.n	8001ec2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2205      	movs	r2, #5
 8001eac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f022 0201 	bic.w	r2, r2, #1
 8001ebe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
	...

08001ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b089      	sub	sp, #36	; 0x24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001eda:	2300      	movs	r3, #0
 8001edc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61fb      	str	r3, [r7, #28]
 8001eea:	e159      	b.n	80021a0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001eec:	2201      	movs	r2, #1
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	697a      	ldr	r2, [r7, #20]
 8001efc:	4013      	ands	r3, r2
 8001efe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	f040 8148 	bne.w	800219a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d00b      	beq.n	8001f2a <HAL_GPIO_Init+0x5a>
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d007      	beq.n	8001f2a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f1e:	2b11      	cmp	r3, #17
 8001f20:	d003      	beq.n	8001f2a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	2b12      	cmp	r3, #18
 8001f28:	d130      	bne.n	8001f8c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	2203      	movs	r2, #3
 8001f36:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3a:	43db      	mvns	r3, r3
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	68da      	ldr	r2, [r3, #12]
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4e:	69ba      	ldr	r2, [r7, #24]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f60:	2201      	movs	r2, #1
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	fa02 f303 	lsl.w	r3, r2, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	091b      	lsrs	r3, r3, #4
 8001f76:	f003 0201 	and.w	r2, r3, #1
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	2203      	movs	r2, #3
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	689a      	ldr	r2, [r3, #8]
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	69ba      	ldr	r2, [r7, #24]
 8001fba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d003      	beq.n	8001fcc <HAL_GPIO_Init+0xfc>
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	2b12      	cmp	r3, #18
 8001fca:	d123      	bne.n	8002014 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	08da      	lsrs	r2, r3, #3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3208      	adds	r2, #8
 8001fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	f003 0307 	and.w	r3, r3, #7
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	220f      	movs	r2, #15
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	43db      	mvns	r3, r3
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	4013      	ands	r3, r2
 8001fee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	691a      	ldr	r2, [r3, #16]
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	f003 0307 	and.w	r3, r3, #7
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	69ba      	ldr	r2, [r7, #24]
 8002002:	4313      	orrs	r3, r2
 8002004:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	08da      	lsrs	r2, r3, #3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	3208      	adds	r2, #8
 800200e:	69b9      	ldr	r1, [r7, #24]
 8002010:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	2203      	movs	r2, #3
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	43db      	mvns	r3, r3
 8002026:	69ba      	ldr	r2, [r7, #24]
 8002028:	4013      	ands	r3, r2
 800202a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f003 0203 	and.w	r2, r3, #3
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	4313      	orrs	r3, r2
 8002040:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	69ba      	ldr	r2, [r7, #24]
 8002046:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002050:	2b00      	cmp	r3, #0
 8002052:	f000 80a2 	beq.w	800219a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	60fb      	str	r3, [r7, #12]
 800205a:	4b56      	ldr	r3, [pc, #344]	; (80021b4 <HAL_GPIO_Init+0x2e4>)
 800205c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205e:	4a55      	ldr	r2, [pc, #340]	; (80021b4 <HAL_GPIO_Init+0x2e4>)
 8002060:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002064:	6453      	str	r3, [r2, #68]	; 0x44
 8002066:	4b53      	ldr	r3, [pc, #332]	; (80021b4 <HAL_GPIO_Init+0x2e4>)
 8002068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002072:	4a51      	ldr	r2, [pc, #324]	; (80021b8 <HAL_GPIO_Init+0x2e8>)
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	089b      	lsrs	r3, r3, #2
 8002078:	3302      	adds	r3, #2
 800207a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800207e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	f003 0303 	and.w	r3, r3, #3
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	220f      	movs	r2, #15
 800208a:	fa02 f303 	lsl.w	r3, r2, r3
 800208e:	43db      	mvns	r3, r3
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	4013      	ands	r3, r2
 8002094:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a48      	ldr	r2, [pc, #288]	; (80021bc <HAL_GPIO_Init+0x2ec>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d019      	beq.n	80020d2 <HAL_GPIO_Init+0x202>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a47      	ldr	r2, [pc, #284]	; (80021c0 <HAL_GPIO_Init+0x2f0>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d013      	beq.n	80020ce <HAL_GPIO_Init+0x1fe>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a46      	ldr	r2, [pc, #280]	; (80021c4 <HAL_GPIO_Init+0x2f4>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d00d      	beq.n	80020ca <HAL_GPIO_Init+0x1fa>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a45      	ldr	r2, [pc, #276]	; (80021c8 <HAL_GPIO_Init+0x2f8>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d007      	beq.n	80020c6 <HAL_GPIO_Init+0x1f6>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a44      	ldr	r2, [pc, #272]	; (80021cc <HAL_GPIO_Init+0x2fc>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d101      	bne.n	80020c2 <HAL_GPIO_Init+0x1f2>
 80020be:	2304      	movs	r3, #4
 80020c0:	e008      	b.n	80020d4 <HAL_GPIO_Init+0x204>
 80020c2:	2307      	movs	r3, #7
 80020c4:	e006      	b.n	80020d4 <HAL_GPIO_Init+0x204>
 80020c6:	2303      	movs	r3, #3
 80020c8:	e004      	b.n	80020d4 <HAL_GPIO_Init+0x204>
 80020ca:	2302      	movs	r3, #2
 80020cc:	e002      	b.n	80020d4 <HAL_GPIO_Init+0x204>
 80020ce:	2301      	movs	r3, #1
 80020d0:	e000      	b.n	80020d4 <HAL_GPIO_Init+0x204>
 80020d2:	2300      	movs	r3, #0
 80020d4:	69fa      	ldr	r2, [r7, #28]
 80020d6:	f002 0203 	and.w	r2, r2, #3
 80020da:	0092      	lsls	r2, r2, #2
 80020dc:	4093      	lsls	r3, r2
 80020de:	69ba      	ldr	r2, [r7, #24]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020e4:	4934      	ldr	r1, [pc, #208]	; (80021b8 <HAL_GPIO_Init+0x2e8>)
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	089b      	lsrs	r3, r3, #2
 80020ea:	3302      	adds	r3, #2
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020f2:	4b37      	ldr	r3, [pc, #220]	; (80021d0 <HAL_GPIO_Init+0x300>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	43db      	mvns	r3, r3
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	4013      	ands	r3, r2
 8002100:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d003      	beq.n	8002116 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	4313      	orrs	r3, r2
 8002114:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002116:	4a2e      	ldr	r2, [pc, #184]	; (80021d0 <HAL_GPIO_Init+0x300>)
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800211c:	4b2c      	ldr	r3, [pc, #176]	; (80021d0 <HAL_GPIO_Init+0x300>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	43db      	mvns	r3, r3
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	4013      	ands	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d003      	beq.n	8002140 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	4313      	orrs	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002140:	4a23      	ldr	r2, [pc, #140]	; (80021d0 <HAL_GPIO_Init+0x300>)
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002146:	4b22      	ldr	r3, [pc, #136]	; (80021d0 <HAL_GPIO_Init+0x300>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	43db      	mvns	r3, r3
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	4013      	ands	r3, r2
 8002154:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	4313      	orrs	r3, r2
 8002168:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800216a:	4a19      	ldr	r2, [pc, #100]	; (80021d0 <HAL_GPIO_Init+0x300>)
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002170:	4b17      	ldr	r3, [pc, #92]	; (80021d0 <HAL_GPIO_Init+0x300>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	43db      	mvns	r3, r3
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	4013      	ands	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d003      	beq.n	8002194 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	4313      	orrs	r3, r2
 8002192:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002194:	4a0e      	ldr	r2, [pc, #56]	; (80021d0 <HAL_GPIO_Init+0x300>)
 8002196:	69bb      	ldr	r3, [r7, #24]
 8002198:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	3301      	adds	r3, #1
 800219e:	61fb      	str	r3, [r7, #28]
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	2b0f      	cmp	r3, #15
 80021a4:	f67f aea2 	bls.w	8001eec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80021a8:	bf00      	nop
 80021aa:	3724      	adds	r7, #36	; 0x24
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr
 80021b4:	40023800 	.word	0x40023800
 80021b8:	40013800 	.word	0x40013800
 80021bc:	40020000 	.word	0x40020000
 80021c0:	40020400 	.word	0x40020400
 80021c4:	40020800 	.word	0x40020800
 80021c8:	40020c00 	.word	0x40020c00
 80021cc:	40021000 	.word	0x40021000
 80021d0:	40013c00 	.word	0x40013c00

080021d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	460b      	mov	r3, r1
 80021de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	691a      	ldr	r2, [r3, #16]
 80021e4:	887b      	ldrh	r3, [r7, #2]
 80021e6:	4013      	ands	r3, r2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d002      	beq.n	80021f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80021ec:	2301      	movs	r3, #1
 80021ee:	73fb      	strb	r3, [r7, #15]
 80021f0:	e001      	b.n	80021f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021f2:	2300      	movs	r3, #0
 80021f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3714      	adds	r7, #20
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	460b      	mov	r3, r1
 800220e:	807b      	strh	r3, [r7, #2]
 8002210:	4613      	mov	r3, r2
 8002212:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002214:	787b      	ldrb	r3, [r7, #1]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d003      	beq.n	8002222 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800221a:	887a      	ldrh	r2, [r7, #2]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002220:	e003      	b.n	800222a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002222:	887b      	ldrh	r3, [r7, #2]
 8002224:	041a      	lsls	r2, r3, #16
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	619a      	str	r2, [r3, #24]
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
	...

08002238 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e25b      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0301 	and.w	r3, r3, #1
 8002252:	2b00      	cmp	r3, #0
 8002254:	d075      	beq.n	8002342 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002256:	4ba3      	ldr	r3, [pc, #652]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f003 030c 	and.w	r3, r3, #12
 800225e:	2b04      	cmp	r3, #4
 8002260:	d00c      	beq.n	800227c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002262:	4ba0      	ldr	r3, [pc, #640]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800226a:	2b08      	cmp	r3, #8
 800226c:	d112      	bne.n	8002294 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800226e:	4b9d      	ldr	r3, [pc, #628]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002276:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800227a:	d10b      	bne.n	8002294 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800227c:	4b99      	ldr	r3, [pc, #612]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d05b      	beq.n	8002340 <HAL_RCC_OscConfig+0x108>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d157      	bne.n	8002340 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e236      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800229c:	d106      	bne.n	80022ac <HAL_RCC_OscConfig+0x74>
 800229e:	4b91      	ldr	r3, [pc, #580]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a90      	ldr	r2, [pc, #576]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80022a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022a8:	6013      	str	r3, [r2, #0]
 80022aa:	e01d      	b.n	80022e8 <HAL_RCC_OscConfig+0xb0>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022b4:	d10c      	bne.n	80022d0 <HAL_RCC_OscConfig+0x98>
 80022b6:	4b8b      	ldr	r3, [pc, #556]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a8a      	ldr	r2, [pc, #552]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80022bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022c0:	6013      	str	r3, [r2, #0]
 80022c2:	4b88      	ldr	r3, [pc, #544]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a87      	ldr	r2, [pc, #540]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80022c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022cc:	6013      	str	r3, [r2, #0]
 80022ce:	e00b      	b.n	80022e8 <HAL_RCC_OscConfig+0xb0>
 80022d0:	4b84      	ldr	r3, [pc, #528]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a83      	ldr	r2, [pc, #524]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80022d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022da:	6013      	str	r3, [r2, #0]
 80022dc:	4b81      	ldr	r3, [pc, #516]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a80      	ldr	r2, [pc, #512]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80022e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d013      	beq.n	8002318 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f0:	f7ff fc8c 	bl	8001c0c <HAL_GetTick>
 80022f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022f8:	f7ff fc88 	bl	8001c0c <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b64      	cmp	r3, #100	; 0x64
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e1fb      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800230a:	4b76      	ldr	r3, [pc, #472]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d0f0      	beq.n	80022f8 <HAL_RCC_OscConfig+0xc0>
 8002316:	e014      	b.n	8002342 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002318:	f7ff fc78 	bl	8001c0c <HAL_GetTick>
 800231c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800231e:	e008      	b.n	8002332 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002320:	f7ff fc74 	bl	8001c0c <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	2b64      	cmp	r3, #100	; 0x64
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e1e7      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002332:	4b6c      	ldr	r3, [pc, #432]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d1f0      	bne.n	8002320 <HAL_RCC_OscConfig+0xe8>
 800233e:	e000      	b.n	8002342 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002340:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d063      	beq.n	8002416 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800234e:	4b65      	ldr	r3, [pc, #404]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	f003 030c 	and.w	r3, r3, #12
 8002356:	2b00      	cmp	r3, #0
 8002358:	d00b      	beq.n	8002372 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800235a:	4b62      	ldr	r3, [pc, #392]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002362:	2b08      	cmp	r3, #8
 8002364:	d11c      	bne.n	80023a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002366:	4b5f      	ldr	r3, [pc, #380]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d116      	bne.n	80023a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002372:	4b5c      	ldr	r3, [pc, #368]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0302 	and.w	r3, r3, #2
 800237a:	2b00      	cmp	r3, #0
 800237c:	d005      	beq.n	800238a <HAL_RCC_OscConfig+0x152>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	2b01      	cmp	r3, #1
 8002384:	d001      	beq.n	800238a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e1bb      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800238a:	4b56      	ldr	r3, [pc, #344]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	00db      	lsls	r3, r3, #3
 8002398:	4952      	ldr	r1, [pc, #328]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 800239a:	4313      	orrs	r3, r2
 800239c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800239e:	e03a      	b.n	8002416 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d020      	beq.n	80023ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023a8:	4b4f      	ldr	r3, [pc, #316]	; (80024e8 <HAL_RCC_OscConfig+0x2b0>)
 80023aa:	2201      	movs	r2, #1
 80023ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ae:	f7ff fc2d 	bl	8001c0c <HAL_GetTick>
 80023b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b4:	e008      	b.n	80023c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023b6:	f7ff fc29 	bl	8001c0c <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d901      	bls.n	80023c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e19c      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c8:	4b46      	ldr	r3, [pc, #280]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0302 	and.w	r3, r3, #2
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d0f0      	beq.n	80023b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023d4:	4b43      	ldr	r3, [pc, #268]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	00db      	lsls	r3, r3, #3
 80023e2:	4940      	ldr	r1, [pc, #256]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80023e4:	4313      	orrs	r3, r2
 80023e6:	600b      	str	r3, [r1, #0]
 80023e8:	e015      	b.n	8002416 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023ea:	4b3f      	ldr	r3, [pc, #252]	; (80024e8 <HAL_RCC_OscConfig+0x2b0>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f0:	f7ff fc0c 	bl	8001c0c <HAL_GetTick>
 80023f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023f8:	f7ff fc08 	bl	8001c0c <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b02      	cmp	r3, #2
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e17b      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800240a:	4b36      	ldr	r3, [pc, #216]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1f0      	bne.n	80023f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0308 	and.w	r3, r3, #8
 800241e:	2b00      	cmp	r3, #0
 8002420:	d030      	beq.n	8002484 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	695b      	ldr	r3, [r3, #20]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d016      	beq.n	8002458 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800242a:	4b30      	ldr	r3, [pc, #192]	; (80024ec <HAL_RCC_OscConfig+0x2b4>)
 800242c:	2201      	movs	r2, #1
 800242e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002430:	f7ff fbec 	bl	8001c0c <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002438:	f7ff fbe8 	bl	8001c0c <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e15b      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800244a:	4b26      	ldr	r3, [pc, #152]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 800244c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800244e:	f003 0302 	and.w	r3, r3, #2
 8002452:	2b00      	cmp	r3, #0
 8002454:	d0f0      	beq.n	8002438 <HAL_RCC_OscConfig+0x200>
 8002456:	e015      	b.n	8002484 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002458:	4b24      	ldr	r3, [pc, #144]	; (80024ec <HAL_RCC_OscConfig+0x2b4>)
 800245a:	2200      	movs	r2, #0
 800245c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800245e:	f7ff fbd5 	bl	8001c0c <HAL_GetTick>
 8002462:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002466:	f7ff fbd1 	bl	8001c0c <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e144      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002478:	4b1a      	ldr	r3, [pc, #104]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 800247a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800247c:	f003 0302 	and.w	r3, r3, #2
 8002480:	2b00      	cmp	r3, #0
 8002482:	d1f0      	bne.n	8002466 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0304 	and.w	r3, r3, #4
 800248c:	2b00      	cmp	r3, #0
 800248e:	f000 80a0 	beq.w	80025d2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002492:	2300      	movs	r3, #0
 8002494:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002496:	4b13      	ldr	r3, [pc, #76]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 8002498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10f      	bne.n	80024c2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024a2:	2300      	movs	r3, #0
 80024a4:	60bb      	str	r3, [r7, #8]
 80024a6:	4b0f      	ldr	r3, [pc, #60]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80024a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024aa:	4a0e      	ldr	r2, [pc, #56]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80024ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024b0:	6413      	str	r3, [r2, #64]	; 0x40
 80024b2:	4b0c      	ldr	r3, [pc, #48]	; (80024e4 <HAL_RCC_OscConfig+0x2ac>)
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ba:	60bb      	str	r3, [r7, #8]
 80024bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024be:	2301      	movs	r3, #1
 80024c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024c2:	4b0b      	ldr	r3, [pc, #44]	; (80024f0 <HAL_RCC_OscConfig+0x2b8>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d121      	bne.n	8002512 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ce:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <HAL_RCC_OscConfig+0x2b8>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a07      	ldr	r2, [pc, #28]	; (80024f0 <HAL_RCC_OscConfig+0x2b8>)
 80024d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024da:	f7ff fb97 	bl	8001c0c <HAL_GetTick>
 80024de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e0:	e011      	b.n	8002506 <HAL_RCC_OscConfig+0x2ce>
 80024e2:	bf00      	nop
 80024e4:	40023800 	.word	0x40023800
 80024e8:	42470000 	.word	0x42470000
 80024ec:	42470e80 	.word	0x42470e80
 80024f0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024f4:	f7ff fb8a 	bl	8001c0c <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d901      	bls.n	8002506 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e0fd      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002506:	4b81      	ldr	r3, [pc, #516]	; (800270c <HAL_RCC_OscConfig+0x4d4>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800250e:	2b00      	cmp	r3, #0
 8002510:	d0f0      	beq.n	80024f4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	2b01      	cmp	r3, #1
 8002518:	d106      	bne.n	8002528 <HAL_RCC_OscConfig+0x2f0>
 800251a:	4b7d      	ldr	r3, [pc, #500]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 800251c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800251e:	4a7c      	ldr	r2, [pc, #496]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 8002520:	f043 0301 	orr.w	r3, r3, #1
 8002524:	6713      	str	r3, [r2, #112]	; 0x70
 8002526:	e01c      	b.n	8002562 <HAL_RCC_OscConfig+0x32a>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	2b05      	cmp	r3, #5
 800252e:	d10c      	bne.n	800254a <HAL_RCC_OscConfig+0x312>
 8002530:	4b77      	ldr	r3, [pc, #476]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 8002532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002534:	4a76      	ldr	r2, [pc, #472]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 8002536:	f043 0304 	orr.w	r3, r3, #4
 800253a:	6713      	str	r3, [r2, #112]	; 0x70
 800253c:	4b74      	ldr	r3, [pc, #464]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 800253e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002540:	4a73      	ldr	r2, [pc, #460]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 8002542:	f043 0301 	orr.w	r3, r3, #1
 8002546:	6713      	str	r3, [r2, #112]	; 0x70
 8002548:	e00b      	b.n	8002562 <HAL_RCC_OscConfig+0x32a>
 800254a:	4b71      	ldr	r3, [pc, #452]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 800254c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800254e:	4a70      	ldr	r2, [pc, #448]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 8002550:	f023 0301 	bic.w	r3, r3, #1
 8002554:	6713      	str	r3, [r2, #112]	; 0x70
 8002556:	4b6e      	ldr	r3, [pc, #440]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 8002558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800255a:	4a6d      	ldr	r2, [pc, #436]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 800255c:	f023 0304 	bic.w	r3, r3, #4
 8002560:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d015      	beq.n	8002596 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800256a:	f7ff fb4f 	bl	8001c0c <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002570:	e00a      	b.n	8002588 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002572:	f7ff fb4b 	bl	8001c0c <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002580:	4293      	cmp	r3, r2
 8002582:	d901      	bls.n	8002588 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002584:	2303      	movs	r3, #3
 8002586:	e0bc      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002588:	4b61      	ldr	r3, [pc, #388]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 800258a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800258c:	f003 0302 	and.w	r3, r3, #2
 8002590:	2b00      	cmp	r3, #0
 8002592:	d0ee      	beq.n	8002572 <HAL_RCC_OscConfig+0x33a>
 8002594:	e014      	b.n	80025c0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002596:	f7ff fb39 	bl	8001c0c <HAL_GetTick>
 800259a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800259c:	e00a      	b.n	80025b4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800259e:	f7ff fb35 	bl	8001c0c <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d901      	bls.n	80025b4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e0a6      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025b4:	4b56      	ldr	r3, [pc, #344]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 80025b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1ee      	bne.n	800259e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025c0:	7dfb      	ldrb	r3, [r7, #23]
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d105      	bne.n	80025d2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025c6:	4b52      	ldr	r3, [pc, #328]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 80025c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ca:	4a51      	ldr	r2, [pc, #324]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 80025cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025d0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f000 8092 	beq.w	8002700 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025dc:	4b4c      	ldr	r3, [pc, #304]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	f003 030c 	and.w	r3, r3, #12
 80025e4:	2b08      	cmp	r3, #8
 80025e6:	d05c      	beq.n	80026a2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d141      	bne.n	8002674 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025f0:	4b48      	ldr	r3, [pc, #288]	; (8002714 <HAL_RCC_OscConfig+0x4dc>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f6:	f7ff fb09 	bl	8001c0c <HAL_GetTick>
 80025fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025fc:	e008      	b.n	8002610 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025fe:	f7ff fb05 	bl	8001c0c <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	2b02      	cmp	r3, #2
 800260a:	d901      	bls.n	8002610 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e078      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002610:	4b3f      	ldr	r3, [pc, #252]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d1f0      	bne.n	80025fe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	69da      	ldr	r2, [r3, #28]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a1b      	ldr	r3, [r3, #32]
 8002624:	431a      	orrs	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800262a:	019b      	lsls	r3, r3, #6
 800262c:	431a      	orrs	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002632:	085b      	lsrs	r3, r3, #1
 8002634:	3b01      	subs	r3, #1
 8002636:	041b      	lsls	r3, r3, #16
 8002638:	431a      	orrs	r2, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800263e:	061b      	lsls	r3, r3, #24
 8002640:	4933      	ldr	r1, [pc, #204]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 8002642:	4313      	orrs	r3, r2
 8002644:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002646:	4b33      	ldr	r3, [pc, #204]	; (8002714 <HAL_RCC_OscConfig+0x4dc>)
 8002648:	2201      	movs	r2, #1
 800264a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264c:	f7ff fade 	bl	8001c0c <HAL_GetTick>
 8002650:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002654:	f7ff fada 	bl	8001c0c <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e04d      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002666:	4b2a      	ldr	r3, [pc, #168]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0f0      	beq.n	8002654 <HAL_RCC_OscConfig+0x41c>
 8002672:	e045      	b.n	8002700 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002674:	4b27      	ldr	r3, [pc, #156]	; (8002714 <HAL_RCC_OscConfig+0x4dc>)
 8002676:	2200      	movs	r2, #0
 8002678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800267a:	f7ff fac7 	bl	8001c0c <HAL_GetTick>
 800267e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002680:	e008      	b.n	8002694 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002682:	f7ff fac3 	bl	8001c0c <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	2b02      	cmp	r3, #2
 800268e:	d901      	bls.n	8002694 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002690:	2303      	movs	r3, #3
 8002692:	e036      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002694:	4b1e      	ldr	r3, [pc, #120]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d1f0      	bne.n	8002682 <HAL_RCC_OscConfig+0x44a>
 80026a0:	e02e      	b.n	8002700 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	699b      	ldr	r3, [r3, #24]
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d101      	bne.n	80026ae <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e029      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026ae:	4b18      	ldr	r3, [pc, #96]	; (8002710 <HAL_RCC_OscConfig+0x4d8>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	69db      	ldr	r3, [r3, #28]
 80026be:	429a      	cmp	r2, r3
 80026c0:	d11c      	bne.n	80026fc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d115      	bne.n	80026fc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80026d0:	68fa      	ldr	r2, [r7, #12]
 80026d2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80026d6:	4013      	ands	r3, r2
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026dc:	4293      	cmp	r3, r2
 80026de:	d10d      	bne.n	80026fc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d106      	bne.n	80026fc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d001      	beq.n	8002700 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e000      	b.n	8002702 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3718      	adds	r7, #24
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40007000 	.word	0x40007000
 8002710:	40023800 	.word	0x40023800
 8002714:	42470060 	.word	0x42470060

08002718 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d101      	bne.n	800272c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e0cc      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800272c:	4b68      	ldr	r3, [pc, #416]	; (80028d0 <HAL_RCC_ClockConfig+0x1b8>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 030f 	and.w	r3, r3, #15
 8002734:	683a      	ldr	r2, [r7, #0]
 8002736:	429a      	cmp	r2, r3
 8002738:	d90c      	bls.n	8002754 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800273a:	4b65      	ldr	r3, [pc, #404]	; (80028d0 <HAL_RCC_ClockConfig+0x1b8>)
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	b2d2      	uxtb	r2, r2
 8002740:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002742:	4b63      	ldr	r3, [pc, #396]	; (80028d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 030f 	and.w	r3, r3, #15
 800274a:	683a      	ldr	r2, [r7, #0]
 800274c:	429a      	cmp	r2, r3
 800274e:	d001      	beq.n	8002754 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e0b8      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d020      	beq.n	80027a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0304 	and.w	r3, r3, #4
 8002768:	2b00      	cmp	r3, #0
 800276a:	d005      	beq.n	8002778 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800276c:	4b59      	ldr	r3, [pc, #356]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	4a58      	ldr	r2, [pc, #352]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002772:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002776:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0308 	and.w	r3, r3, #8
 8002780:	2b00      	cmp	r3, #0
 8002782:	d005      	beq.n	8002790 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002784:	4b53      	ldr	r3, [pc, #332]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	4a52      	ldr	r2, [pc, #328]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800278a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800278e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002790:	4b50      	ldr	r3, [pc, #320]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	494d      	ldr	r1, [pc, #308]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800279e:	4313      	orrs	r3, r2
 80027a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d044      	beq.n	8002838 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d107      	bne.n	80027c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027b6:	4b47      	ldr	r3, [pc, #284]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d119      	bne.n	80027f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e07f      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d003      	beq.n	80027d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027d2:	2b03      	cmp	r3, #3
 80027d4:	d107      	bne.n	80027e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027d6:	4b3f      	ldr	r3, [pc, #252]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d109      	bne.n	80027f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e06f      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e6:	4b3b      	ldr	r3, [pc, #236]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e067      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027f6:	4b37      	ldr	r3, [pc, #220]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f023 0203 	bic.w	r2, r3, #3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	4934      	ldr	r1, [pc, #208]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002804:	4313      	orrs	r3, r2
 8002806:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002808:	f7ff fa00 	bl	8001c0c <HAL_GetTick>
 800280c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800280e:	e00a      	b.n	8002826 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002810:	f7ff f9fc 	bl	8001c0c <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	f241 3288 	movw	r2, #5000	; 0x1388
 800281e:	4293      	cmp	r3, r2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e04f      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002826:	4b2b      	ldr	r3, [pc, #172]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f003 020c 	and.w	r2, r3, #12
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	429a      	cmp	r2, r3
 8002836:	d1eb      	bne.n	8002810 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002838:	4b25      	ldr	r3, [pc, #148]	; (80028d0 <HAL_RCC_ClockConfig+0x1b8>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 030f 	and.w	r3, r3, #15
 8002840:	683a      	ldr	r2, [r7, #0]
 8002842:	429a      	cmp	r2, r3
 8002844:	d20c      	bcs.n	8002860 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002846:	4b22      	ldr	r3, [pc, #136]	; (80028d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002848:	683a      	ldr	r2, [r7, #0]
 800284a:	b2d2      	uxtb	r2, r2
 800284c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800284e:	4b20      	ldr	r3, [pc, #128]	; (80028d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	429a      	cmp	r2, r3
 800285a:	d001      	beq.n	8002860 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e032      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0304 	and.w	r3, r3, #4
 8002868:	2b00      	cmp	r3, #0
 800286a:	d008      	beq.n	800287e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800286c:	4b19      	ldr	r3, [pc, #100]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	4916      	ldr	r1, [pc, #88]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800287a:	4313      	orrs	r3, r2
 800287c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d009      	beq.n	800289e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800288a:	4b12      	ldr	r3, [pc, #72]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	00db      	lsls	r3, r3, #3
 8002898:	490e      	ldr	r1, [pc, #56]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800289a:	4313      	orrs	r3, r2
 800289c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800289e:	f000 f821 	bl	80028e4 <HAL_RCC_GetSysClockFreq>
 80028a2:	4601      	mov	r1, r0
 80028a4:	4b0b      	ldr	r3, [pc, #44]	; (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	091b      	lsrs	r3, r3, #4
 80028aa:	f003 030f 	and.w	r3, r3, #15
 80028ae:	4a0a      	ldr	r2, [pc, #40]	; (80028d8 <HAL_RCC_ClockConfig+0x1c0>)
 80028b0:	5cd3      	ldrb	r3, [r2, r3]
 80028b2:	fa21 f303 	lsr.w	r3, r1, r3
 80028b6:	4a09      	ldr	r2, [pc, #36]	; (80028dc <HAL_RCC_ClockConfig+0x1c4>)
 80028b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80028ba:	4b09      	ldr	r3, [pc, #36]	; (80028e0 <HAL_RCC_ClockConfig+0x1c8>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff f960 	bl	8001b84 <HAL_InitTick>

  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	40023c00 	.word	0x40023c00
 80028d4:	40023800 	.word	0x40023800
 80028d8:	08005784 	.word	0x08005784
 80028dc:	20000f6c 	.word	0x20000f6c
 80028e0:	20000f70 	.word	0x20000f70

080028e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	607b      	str	r3, [r7, #4]
 80028ee:	2300      	movs	r3, #0
 80028f0:	60fb      	str	r3, [r7, #12]
 80028f2:	2300      	movs	r3, #0
 80028f4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80028f6:	2300      	movs	r3, #0
 80028f8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028fa:	4b63      	ldr	r3, [pc, #396]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f003 030c 	and.w	r3, r3, #12
 8002902:	2b04      	cmp	r3, #4
 8002904:	d007      	beq.n	8002916 <HAL_RCC_GetSysClockFreq+0x32>
 8002906:	2b08      	cmp	r3, #8
 8002908:	d008      	beq.n	800291c <HAL_RCC_GetSysClockFreq+0x38>
 800290a:	2b00      	cmp	r3, #0
 800290c:	f040 80b4 	bne.w	8002a78 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002910:	4b5e      	ldr	r3, [pc, #376]	; (8002a8c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002912:	60bb      	str	r3, [r7, #8]
       break;
 8002914:	e0b3      	b.n	8002a7e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002916:	4b5e      	ldr	r3, [pc, #376]	; (8002a90 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002918:	60bb      	str	r3, [r7, #8]
      break;
 800291a:	e0b0      	b.n	8002a7e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800291c:	4b5a      	ldr	r3, [pc, #360]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002924:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002926:	4b58      	ldr	r3, [pc, #352]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d04a      	beq.n	80029c8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002932:	4b55      	ldr	r3, [pc, #340]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	099b      	lsrs	r3, r3, #6
 8002938:	f04f 0400 	mov.w	r4, #0
 800293c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002940:	f04f 0200 	mov.w	r2, #0
 8002944:	ea03 0501 	and.w	r5, r3, r1
 8002948:	ea04 0602 	and.w	r6, r4, r2
 800294c:	4629      	mov	r1, r5
 800294e:	4632      	mov	r2, r6
 8002950:	f04f 0300 	mov.w	r3, #0
 8002954:	f04f 0400 	mov.w	r4, #0
 8002958:	0154      	lsls	r4, r2, #5
 800295a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800295e:	014b      	lsls	r3, r1, #5
 8002960:	4619      	mov	r1, r3
 8002962:	4622      	mov	r2, r4
 8002964:	1b49      	subs	r1, r1, r5
 8002966:	eb62 0206 	sbc.w	r2, r2, r6
 800296a:	f04f 0300 	mov.w	r3, #0
 800296e:	f04f 0400 	mov.w	r4, #0
 8002972:	0194      	lsls	r4, r2, #6
 8002974:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002978:	018b      	lsls	r3, r1, #6
 800297a:	1a5b      	subs	r3, r3, r1
 800297c:	eb64 0402 	sbc.w	r4, r4, r2
 8002980:	f04f 0100 	mov.w	r1, #0
 8002984:	f04f 0200 	mov.w	r2, #0
 8002988:	00e2      	lsls	r2, r4, #3
 800298a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800298e:	00d9      	lsls	r1, r3, #3
 8002990:	460b      	mov	r3, r1
 8002992:	4614      	mov	r4, r2
 8002994:	195b      	adds	r3, r3, r5
 8002996:	eb44 0406 	adc.w	r4, r4, r6
 800299a:	f04f 0100 	mov.w	r1, #0
 800299e:	f04f 0200 	mov.w	r2, #0
 80029a2:	0262      	lsls	r2, r4, #9
 80029a4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80029a8:	0259      	lsls	r1, r3, #9
 80029aa:	460b      	mov	r3, r1
 80029ac:	4614      	mov	r4, r2
 80029ae:	4618      	mov	r0, r3
 80029b0:	4621      	mov	r1, r4
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f04f 0400 	mov.w	r4, #0
 80029b8:	461a      	mov	r2, r3
 80029ba:	4623      	mov	r3, r4
 80029bc:	f7fd fc60 	bl	8000280 <__aeabi_uldivmod>
 80029c0:	4603      	mov	r3, r0
 80029c2:	460c      	mov	r4, r1
 80029c4:	60fb      	str	r3, [r7, #12]
 80029c6:	e049      	b.n	8002a5c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029c8:	4b2f      	ldr	r3, [pc, #188]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	099b      	lsrs	r3, r3, #6
 80029ce:	f04f 0400 	mov.w	r4, #0
 80029d2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80029d6:	f04f 0200 	mov.w	r2, #0
 80029da:	ea03 0501 	and.w	r5, r3, r1
 80029de:	ea04 0602 	and.w	r6, r4, r2
 80029e2:	4629      	mov	r1, r5
 80029e4:	4632      	mov	r2, r6
 80029e6:	f04f 0300 	mov.w	r3, #0
 80029ea:	f04f 0400 	mov.w	r4, #0
 80029ee:	0154      	lsls	r4, r2, #5
 80029f0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80029f4:	014b      	lsls	r3, r1, #5
 80029f6:	4619      	mov	r1, r3
 80029f8:	4622      	mov	r2, r4
 80029fa:	1b49      	subs	r1, r1, r5
 80029fc:	eb62 0206 	sbc.w	r2, r2, r6
 8002a00:	f04f 0300 	mov.w	r3, #0
 8002a04:	f04f 0400 	mov.w	r4, #0
 8002a08:	0194      	lsls	r4, r2, #6
 8002a0a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002a0e:	018b      	lsls	r3, r1, #6
 8002a10:	1a5b      	subs	r3, r3, r1
 8002a12:	eb64 0402 	sbc.w	r4, r4, r2
 8002a16:	f04f 0100 	mov.w	r1, #0
 8002a1a:	f04f 0200 	mov.w	r2, #0
 8002a1e:	00e2      	lsls	r2, r4, #3
 8002a20:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002a24:	00d9      	lsls	r1, r3, #3
 8002a26:	460b      	mov	r3, r1
 8002a28:	4614      	mov	r4, r2
 8002a2a:	195b      	adds	r3, r3, r5
 8002a2c:	eb44 0406 	adc.w	r4, r4, r6
 8002a30:	f04f 0100 	mov.w	r1, #0
 8002a34:	f04f 0200 	mov.w	r2, #0
 8002a38:	02a2      	lsls	r2, r4, #10
 8002a3a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002a3e:	0299      	lsls	r1, r3, #10
 8002a40:	460b      	mov	r3, r1
 8002a42:	4614      	mov	r4, r2
 8002a44:	4618      	mov	r0, r3
 8002a46:	4621      	mov	r1, r4
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f04f 0400 	mov.w	r4, #0
 8002a4e:	461a      	mov	r2, r3
 8002a50:	4623      	mov	r3, r4
 8002a52:	f7fd fc15 	bl	8000280 <__aeabi_uldivmod>
 8002a56:	4603      	mov	r3, r0
 8002a58:	460c      	mov	r4, r1
 8002a5a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a5c:	4b0a      	ldr	r3, [pc, #40]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	0c1b      	lsrs	r3, r3, #16
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	3301      	adds	r3, #1
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a74:	60bb      	str	r3, [r7, #8]
      break;
 8002a76:	e002      	b.n	8002a7e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a78:	4b04      	ldr	r3, [pc, #16]	; (8002a8c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002a7a:	60bb      	str	r3, [r7, #8]
      break;
 8002a7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a7e:	68bb      	ldr	r3, [r7, #8]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3714      	adds	r7, #20
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a88:	40023800 	.word	0x40023800
 8002a8c:	00f42400 	.word	0x00f42400
 8002a90:	007a1200 	.word	0x007a1200

08002a94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a98:	4b03      	ldr	r3, [pc, #12]	; (8002aa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	20000f6c 	.word	0x20000f6c

08002aac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002ab0:	f7ff fff0 	bl	8002a94 <HAL_RCC_GetHCLKFreq>
 8002ab4:	4601      	mov	r1, r0
 8002ab6:	4b05      	ldr	r3, [pc, #20]	; (8002acc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	0a9b      	lsrs	r3, r3, #10
 8002abc:	f003 0307 	and.w	r3, r3, #7
 8002ac0:	4a03      	ldr	r2, [pc, #12]	; (8002ad0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ac2:	5cd3      	ldrb	r3, [r2, r3]
 8002ac4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	40023800 	.word	0x40023800
 8002ad0:	08005794 	.word	0x08005794

08002ad4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ad8:	f7ff ffdc 	bl	8002a94 <HAL_RCC_GetHCLKFreq>
 8002adc:	4601      	mov	r1, r0
 8002ade:	4b05      	ldr	r3, [pc, #20]	; (8002af4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	0b5b      	lsrs	r3, r3, #13
 8002ae4:	f003 0307 	and.w	r3, r3, #7
 8002ae8:	4a03      	ldr	r2, [pc, #12]	; (8002af8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aea:	5cd3      	ldrb	r3, [r2, r3]
 8002aec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40023800 	.word	0x40023800
 8002af8:	08005794 	.word	0x08005794

08002afc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e01d      	b.n	8002b4a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d106      	bne.n	8002b28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f7fe fef8 	bl	8001918 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3304      	adds	r3, #4
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4610      	mov	r0, r2
 8002b3c:	f000 f9ee 	bl	8002f1c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b082      	sub	sp, #8
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e01d      	b.n	8002ba0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d106      	bne.n	8002b7e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f000 f815 	bl	8002ba8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2202      	movs	r2, #2
 8002b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	3304      	adds	r3, #4
 8002b8e:	4619      	mov	r1, r3
 8002b90:	4610      	mov	r0, r2
 8002b92:	f000 f9c3 	bl	8002f1c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002bb0:	bf00      	nop
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	6839      	ldr	r1, [r7, #0]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f000 fc4a 	bl	8003468 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a10      	ldr	r2, [pc, #64]	; (8002c1c <HAL_TIM_PWM_Start+0x60>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d107      	bne.n	8002bee <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002bec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f003 0307 	and.w	r3, r3, #7
 8002bf8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2b06      	cmp	r3, #6
 8002bfe:	d007      	beq.n	8002c10 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f042 0201 	orr.w	r2, r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	40010000 	.word	0x40010000

08002c20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d101      	bne.n	8002c3a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002c36:	2302      	movs	r3, #2
 8002c38:	e0b4      	b.n	8002da4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2202      	movs	r2, #2
 8002c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2b0c      	cmp	r3, #12
 8002c4e:	f200 809f 	bhi.w	8002d90 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002c52:	a201      	add	r2, pc, #4	; (adr r2, 8002c58 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c58:	08002c8d 	.word	0x08002c8d
 8002c5c:	08002d91 	.word	0x08002d91
 8002c60:	08002d91 	.word	0x08002d91
 8002c64:	08002d91 	.word	0x08002d91
 8002c68:	08002ccd 	.word	0x08002ccd
 8002c6c:	08002d91 	.word	0x08002d91
 8002c70:	08002d91 	.word	0x08002d91
 8002c74:	08002d91 	.word	0x08002d91
 8002c78:	08002d0f 	.word	0x08002d0f
 8002c7c:	08002d91 	.word	0x08002d91
 8002c80:	08002d91 	.word	0x08002d91
 8002c84:	08002d91 	.word	0x08002d91
 8002c88:	08002d4f 	.word	0x08002d4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68b9      	ldr	r1, [r7, #8]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f000 f9c2 	bl	800301c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	699a      	ldr	r2, [r3, #24]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f042 0208 	orr.w	r2, r2, #8
 8002ca6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	699a      	ldr	r2, [r3, #24]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f022 0204 	bic.w	r2, r2, #4
 8002cb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	6999      	ldr	r1, [r3, #24]
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	691a      	ldr	r2, [r3, #16]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	619a      	str	r2, [r3, #24]
      break;
 8002cca:	e062      	b.n	8002d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68b9      	ldr	r1, [r7, #8]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f000 fa08 	bl	80030e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	699a      	ldr	r2, [r3, #24]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ce6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	699a      	ldr	r2, [r3, #24]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6999      	ldr	r1, [r3, #24]
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	691b      	ldr	r3, [r3, #16]
 8002d02:	021a      	lsls	r2, r3, #8
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	619a      	str	r2, [r3, #24]
      break;
 8002d0c:	e041      	b.n	8002d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68b9      	ldr	r1, [r7, #8]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f000 fa53 	bl	80031c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	69da      	ldr	r2, [r3, #28]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f042 0208 	orr.w	r2, r2, #8
 8002d28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	69da      	ldr	r2, [r3, #28]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f022 0204 	bic.w	r2, r2, #4
 8002d38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	69d9      	ldr	r1, [r3, #28]
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	691a      	ldr	r2, [r3, #16]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	61da      	str	r2, [r3, #28]
      break;
 8002d4c:	e021      	b.n	8002d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68b9      	ldr	r1, [r7, #8]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 fa9d 	bl	8003294 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	69da      	ldr	r2, [r3, #28]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	69da      	ldr	r2, [r3, #28]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	69d9      	ldr	r1, [r3, #28]
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	691b      	ldr	r3, [r3, #16]
 8002d84:	021a      	lsls	r2, r3, #8
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	61da      	str	r2, [r3, #28]
      break;
 8002d8e:	e000      	b.n	8002d92 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002d90:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002da2:	2300      	movs	r3, #0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3710      	adds	r7, #16
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d101      	bne.n	8002dc4 <HAL_TIM_ConfigClockSource+0x18>
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	e0a6      	b.n	8002f12 <HAL_TIM_ConfigClockSource+0x166>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2202      	movs	r2, #2
 8002dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002de2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002dea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	68fa      	ldr	r2, [r7, #12]
 8002df2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2b40      	cmp	r3, #64	; 0x40
 8002dfa:	d067      	beq.n	8002ecc <HAL_TIM_ConfigClockSource+0x120>
 8002dfc:	2b40      	cmp	r3, #64	; 0x40
 8002dfe:	d80b      	bhi.n	8002e18 <HAL_TIM_ConfigClockSource+0x6c>
 8002e00:	2b10      	cmp	r3, #16
 8002e02:	d073      	beq.n	8002eec <HAL_TIM_ConfigClockSource+0x140>
 8002e04:	2b10      	cmp	r3, #16
 8002e06:	d802      	bhi.n	8002e0e <HAL_TIM_ConfigClockSource+0x62>
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d06f      	beq.n	8002eec <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002e0c:	e078      	b.n	8002f00 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e0e:	2b20      	cmp	r3, #32
 8002e10:	d06c      	beq.n	8002eec <HAL_TIM_ConfigClockSource+0x140>
 8002e12:	2b30      	cmp	r3, #48	; 0x30
 8002e14:	d06a      	beq.n	8002eec <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002e16:	e073      	b.n	8002f00 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e18:	2b70      	cmp	r3, #112	; 0x70
 8002e1a:	d00d      	beq.n	8002e38 <HAL_TIM_ConfigClockSource+0x8c>
 8002e1c:	2b70      	cmp	r3, #112	; 0x70
 8002e1e:	d804      	bhi.n	8002e2a <HAL_TIM_ConfigClockSource+0x7e>
 8002e20:	2b50      	cmp	r3, #80	; 0x50
 8002e22:	d033      	beq.n	8002e8c <HAL_TIM_ConfigClockSource+0xe0>
 8002e24:	2b60      	cmp	r3, #96	; 0x60
 8002e26:	d041      	beq.n	8002eac <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002e28:	e06a      	b.n	8002f00 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002e2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e2e:	d066      	beq.n	8002efe <HAL_TIM_ConfigClockSource+0x152>
 8002e30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e34:	d017      	beq.n	8002e66 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002e36:	e063      	b.n	8002f00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6818      	ldr	r0, [r3, #0]
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	6899      	ldr	r1, [r3, #8]
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	685a      	ldr	r2, [r3, #4]
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	f000 faee 	bl	8003428 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002e5a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	68fa      	ldr	r2, [r7, #12]
 8002e62:	609a      	str	r2, [r3, #8]
      break;
 8002e64:	e04c      	b.n	8002f00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6818      	ldr	r0, [r3, #0]
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	6899      	ldr	r1, [r3, #8]
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685a      	ldr	r2, [r3, #4]
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	f000 fad7 	bl	8003428 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	689a      	ldr	r2, [r3, #8]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e88:	609a      	str	r2, [r3, #8]
      break;
 8002e8a:	e039      	b.n	8002f00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6818      	ldr	r0, [r3, #0]
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	6859      	ldr	r1, [r3, #4]
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	461a      	mov	r2, r3
 8002e9a:	f000 fa4b 	bl	8003334 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2150      	movs	r1, #80	; 0x50
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f000 faa4 	bl	80033f2 <TIM_ITRx_SetConfig>
      break;
 8002eaa:	e029      	b.n	8002f00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6818      	ldr	r0, [r3, #0]
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	6859      	ldr	r1, [r3, #4]
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	461a      	mov	r2, r3
 8002eba:	f000 fa6a 	bl	8003392 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2160      	movs	r1, #96	; 0x60
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f000 fa94 	bl	80033f2 <TIM_ITRx_SetConfig>
      break;
 8002eca:	e019      	b.n	8002f00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6818      	ldr	r0, [r3, #0]
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	6859      	ldr	r1, [r3, #4]
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	461a      	mov	r2, r3
 8002eda:	f000 fa2b 	bl	8003334 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	2140      	movs	r1, #64	; 0x40
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f000 fa84 	bl	80033f2 <TIM_ITRx_SetConfig>
      break;
 8002eea:	e009      	b.n	8002f00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	4610      	mov	r0, r2
 8002ef8:	f000 fa7b 	bl	80033f2 <TIM_ITRx_SetConfig>
      break;
 8002efc:	e000      	b.n	8002f00 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002efe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
	...

08002f1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	4a34      	ldr	r2, [pc, #208]	; (8003000 <TIM_Base_SetConfig+0xe4>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d00f      	beq.n	8002f54 <TIM_Base_SetConfig+0x38>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f3a:	d00b      	beq.n	8002f54 <TIM_Base_SetConfig+0x38>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4a31      	ldr	r2, [pc, #196]	; (8003004 <TIM_Base_SetConfig+0xe8>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d007      	beq.n	8002f54 <TIM_Base_SetConfig+0x38>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4a30      	ldr	r2, [pc, #192]	; (8003008 <TIM_Base_SetConfig+0xec>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d003      	beq.n	8002f54 <TIM_Base_SetConfig+0x38>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a2f      	ldr	r2, [pc, #188]	; (800300c <TIM_Base_SetConfig+0xf0>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d108      	bne.n	8002f66 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	68fa      	ldr	r2, [r7, #12]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a25      	ldr	r2, [pc, #148]	; (8003000 <TIM_Base_SetConfig+0xe4>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d01b      	beq.n	8002fa6 <TIM_Base_SetConfig+0x8a>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f74:	d017      	beq.n	8002fa6 <TIM_Base_SetConfig+0x8a>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a22      	ldr	r2, [pc, #136]	; (8003004 <TIM_Base_SetConfig+0xe8>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d013      	beq.n	8002fa6 <TIM_Base_SetConfig+0x8a>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a21      	ldr	r2, [pc, #132]	; (8003008 <TIM_Base_SetConfig+0xec>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d00f      	beq.n	8002fa6 <TIM_Base_SetConfig+0x8a>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a20      	ldr	r2, [pc, #128]	; (800300c <TIM_Base_SetConfig+0xf0>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d00b      	beq.n	8002fa6 <TIM_Base_SetConfig+0x8a>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a1f      	ldr	r2, [pc, #124]	; (8003010 <TIM_Base_SetConfig+0xf4>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d007      	beq.n	8002fa6 <TIM_Base_SetConfig+0x8a>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a1e      	ldr	r2, [pc, #120]	; (8003014 <TIM_Base_SetConfig+0xf8>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d003      	beq.n	8002fa6 <TIM_Base_SetConfig+0x8a>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a1d      	ldr	r2, [pc, #116]	; (8003018 <TIM_Base_SetConfig+0xfc>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d108      	bne.n	8002fb8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	695b      	ldr	r3, [r3, #20]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	68fa      	ldr	r2, [r7, #12]
 8002fca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a08      	ldr	r2, [pc, #32]	; (8003000 <TIM_Base_SetConfig+0xe4>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d103      	bne.n	8002fec <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	691a      	ldr	r2, [r3, #16]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	615a      	str	r2, [r3, #20]
}
 8002ff2:	bf00      	nop
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr
 8002ffe:	bf00      	nop
 8003000:	40010000 	.word	0x40010000
 8003004:	40000400 	.word	0x40000400
 8003008:	40000800 	.word	0x40000800
 800300c:	40000c00 	.word	0x40000c00
 8003010:	40014000 	.word	0x40014000
 8003014:	40014400 	.word	0x40014400
 8003018:	40014800 	.word	0x40014800

0800301c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800301c:	b480      	push	{r7}
 800301e:	b087      	sub	sp, #28
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a1b      	ldr	r3, [r3, #32]
 800302a:	f023 0201 	bic.w	r2, r3, #1
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a1b      	ldr	r3, [r3, #32]
 8003036:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800304a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f023 0303 	bic.w	r3, r3, #3
 8003052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	4313      	orrs	r3, r2
 800305c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	f023 0302 	bic.w	r3, r3, #2
 8003064:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	4313      	orrs	r3, r2
 800306e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4a1c      	ldr	r2, [pc, #112]	; (80030e4 <TIM_OC1_SetConfig+0xc8>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d10c      	bne.n	8003092 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	f023 0308 	bic.w	r3, r3, #8
 800307e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	4313      	orrs	r3, r2
 8003088:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f023 0304 	bic.w	r3, r3, #4
 8003090:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a13      	ldr	r2, [pc, #76]	; (80030e4 <TIM_OC1_SetConfig+0xc8>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d111      	bne.n	80030be <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80030a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	699b      	ldr	r3, [r3, #24]
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	68fa      	ldr	r2, [r7, #12]
 80030c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	621a      	str	r2, [r3, #32]
}
 80030d8:	bf00      	nop
 80030da:	371c      	adds	r7, #28
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr
 80030e4:	40010000 	.word	0x40010000

080030e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b087      	sub	sp, #28
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a1b      	ldr	r3, [r3, #32]
 80030f6:	f023 0210 	bic.w	r2, r3, #16
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	699b      	ldr	r3, [r3, #24]
 800310e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003116:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800311e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	021b      	lsls	r3, r3, #8
 8003126:	68fa      	ldr	r2, [r7, #12]
 8003128:	4313      	orrs	r3, r2
 800312a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	f023 0320 	bic.w	r3, r3, #32
 8003132:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	011b      	lsls	r3, r3, #4
 800313a:	697a      	ldr	r2, [r7, #20]
 800313c:	4313      	orrs	r3, r2
 800313e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	4a1e      	ldr	r2, [pc, #120]	; (80031bc <TIM_OC2_SetConfig+0xd4>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d10d      	bne.n	8003164 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800314e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	011b      	lsls	r3, r3, #4
 8003156:	697a      	ldr	r2, [r7, #20]
 8003158:	4313      	orrs	r3, r2
 800315a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003162:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a15      	ldr	r2, [pc, #84]	; (80031bc <TIM_OC2_SetConfig+0xd4>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d113      	bne.n	8003194 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003172:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800317a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	695b      	ldr	r3, [r3, #20]
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	4313      	orrs	r3, r2
 8003192:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	697a      	ldr	r2, [r7, #20]
 80031ac:	621a      	str	r2, [r3, #32]
}
 80031ae:	bf00      	nop
 80031b0:	371c      	adds	r7, #28
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	40010000 	.word	0x40010000

080031c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b087      	sub	sp, #28
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a1b      	ldr	r3, [r3, #32]
 80031ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f023 0303 	bic.w	r3, r3, #3
 80031f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	4313      	orrs	r3, r2
 8003200:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003208:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	021b      	lsls	r3, r3, #8
 8003210:	697a      	ldr	r2, [r7, #20]
 8003212:	4313      	orrs	r3, r2
 8003214:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a1d      	ldr	r2, [pc, #116]	; (8003290 <TIM_OC3_SetConfig+0xd0>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d10d      	bne.n	800323a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003224:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	021b      	lsls	r3, r3, #8
 800322c:	697a      	ldr	r2, [r7, #20]
 800322e:	4313      	orrs	r3, r2
 8003230:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003238:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a14      	ldr	r2, [pc, #80]	; (8003290 <TIM_OC3_SetConfig+0xd0>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d113      	bne.n	800326a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003248:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003250:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	011b      	lsls	r3, r3, #4
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	4313      	orrs	r3, r2
 800325c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	699b      	ldr	r3, [r3, #24]
 8003262:	011b      	lsls	r3, r3, #4
 8003264:	693a      	ldr	r2, [r7, #16]
 8003266:	4313      	orrs	r3, r2
 8003268:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	697a      	ldr	r2, [r7, #20]
 8003282:	621a      	str	r2, [r3, #32]
}
 8003284:	bf00      	nop
 8003286:	371c      	adds	r7, #28
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr
 8003290:	40010000 	.word	0x40010000

08003294 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003294:	b480      	push	{r7}
 8003296:	b087      	sub	sp, #28
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a1b      	ldr	r3, [r3, #32]
 80032a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a1b      	ldr	r3, [r3, #32]
 80032ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	69db      	ldr	r3, [r3, #28]
 80032ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	021b      	lsls	r3, r3, #8
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80032de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	031b      	lsls	r3, r3, #12
 80032e6:	693a      	ldr	r2, [r7, #16]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a10      	ldr	r2, [pc, #64]	; (8003330 <TIM_OC4_SetConfig+0x9c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d109      	bne.n	8003308 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80032fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	019b      	lsls	r3, r3, #6
 8003302:	697a      	ldr	r2, [r7, #20]
 8003304:	4313      	orrs	r3, r2
 8003306:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68fa      	ldr	r2, [r7, #12]
 8003312:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685a      	ldr	r2, [r3, #4]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	621a      	str	r2, [r3, #32]
}
 8003322:	bf00      	nop
 8003324:	371c      	adds	r7, #28
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	40010000 	.word	0x40010000

08003334 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003334:	b480      	push	{r7}
 8003336:	b087      	sub	sp, #28
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6a1b      	ldr	r3, [r3, #32]
 800334a:	f023 0201 	bic.w	r2, r3, #1
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800335e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	693a      	ldr	r2, [r7, #16]
 8003366:	4313      	orrs	r3, r2
 8003368:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f023 030a 	bic.w	r3, r3, #10
 8003370:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003372:	697a      	ldr	r2, [r7, #20]
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	4313      	orrs	r3, r2
 8003378:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	693a      	ldr	r2, [r7, #16]
 800337e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	697a      	ldr	r2, [r7, #20]
 8003384:	621a      	str	r2, [r3, #32]
}
 8003386:	bf00      	nop
 8003388:	371c      	adds	r7, #28
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr

08003392 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003392:	b480      	push	{r7}
 8003394:	b087      	sub	sp, #28
 8003396:	af00      	add	r7, sp, #0
 8003398:	60f8      	str	r0, [r7, #12]
 800339a:	60b9      	str	r1, [r7, #8]
 800339c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	f023 0210 	bic.w	r2, r3, #16
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6a1b      	ldr	r3, [r3, #32]
 80033b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80033bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	031b      	lsls	r3, r3, #12
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80033ce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	011b      	lsls	r3, r3, #4
 80033d4:	693a      	ldr	r2, [r7, #16]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	697a      	ldr	r2, [r7, #20]
 80033de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	693a      	ldr	r2, [r7, #16]
 80033e4:	621a      	str	r2, [r3, #32]
}
 80033e6:	bf00      	nop
 80033e8:	371c      	adds	r7, #28
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr

080033f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b085      	sub	sp, #20
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
 80033fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003408:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	4313      	orrs	r3, r2
 8003410:	f043 0307 	orr.w	r3, r3, #7
 8003414:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	609a      	str	r2, [r3, #8]
}
 800341c:	bf00      	nop
 800341e:	3714      	adds	r7, #20
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003428:	b480      	push	{r7}
 800342a:	b087      	sub	sp, #28
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	607a      	str	r2, [r7, #4]
 8003434:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003442:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	021a      	lsls	r2, r3, #8
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	431a      	orrs	r2, r3
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	4313      	orrs	r3, r2
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	4313      	orrs	r3, r2
 8003454:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	697a      	ldr	r2, [r7, #20]
 800345a:	609a      	str	r2, [r3, #8]
}
 800345c:	bf00      	nop
 800345e:	371c      	adds	r7, #28
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003468:	b480      	push	{r7}
 800346a:	b087      	sub	sp, #28
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	f003 031f 	and.w	r3, r3, #31
 800347a:	2201      	movs	r2, #1
 800347c:	fa02 f303 	lsl.w	r3, r2, r3
 8003480:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6a1a      	ldr	r2, [r3, #32]
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	43db      	mvns	r3, r3
 800348a:	401a      	ands	r2, r3
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6a1a      	ldr	r2, [r3, #32]
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	f003 031f 	and.w	r3, r3, #31
 800349a:	6879      	ldr	r1, [r7, #4]
 800349c:	fa01 f303 	lsl.w	r3, r1, r3
 80034a0:	431a      	orrs	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	621a      	str	r2, [r3, #32]
}
 80034a6:	bf00      	nop
 80034a8:	371c      	adds	r7, #28
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
	...

080034b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b085      	sub	sp, #20
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d101      	bne.n	80034cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034c8:	2302      	movs	r3, #2
 80034ca:	e050      	b.n	800356e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2201      	movs	r2, #1
 80034d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2202      	movs	r2, #2
 80034d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	68fa      	ldr	r2, [r7, #12]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	68fa      	ldr	r2, [r7, #12]
 8003504:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a1c      	ldr	r2, [pc, #112]	; (800357c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d018      	beq.n	8003542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003518:	d013      	beq.n	8003542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a18      	ldr	r2, [pc, #96]	; (8003580 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d00e      	beq.n	8003542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a16      	ldr	r2, [pc, #88]	; (8003584 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d009      	beq.n	8003542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a15      	ldr	r2, [pc, #84]	; (8003588 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d004      	beq.n	8003542 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a13      	ldr	r2, [pc, #76]	; (800358c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d10c      	bne.n	800355c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003548:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	68ba      	ldr	r2, [r7, #8]
 8003550:	4313      	orrs	r3, r2
 8003552:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	68ba      	ldr	r2, [r7, #8]
 800355a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800356c:	2300      	movs	r3, #0
}
 800356e:	4618      	mov	r0, r3
 8003570:	3714      	adds	r7, #20
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	40010000 	.word	0x40010000
 8003580:	40000400 	.word	0x40000400
 8003584:	40000800 	.word	0x40000800
 8003588:	40000c00 	.word	0x40000c00
 800358c:	40014000 	.word	0x40014000

08003590 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e03f      	b.n	8003622 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d106      	bne.n	80035bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f7fe f9ce 	bl	8001958 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2224      	movs	r2, #36	; 0x24
 80035c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	68da      	ldr	r2, [r3, #12]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 fbf1 	bl	8003dbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	691a      	ldr	r2, [r3, #16]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80035e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	695a      	ldr	r2, [r3, #20]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68da      	ldr	r2, [r3, #12]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003608:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2200      	movs	r2, #0
 800360e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2220      	movs	r2, #32
 8003614:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2220      	movs	r2, #32
 800361c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003620:	2300      	movs	r3, #0
}
 8003622:	4618      	mov	r0, r3
 8003624:	3708      	adds	r7, #8
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b088      	sub	sp, #32
 800362e:	af02      	add	r7, sp, #8
 8003630:	60f8      	str	r0, [r7, #12]
 8003632:	60b9      	str	r1, [r7, #8]
 8003634:	603b      	str	r3, [r7, #0]
 8003636:	4613      	mov	r3, r2
 8003638:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800363a:	2300      	movs	r3, #0
 800363c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003644:	b2db      	uxtb	r3, r3
 8003646:	2b20      	cmp	r3, #32
 8003648:	f040 8083 	bne.w	8003752 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d002      	beq.n	8003658 <HAL_UART_Transmit+0x2e>
 8003652:	88fb      	ldrh	r3, [r7, #6]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d101      	bne.n	800365c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e07b      	b.n	8003754 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003662:	2b01      	cmp	r3, #1
 8003664:	d101      	bne.n	800366a <HAL_UART_Transmit+0x40>
 8003666:	2302      	movs	r3, #2
 8003668:	e074      	b.n	8003754 <HAL_UART_Transmit+0x12a>
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2201      	movs	r2, #1
 800366e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2221      	movs	r2, #33	; 0x21
 800367c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003680:	f7fe fac4 	bl	8001c0c <HAL_GetTick>
 8003684:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	88fa      	ldrh	r2, [r7, #6]
 800368a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	88fa      	ldrh	r2, [r7, #6]
 8003690:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2200      	movs	r2, #0
 8003696:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800369a:	e042      	b.n	8003722 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	3b01      	subs	r3, #1
 80036a4:	b29a      	uxth	r2, r3
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036b2:	d122      	bne.n	80036fa <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	9300      	str	r3, [sp, #0]
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	2200      	movs	r2, #0
 80036bc:	2180      	movs	r1, #128	; 0x80
 80036be:	68f8      	ldr	r0, [r7, #12]
 80036c0:	f000 fa10 	bl	8003ae4 <UART_WaitOnFlagUntilTimeout>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e042      	b.n	8003754 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	881b      	ldrh	r3, [r3, #0]
 80036d6:	461a      	mov	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036e0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d103      	bne.n	80036f2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	3302      	adds	r3, #2
 80036ee:	60bb      	str	r3, [r7, #8]
 80036f0:	e017      	b.n	8003722 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	3301      	adds	r3, #1
 80036f6:	60bb      	str	r3, [r7, #8]
 80036f8:	e013      	b.n	8003722 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	2200      	movs	r2, #0
 8003702:	2180      	movs	r1, #128	; 0x80
 8003704:	68f8      	ldr	r0, [r7, #12]
 8003706:	f000 f9ed 	bl	8003ae4 <UART_WaitOnFlagUntilTimeout>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d001      	beq.n	8003714 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e01f      	b.n	8003754 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	1c5a      	adds	r2, r3, #1
 8003718:	60ba      	str	r2, [r7, #8]
 800371a:	781a      	ldrb	r2, [r3, #0]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003726:	b29b      	uxth	r3, r3
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1b7      	bne.n	800369c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	9300      	str	r3, [sp, #0]
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	2200      	movs	r2, #0
 8003734:	2140      	movs	r1, #64	; 0x40
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f000 f9d4 	bl	8003ae4 <UART_WaitOnFlagUntilTimeout>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e006      	b.n	8003754 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2220      	movs	r2, #32
 800374a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800374e:	2300      	movs	r3, #0
 8003750:	e000      	b.n	8003754 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003752:	2302      	movs	r3, #2
  }
}
 8003754:	4618      	mov	r0, r3
 8003756:	3718      	adds	r7, #24
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}

0800375c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b088      	sub	sp, #32
 8003760:	af02      	add	r7, sp, #8
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	603b      	str	r3, [r7, #0]
 8003768:	4613      	mov	r3, r2
 800376a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800376c:	2300      	movs	r3, #0
 800376e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003776:	b2db      	uxtb	r3, r3
 8003778:	2b20      	cmp	r3, #32
 800377a:	f040 8090 	bne.w	800389e <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d002      	beq.n	800378a <HAL_UART_Receive+0x2e>
 8003784:	88fb      	ldrh	r3, [r7, #6]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e088      	b.n	80038a0 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003794:	2b01      	cmp	r3, #1
 8003796:	d101      	bne.n	800379c <HAL_UART_Receive+0x40>
 8003798:	2302      	movs	r3, #2
 800379a:	e081      	b.n	80038a0 <HAL_UART_Receive+0x144>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2200      	movs	r2, #0
 80037a8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2222      	movs	r2, #34	; 0x22
 80037ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80037b2:	f7fe fa2b 	bl	8001c0c <HAL_GetTick>
 80037b6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	88fa      	ldrh	r2, [r7, #6]
 80037bc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	88fa      	ldrh	r2, [r7, #6]
 80037c2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80037cc:	e05c      	b.n	8003888 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	3b01      	subs	r3, #1
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037e4:	d12b      	bne.n	800383e <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	9300      	str	r3, [sp, #0]
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	2200      	movs	r2, #0
 80037ee:	2120      	movs	r1, #32
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f000 f977 	bl	8003ae4 <UART_WaitOnFlagUntilTimeout>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e04f      	b.n	80038a0 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d10c      	bne.n	8003826 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	b29b      	uxth	r3, r3
 8003814:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003818:	b29a      	uxth	r2, r3
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	3302      	adds	r3, #2
 8003822:	60bb      	str	r3, [r7, #8]
 8003824:	e030      	b.n	8003888 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	b29b      	uxth	r3, r3
 800382e:	b2db      	uxtb	r3, r3
 8003830:	b29a      	uxth	r2, r3
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	3301      	adds	r3, #1
 800383a:	60bb      	str	r3, [r7, #8]
 800383c:	e024      	b.n	8003888 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	9300      	str	r3, [sp, #0]
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	2200      	movs	r2, #0
 8003846:	2120      	movs	r1, #32
 8003848:	68f8      	ldr	r0, [r7, #12]
 800384a:	f000 f94b 	bl	8003ae4 <UART_WaitOnFlagUntilTimeout>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d001      	beq.n	8003858 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e023      	b.n	80038a0 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d108      	bne.n	8003872 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6859      	ldr	r1, [r3, #4]
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	1c5a      	adds	r2, r3, #1
 800386a:	60ba      	str	r2, [r7, #8]
 800386c:	b2ca      	uxtb	r2, r1
 800386e:	701a      	strb	r2, [r3, #0]
 8003870:	e00a      	b.n	8003888 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	b2da      	uxtb	r2, r3
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	1c59      	adds	r1, r3, #1
 800387e:	60b9      	str	r1, [r7, #8]
 8003880:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003884:	b2d2      	uxtb	r2, r2
 8003886:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800388c:	b29b      	uxth	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d19d      	bne.n	80037ce <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2220      	movs	r2, #32
 8003896:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 800389a:	2300      	movs	r3, #0
 800389c:	e000      	b.n	80038a0 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 800389e:	2302      	movs	r3, #2
  }
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3718      	adds	r7, #24
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b088      	sub	sp, #32
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80038cc:	2300      	movs	r3, #0
 80038ce:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	f003 030f 	and.w	r3, r3, #15
 80038d6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d10d      	bne.n	80038fa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	f003 0320 	and.w	r3, r3, #32
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d008      	beq.n	80038fa <HAL_UART_IRQHandler+0x52>
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	f003 0320 	and.w	r3, r3, #32
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d003      	beq.n	80038fa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 f9e0 	bl	8003cb8 <UART_Receive_IT>
      return;
 80038f8:	e0d1      	b.n	8003a9e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f000 80b0 	beq.w	8003a62 <HAL_UART_IRQHandler+0x1ba>
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	f003 0301 	and.w	r3, r3, #1
 8003908:	2b00      	cmp	r3, #0
 800390a:	d105      	bne.n	8003918 <HAL_UART_IRQHandler+0x70>
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003912:	2b00      	cmp	r3, #0
 8003914:	f000 80a5 	beq.w	8003a62 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00a      	beq.n	8003938 <HAL_UART_IRQHandler+0x90>
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003928:	2b00      	cmp	r3, #0
 800392a:	d005      	beq.n	8003938 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003930:	f043 0201 	orr.w	r2, r3, #1
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f003 0304 	and.w	r3, r3, #4
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00a      	beq.n	8003958 <HAL_UART_IRQHandler+0xb0>
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f003 0301 	and.w	r3, r3, #1
 8003948:	2b00      	cmp	r3, #0
 800394a:	d005      	beq.n	8003958 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003950:	f043 0202 	orr.w	r2, r3, #2
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	f003 0302 	and.w	r3, r3, #2
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00a      	beq.n	8003978 <HAL_UART_IRQHandler+0xd0>
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	2b00      	cmp	r3, #0
 800396a:	d005      	beq.n	8003978 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003970:	f043 0204 	orr.w	r2, r3, #4
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	f003 0308 	and.w	r3, r3, #8
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00f      	beq.n	80039a2 <HAL_UART_IRQHandler+0xfa>
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	f003 0320 	and.w	r3, r3, #32
 8003988:	2b00      	cmp	r3, #0
 800398a:	d104      	bne.n	8003996 <HAL_UART_IRQHandler+0xee>
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	f003 0301 	and.w	r3, r3, #1
 8003992:	2b00      	cmp	r3, #0
 8003994:	d005      	beq.n	80039a2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800399a:	f043 0208 	orr.w	r2, r3, #8
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d078      	beq.n	8003a9c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	f003 0320 	and.w	r3, r3, #32
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d007      	beq.n	80039c4 <HAL_UART_IRQHandler+0x11c>
 80039b4:	69bb      	ldr	r3, [r7, #24]
 80039b6:	f003 0320 	and.w	r3, r3, #32
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d002      	beq.n	80039c4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 f97a 	bl	8003cb8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039ce:	2b40      	cmp	r3, #64	; 0x40
 80039d0:	bf0c      	ite	eq
 80039d2:	2301      	moveq	r3, #1
 80039d4:	2300      	movne	r3, #0
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039de:	f003 0308 	and.w	r3, r3, #8
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d102      	bne.n	80039ec <HAL_UART_IRQHandler+0x144>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d031      	beq.n	8003a50 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	f000 f8c3 	bl	8003b78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039fc:	2b40      	cmp	r3, #64	; 0x40
 80039fe:	d123      	bne.n	8003a48 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	695a      	ldr	r2, [r3, #20]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a0e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d013      	beq.n	8003a40 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a1c:	4a21      	ldr	r2, [pc, #132]	; (8003aa4 <HAL_UART_IRQHandler+0x1fc>)
 8003a1e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7fe fa30 	bl	8001e8a <HAL_DMA_Abort_IT>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d016      	beq.n	8003a5e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003a3a:	4610      	mov	r0, r2
 8003a3c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a3e:	e00e      	b.n	8003a5e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 f845 	bl	8003ad0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a46:	e00a      	b.n	8003a5e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f000 f841 	bl	8003ad0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a4e:	e006      	b.n	8003a5e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 f83d 	bl	8003ad0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003a5c:	e01e      	b.n	8003a9c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a5e:	bf00      	nop
    return;
 8003a60:	e01c      	b.n	8003a9c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d008      	beq.n	8003a7e <HAL_UART_IRQHandler+0x1d6>
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d003      	beq.n	8003a7e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f8b0 	bl	8003bdc <UART_Transmit_IT>
    return;
 8003a7c:	e00f      	b.n	8003a9e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d00a      	beq.n	8003a9e <HAL_UART_IRQHandler+0x1f6>
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d005      	beq.n	8003a9e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 f8f8 	bl	8003c88 <UART_EndTransmit_IT>
    return;
 8003a98:	bf00      	nop
 8003a9a:	e000      	b.n	8003a9e <HAL_UART_IRQHandler+0x1f6>
    return;
 8003a9c:	bf00      	nop
  }
}
 8003a9e:	3720      	adds	r7, #32
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	08003bb5 	.word	0x08003bb5

08003aa8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003ad8:	bf00      	nop
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	603b      	str	r3, [r7, #0]
 8003af0:	4613      	mov	r3, r2
 8003af2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003af4:	e02c      	b.n	8003b50 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003afc:	d028      	beq.n	8003b50 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d007      	beq.n	8003b14 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b04:	f7fe f882 	bl	8001c0c <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	69ba      	ldr	r2, [r7, #24]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d21d      	bcs.n	8003b50 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	68da      	ldr	r2, [r3, #12]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003b22:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	695a      	ldr	r2, [r3, #20]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 0201 	bic.w	r2, r2, #1
 8003b32:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2220      	movs	r2, #32
 8003b38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2220      	movs	r2, #32
 8003b40:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e00f      	b.n	8003b70 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	68ba      	ldr	r2, [r7, #8]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	bf0c      	ite	eq
 8003b60:	2301      	moveq	r3, #1
 8003b62:	2300      	movne	r3, #0
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	461a      	mov	r2, r3
 8003b68:	79fb      	ldrb	r3, [r7, #7]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d0c3      	beq.n	8003af6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3710      	adds	r7, #16
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68da      	ldr	r2, [r3, #12]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003b8e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	695a      	ldr	r2, [r3, #20]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f022 0201 	bic.w	r2, r2, #1
 8003b9e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	f7ff ff7e 	bl	8003ad0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bd4:	bf00      	nop
 8003bd6:	3710      	adds	r7, #16
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b085      	sub	sp, #20
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	2b21      	cmp	r3, #33	; 0x21
 8003bee:	d144      	bne.n	8003c7a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bf8:	d11a      	bne.n	8003c30 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	881b      	ldrh	r3, [r3, #0]
 8003c04:	461a      	mov	r2, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c0e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d105      	bne.n	8003c24 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a1b      	ldr	r3, [r3, #32]
 8003c1c:	1c9a      	adds	r2, r3, #2
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	621a      	str	r2, [r3, #32]
 8003c22:	e00e      	b.n	8003c42 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a1b      	ldr	r3, [r3, #32]
 8003c28:	1c5a      	adds	r2, r3, #1
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	621a      	str	r2, [r3, #32]
 8003c2e:	e008      	b.n	8003c42 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a1b      	ldr	r3, [r3, #32]
 8003c34:	1c59      	adds	r1, r3, #1
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6211      	str	r1, [r2, #32]
 8003c3a:	781a      	ldrb	r2, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	3b01      	subs	r3, #1
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	4619      	mov	r1, r3
 8003c50:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10f      	bne.n	8003c76 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	68da      	ldr	r2, [r3, #12]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c64:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68da      	ldr	r2, [r3, #12]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c74:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003c76:	2300      	movs	r3, #0
 8003c78:	e000      	b.n	8003c7c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003c7a:	2302      	movs	r3, #2
  }
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3714      	adds	r7, #20
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c9e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f7ff fefd 	bl	8003aa8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3708      	adds	r7, #8
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b084      	sub	sp, #16
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	2b22      	cmp	r3, #34	; 0x22
 8003cca:	d171      	bne.n	8003db0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cd4:	d123      	bne.n	8003d1e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cda:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10e      	bne.n	8003d02 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cf0:	b29a      	uxth	r2, r3
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cfa:	1c9a      	adds	r2, r3, #2
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	629a      	str	r2, [r3, #40]	; 0x28
 8003d00:	e029      	b.n	8003d56 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d16:	1c5a      	adds	r2, r3, #1
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	629a      	str	r2, [r3, #40]	; 0x28
 8003d1c:	e01b      	b.n	8003d56 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d10a      	bne.n	8003d3c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	6858      	ldr	r0, [r3, #4]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d30:	1c59      	adds	r1, r3, #1
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	6291      	str	r1, [r2, #40]	; 0x28
 8003d36:	b2c2      	uxtb	r2, r0
 8003d38:	701a      	strb	r2, [r3, #0]
 8003d3a:	e00c      	b.n	8003d56 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	b2da      	uxtb	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d48:	1c58      	adds	r0, r3, #1
 8003d4a:	6879      	ldr	r1, [r7, #4]
 8003d4c:	6288      	str	r0, [r1, #40]	; 0x28
 8003d4e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003d52:	b2d2      	uxtb	r2, r2
 8003d54:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	4619      	mov	r1, r3
 8003d64:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d120      	bne.n	8003dac <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68da      	ldr	r2, [r3, #12]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 0220 	bic.w	r2, r2, #32
 8003d78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68da      	ldr	r2, [r3, #12]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	695a      	ldr	r2, [r3, #20]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 0201 	bic.w	r2, r2, #1
 8003d98:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2220      	movs	r2, #32
 8003d9e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f7ff fe8a 	bl	8003abc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003da8:	2300      	movs	r3, #0
 8003daa:	e002      	b.n	8003db2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003dac:	2300      	movs	r3, #0
 8003dae:	e000      	b.n	8003db2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003db0:	2302      	movs	r3, #2
  }
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3710      	adds	r7, #16
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
	...

08003dbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dc0:	b085      	sub	sp, #20
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	691b      	ldr	r3, [r3, #16]
 8003dcc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68da      	ldr	r2, [r3, #12]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	689a      	ldr	r2, [r3, #8]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	691b      	ldr	r3, [r3, #16]
 8003de4:	431a      	orrs	r2, r3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	431a      	orrs	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	69db      	ldr	r3, [r3, #28]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003dfe:	f023 030c 	bic.w	r3, r3, #12
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	6812      	ldr	r2, [r2, #0]
 8003e06:	68f9      	ldr	r1, [r7, #12]
 8003e08:	430b      	orrs	r3, r1
 8003e0a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	699a      	ldr	r2, [r3, #24]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e2a:	f040 818b 	bne.w	8004144 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4ac1      	ldr	r2, [pc, #772]	; (8004138 <UART_SetConfig+0x37c>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d005      	beq.n	8003e44 <UART_SetConfig+0x88>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4abf      	ldr	r2, [pc, #764]	; (800413c <UART_SetConfig+0x380>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	f040 80bd 	bne.w	8003fbe <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e44:	f7fe fe46 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 8003e48:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	461d      	mov	r5, r3
 8003e4e:	f04f 0600 	mov.w	r6, #0
 8003e52:	46a8      	mov	r8, r5
 8003e54:	46b1      	mov	r9, r6
 8003e56:	eb18 0308 	adds.w	r3, r8, r8
 8003e5a:	eb49 0409 	adc.w	r4, r9, r9
 8003e5e:	4698      	mov	r8, r3
 8003e60:	46a1      	mov	r9, r4
 8003e62:	eb18 0805 	adds.w	r8, r8, r5
 8003e66:	eb49 0906 	adc.w	r9, r9, r6
 8003e6a:	f04f 0100 	mov.w	r1, #0
 8003e6e:	f04f 0200 	mov.w	r2, #0
 8003e72:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003e76:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003e7a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003e7e:	4688      	mov	r8, r1
 8003e80:	4691      	mov	r9, r2
 8003e82:	eb18 0005 	adds.w	r0, r8, r5
 8003e86:	eb49 0106 	adc.w	r1, r9, r6
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	461d      	mov	r5, r3
 8003e90:	f04f 0600 	mov.w	r6, #0
 8003e94:	196b      	adds	r3, r5, r5
 8003e96:	eb46 0406 	adc.w	r4, r6, r6
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	4623      	mov	r3, r4
 8003e9e:	f7fc f9ef 	bl	8000280 <__aeabi_uldivmod>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	460c      	mov	r4, r1
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	4ba5      	ldr	r3, [pc, #660]	; (8004140 <UART_SetConfig+0x384>)
 8003eaa:	fba3 2302 	umull	r2, r3, r3, r2
 8003eae:	095b      	lsrs	r3, r3, #5
 8003eb0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	461d      	mov	r5, r3
 8003eb8:	f04f 0600 	mov.w	r6, #0
 8003ebc:	46a9      	mov	r9, r5
 8003ebe:	46b2      	mov	sl, r6
 8003ec0:	eb19 0309 	adds.w	r3, r9, r9
 8003ec4:	eb4a 040a 	adc.w	r4, sl, sl
 8003ec8:	4699      	mov	r9, r3
 8003eca:	46a2      	mov	sl, r4
 8003ecc:	eb19 0905 	adds.w	r9, r9, r5
 8003ed0:	eb4a 0a06 	adc.w	sl, sl, r6
 8003ed4:	f04f 0100 	mov.w	r1, #0
 8003ed8:	f04f 0200 	mov.w	r2, #0
 8003edc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ee0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003ee4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003ee8:	4689      	mov	r9, r1
 8003eea:	4692      	mov	sl, r2
 8003eec:	eb19 0005 	adds.w	r0, r9, r5
 8003ef0:	eb4a 0106 	adc.w	r1, sl, r6
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	461d      	mov	r5, r3
 8003efa:	f04f 0600 	mov.w	r6, #0
 8003efe:	196b      	adds	r3, r5, r5
 8003f00:	eb46 0406 	adc.w	r4, r6, r6
 8003f04:	461a      	mov	r2, r3
 8003f06:	4623      	mov	r3, r4
 8003f08:	f7fc f9ba 	bl	8000280 <__aeabi_uldivmod>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	460c      	mov	r4, r1
 8003f10:	461a      	mov	r2, r3
 8003f12:	4b8b      	ldr	r3, [pc, #556]	; (8004140 <UART_SetConfig+0x384>)
 8003f14:	fba3 1302 	umull	r1, r3, r3, r2
 8003f18:	095b      	lsrs	r3, r3, #5
 8003f1a:	2164      	movs	r1, #100	; 0x64
 8003f1c:	fb01 f303 	mul.w	r3, r1, r3
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	00db      	lsls	r3, r3, #3
 8003f24:	3332      	adds	r3, #50	; 0x32
 8003f26:	4a86      	ldr	r2, [pc, #536]	; (8004140 <UART_SetConfig+0x384>)
 8003f28:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2c:	095b      	lsrs	r3, r3, #5
 8003f2e:	005b      	lsls	r3, r3, #1
 8003f30:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003f34:	4498      	add	r8, r3
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	461d      	mov	r5, r3
 8003f3a:	f04f 0600 	mov.w	r6, #0
 8003f3e:	46a9      	mov	r9, r5
 8003f40:	46b2      	mov	sl, r6
 8003f42:	eb19 0309 	adds.w	r3, r9, r9
 8003f46:	eb4a 040a 	adc.w	r4, sl, sl
 8003f4a:	4699      	mov	r9, r3
 8003f4c:	46a2      	mov	sl, r4
 8003f4e:	eb19 0905 	adds.w	r9, r9, r5
 8003f52:	eb4a 0a06 	adc.w	sl, sl, r6
 8003f56:	f04f 0100 	mov.w	r1, #0
 8003f5a:	f04f 0200 	mov.w	r2, #0
 8003f5e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f62:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003f66:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003f6a:	4689      	mov	r9, r1
 8003f6c:	4692      	mov	sl, r2
 8003f6e:	eb19 0005 	adds.w	r0, r9, r5
 8003f72:	eb4a 0106 	adc.w	r1, sl, r6
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	461d      	mov	r5, r3
 8003f7c:	f04f 0600 	mov.w	r6, #0
 8003f80:	196b      	adds	r3, r5, r5
 8003f82:	eb46 0406 	adc.w	r4, r6, r6
 8003f86:	461a      	mov	r2, r3
 8003f88:	4623      	mov	r3, r4
 8003f8a:	f7fc f979 	bl	8000280 <__aeabi_uldivmod>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	460c      	mov	r4, r1
 8003f92:	461a      	mov	r2, r3
 8003f94:	4b6a      	ldr	r3, [pc, #424]	; (8004140 <UART_SetConfig+0x384>)
 8003f96:	fba3 1302 	umull	r1, r3, r3, r2
 8003f9a:	095b      	lsrs	r3, r3, #5
 8003f9c:	2164      	movs	r1, #100	; 0x64
 8003f9e:	fb01 f303 	mul.w	r3, r1, r3
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	00db      	lsls	r3, r3, #3
 8003fa6:	3332      	adds	r3, #50	; 0x32
 8003fa8:	4a65      	ldr	r2, [pc, #404]	; (8004140 <UART_SetConfig+0x384>)
 8003faa:	fba2 2303 	umull	r2, r3, r2, r3
 8003fae:	095b      	lsrs	r3, r3, #5
 8003fb0:	f003 0207 	and.w	r2, r3, #7
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4442      	add	r2, r8
 8003fba:	609a      	str	r2, [r3, #8]
 8003fbc:	e26f      	b.n	800449e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003fbe:	f7fe fd75 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 8003fc2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	461d      	mov	r5, r3
 8003fc8:	f04f 0600 	mov.w	r6, #0
 8003fcc:	46a8      	mov	r8, r5
 8003fce:	46b1      	mov	r9, r6
 8003fd0:	eb18 0308 	adds.w	r3, r8, r8
 8003fd4:	eb49 0409 	adc.w	r4, r9, r9
 8003fd8:	4698      	mov	r8, r3
 8003fda:	46a1      	mov	r9, r4
 8003fdc:	eb18 0805 	adds.w	r8, r8, r5
 8003fe0:	eb49 0906 	adc.w	r9, r9, r6
 8003fe4:	f04f 0100 	mov.w	r1, #0
 8003fe8:	f04f 0200 	mov.w	r2, #0
 8003fec:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003ff0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003ff4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003ff8:	4688      	mov	r8, r1
 8003ffa:	4691      	mov	r9, r2
 8003ffc:	eb18 0005 	adds.w	r0, r8, r5
 8004000:	eb49 0106 	adc.w	r1, r9, r6
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	461d      	mov	r5, r3
 800400a:	f04f 0600 	mov.w	r6, #0
 800400e:	196b      	adds	r3, r5, r5
 8004010:	eb46 0406 	adc.w	r4, r6, r6
 8004014:	461a      	mov	r2, r3
 8004016:	4623      	mov	r3, r4
 8004018:	f7fc f932 	bl	8000280 <__aeabi_uldivmod>
 800401c:	4603      	mov	r3, r0
 800401e:	460c      	mov	r4, r1
 8004020:	461a      	mov	r2, r3
 8004022:	4b47      	ldr	r3, [pc, #284]	; (8004140 <UART_SetConfig+0x384>)
 8004024:	fba3 2302 	umull	r2, r3, r3, r2
 8004028:	095b      	lsrs	r3, r3, #5
 800402a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	461d      	mov	r5, r3
 8004032:	f04f 0600 	mov.w	r6, #0
 8004036:	46a9      	mov	r9, r5
 8004038:	46b2      	mov	sl, r6
 800403a:	eb19 0309 	adds.w	r3, r9, r9
 800403e:	eb4a 040a 	adc.w	r4, sl, sl
 8004042:	4699      	mov	r9, r3
 8004044:	46a2      	mov	sl, r4
 8004046:	eb19 0905 	adds.w	r9, r9, r5
 800404a:	eb4a 0a06 	adc.w	sl, sl, r6
 800404e:	f04f 0100 	mov.w	r1, #0
 8004052:	f04f 0200 	mov.w	r2, #0
 8004056:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800405a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800405e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004062:	4689      	mov	r9, r1
 8004064:	4692      	mov	sl, r2
 8004066:	eb19 0005 	adds.w	r0, r9, r5
 800406a:	eb4a 0106 	adc.w	r1, sl, r6
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	461d      	mov	r5, r3
 8004074:	f04f 0600 	mov.w	r6, #0
 8004078:	196b      	adds	r3, r5, r5
 800407a:	eb46 0406 	adc.w	r4, r6, r6
 800407e:	461a      	mov	r2, r3
 8004080:	4623      	mov	r3, r4
 8004082:	f7fc f8fd 	bl	8000280 <__aeabi_uldivmod>
 8004086:	4603      	mov	r3, r0
 8004088:	460c      	mov	r4, r1
 800408a:	461a      	mov	r2, r3
 800408c:	4b2c      	ldr	r3, [pc, #176]	; (8004140 <UART_SetConfig+0x384>)
 800408e:	fba3 1302 	umull	r1, r3, r3, r2
 8004092:	095b      	lsrs	r3, r3, #5
 8004094:	2164      	movs	r1, #100	; 0x64
 8004096:	fb01 f303 	mul.w	r3, r1, r3
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	00db      	lsls	r3, r3, #3
 800409e:	3332      	adds	r3, #50	; 0x32
 80040a0:	4a27      	ldr	r2, [pc, #156]	; (8004140 <UART_SetConfig+0x384>)
 80040a2:	fba2 2303 	umull	r2, r3, r2, r3
 80040a6:	095b      	lsrs	r3, r3, #5
 80040a8:	005b      	lsls	r3, r3, #1
 80040aa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80040ae:	4498      	add	r8, r3
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	461d      	mov	r5, r3
 80040b4:	f04f 0600 	mov.w	r6, #0
 80040b8:	46a9      	mov	r9, r5
 80040ba:	46b2      	mov	sl, r6
 80040bc:	eb19 0309 	adds.w	r3, r9, r9
 80040c0:	eb4a 040a 	adc.w	r4, sl, sl
 80040c4:	4699      	mov	r9, r3
 80040c6:	46a2      	mov	sl, r4
 80040c8:	eb19 0905 	adds.w	r9, r9, r5
 80040cc:	eb4a 0a06 	adc.w	sl, sl, r6
 80040d0:	f04f 0100 	mov.w	r1, #0
 80040d4:	f04f 0200 	mov.w	r2, #0
 80040d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80040dc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80040e0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80040e4:	4689      	mov	r9, r1
 80040e6:	4692      	mov	sl, r2
 80040e8:	eb19 0005 	adds.w	r0, r9, r5
 80040ec:	eb4a 0106 	adc.w	r1, sl, r6
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	461d      	mov	r5, r3
 80040f6:	f04f 0600 	mov.w	r6, #0
 80040fa:	196b      	adds	r3, r5, r5
 80040fc:	eb46 0406 	adc.w	r4, r6, r6
 8004100:	461a      	mov	r2, r3
 8004102:	4623      	mov	r3, r4
 8004104:	f7fc f8bc 	bl	8000280 <__aeabi_uldivmod>
 8004108:	4603      	mov	r3, r0
 800410a:	460c      	mov	r4, r1
 800410c:	461a      	mov	r2, r3
 800410e:	4b0c      	ldr	r3, [pc, #48]	; (8004140 <UART_SetConfig+0x384>)
 8004110:	fba3 1302 	umull	r1, r3, r3, r2
 8004114:	095b      	lsrs	r3, r3, #5
 8004116:	2164      	movs	r1, #100	; 0x64
 8004118:	fb01 f303 	mul.w	r3, r1, r3
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	00db      	lsls	r3, r3, #3
 8004120:	3332      	adds	r3, #50	; 0x32
 8004122:	4a07      	ldr	r2, [pc, #28]	; (8004140 <UART_SetConfig+0x384>)
 8004124:	fba2 2303 	umull	r2, r3, r2, r3
 8004128:	095b      	lsrs	r3, r3, #5
 800412a:	f003 0207 	and.w	r2, r3, #7
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4442      	add	r2, r8
 8004134:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004136:	e1b2      	b.n	800449e <UART_SetConfig+0x6e2>
 8004138:	40011000 	.word	0x40011000
 800413c:	40011400 	.word	0x40011400
 8004140:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4ad7      	ldr	r2, [pc, #860]	; (80044a8 <UART_SetConfig+0x6ec>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d005      	beq.n	800415a <UART_SetConfig+0x39e>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4ad6      	ldr	r2, [pc, #856]	; (80044ac <UART_SetConfig+0x6f0>)
 8004154:	4293      	cmp	r3, r2
 8004156:	f040 80d1 	bne.w	80042fc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800415a:	f7fe fcbb 	bl	8002ad4 <HAL_RCC_GetPCLK2Freq>
 800415e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	469a      	mov	sl, r3
 8004164:	f04f 0b00 	mov.w	fp, #0
 8004168:	46d0      	mov	r8, sl
 800416a:	46d9      	mov	r9, fp
 800416c:	eb18 0308 	adds.w	r3, r8, r8
 8004170:	eb49 0409 	adc.w	r4, r9, r9
 8004174:	4698      	mov	r8, r3
 8004176:	46a1      	mov	r9, r4
 8004178:	eb18 080a 	adds.w	r8, r8, sl
 800417c:	eb49 090b 	adc.w	r9, r9, fp
 8004180:	f04f 0100 	mov.w	r1, #0
 8004184:	f04f 0200 	mov.w	r2, #0
 8004188:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800418c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004190:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004194:	4688      	mov	r8, r1
 8004196:	4691      	mov	r9, r2
 8004198:	eb1a 0508 	adds.w	r5, sl, r8
 800419c:	eb4b 0609 	adc.w	r6, fp, r9
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	4619      	mov	r1, r3
 80041a6:	f04f 0200 	mov.w	r2, #0
 80041aa:	f04f 0300 	mov.w	r3, #0
 80041ae:	f04f 0400 	mov.w	r4, #0
 80041b2:	0094      	lsls	r4, r2, #2
 80041b4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80041b8:	008b      	lsls	r3, r1, #2
 80041ba:	461a      	mov	r2, r3
 80041bc:	4623      	mov	r3, r4
 80041be:	4628      	mov	r0, r5
 80041c0:	4631      	mov	r1, r6
 80041c2:	f7fc f85d 	bl	8000280 <__aeabi_uldivmod>
 80041c6:	4603      	mov	r3, r0
 80041c8:	460c      	mov	r4, r1
 80041ca:	461a      	mov	r2, r3
 80041cc:	4bb8      	ldr	r3, [pc, #736]	; (80044b0 <UART_SetConfig+0x6f4>)
 80041ce:	fba3 2302 	umull	r2, r3, r3, r2
 80041d2:	095b      	lsrs	r3, r3, #5
 80041d4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	469b      	mov	fp, r3
 80041dc:	f04f 0c00 	mov.w	ip, #0
 80041e0:	46d9      	mov	r9, fp
 80041e2:	46e2      	mov	sl, ip
 80041e4:	eb19 0309 	adds.w	r3, r9, r9
 80041e8:	eb4a 040a 	adc.w	r4, sl, sl
 80041ec:	4699      	mov	r9, r3
 80041ee:	46a2      	mov	sl, r4
 80041f0:	eb19 090b 	adds.w	r9, r9, fp
 80041f4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80041f8:	f04f 0100 	mov.w	r1, #0
 80041fc:	f04f 0200 	mov.w	r2, #0
 8004200:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004204:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004208:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800420c:	4689      	mov	r9, r1
 800420e:	4692      	mov	sl, r2
 8004210:	eb1b 0509 	adds.w	r5, fp, r9
 8004214:	eb4c 060a 	adc.w	r6, ip, sl
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	4619      	mov	r1, r3
 800421e:	f04f 0200 	mov.w	r2, #0
 8004222:	f04f 0300 	mov.w	r3, #0
 8004226:	f04f 0400 	mov.w	r4, #0
 800422a:	0094      	lsls	r4, r2, #2
 800422c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004230:	008b      	lsls	r3, r1, #2
 8004232:	461a      	mov	r2, r3
 8004234:	4623      	mov	r3, r4
 8004236:	4628      	mov	r0, r5
 8004238:	4631      	mov	r1, r6
 800423a:	f7fc f821 	bl	8000280 <__aeabi_uldivmod>
 800423e:	4603      	mov	r3, r0
 8004240:	460c      	mov	r4, r1
 8004242:	461a      	mov	r2, r3
 8004244:	4b9a      	ldr	r3, [pc, #616]	; (80044b0 <UART_SetConfig+0x6f4>)
 8004246:	fba3 1302 	umull	r1, r3, r3, r2
 800424a:	095b      	lsrs	r3, r3, #5
 800424c:	2164      	movs	r1, #100	; 0x64
 800424e:	fb01 f303 	mul.w	r3, r1, r3
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	3332      	adds	r3, #50	; 0x32
 8004258:	4a95      	ldr	r2, [pc, #596]	; (80044b0 <UART_SetConfig+0x6f4>)
 800425a:	fba2 2303 	umull	r2, r3, r2, r3
 800425e:	095b      	lsrs	r3, r3, #5
 8004260:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004264:	4498      	add	r8, r3
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	469b      	mov	fp, r3
 800426a:	f04f 0c00 	mov.w	ip, #0
 800426e:	46d9      	mov	r9, fp
 8004270:	46e2      	mov	sl, ip
 8004272:	eb19 0309 	adds.w	r3, r9, r9
 8004276:	eb4a 040a 	adc.w	r4, sl, sl
 800427a:	4699      	mov	r9, r3
 800427c:	46a2      	mov	sl, r4
 800427e:	eb19 090b 	adds.w	r9, r9, fp
 8004282:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004286:	f04f 0100 	mov.w	r1, #0
 800428a:	f04f 0200 	mov.w	r2, #0
 800428e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004292:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004296:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800429a:	4689      	mov	r9, r1
 800429c:	4692      	mov	sl, r2
 800429e:	eb1b 0509 	adds.w	r5, fp, r9
 80042a2:	eb4c 060a 	adc.w	r6, ip, sl
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	4619      	mov	r1, r3
 80042ac:	f04f 0200 	mov.w	r2, #0
 80042b0:	f04f 0300 	mov.w	r3, #0
 80042b4:	f04f 0400 	mov.w	r4, #0
 80042b8:	0094      	lsls	r4, r2, #2
 80042ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80042be:	008b      	lsls	r3, r1, #2
 80042c0:	461a      	mov	r2, r3
 80042c2:	4623      	mov	r3, r4
 80042c4:	4628      	mov	r0, r5
 80042c6:	4631      	mov	r1, r6
 80042c8:	f7fb ffda 	bl	8000280 <__aeabi_uldivmod>
 80042cc:	4603      	mov	r3, r0
 80042ce:	460c      	mov	r4, r1
 80042d0:	461a      	mov	r2, r3
 80042d2:	4b77      	ldr	r3, [pc, #476]	; (80044b0 <UART_SetConfig+0x6f4>)
 80042d4:	fba3 1302 	umull	r1, r3, r3, r2
 80042d8:	095b      	lsrs	r3, r3, #5
 80042da:	2164      	movs	r1, #100	; 0x64
 80042dc:	fb01 f303 	mul.w	r3, r1, r3
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	011b      	lsls	r3, r3, #4
 80042e4:	3332      	adds	r3, #50	; 0x32
 80042e6:	4a72      	ldr	r2, [pc, #456]	; (80044b0 <UART_SetConfig+0x6f4>)
 80042e8:	fba2 2303 	umull	r2, r3, r2, r3
 80042ec:	095b      	lsrs	r3, r3, #5
 80042ee:	f003 020f 	and.w	r2, r3, #15
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4442      	add	r2, r8
 80042f8:	609a      	str	r2, [r3, #8]
 80042fa:	e0d0      	b.n	800449e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80042fc:	f7fe fbd6 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 8004300:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	469a      	mov	sl, r3
 8004306:	f04f 0b00 	mov.w	fp, #0
 800430a:	46d0      	mov	r8, sl
 800430c:	46d9      	mov	r9, fp
 800430e:	eb18 0308 	adds.w	r3, r8, r8
 8004312:	eb49 0409 	adc.w	r4, r9, r9
 8004316:	4698      	mov	r8, r3
 8004318:	46a1      	mov	r9, r4
 800431a:	eb18 080a 	adds.w	r8, r8, sl
 800431e:	eb49 090b 	adc.w	r9, r9, fp
 8004322:	f04f 0100 	mov.w	r1, #0
 8004326:	f04f 0200 	mov.w	r2, #0
 800432a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800432e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004332:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004336:	4688      	mov	r8, r1
 8004338:	4691      	mov	r9, r2
 800433a:	eb1a 0508 	adds.w	r5, sl, r8
 800433e:	eb4b 0609 	adc.w	r6, fp, r9
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	4619      	mov	r1, r3
 8004348:	f04f 0200 	mov.w	r2, #0
 800434c:	f04f 0300 	mov.w	r3, #0
 8004350:	f04f 0400 	mov.w	r4, #0
 8004354:	0094      	lsls	r4, r2, #2
 8004356:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800435a:	008b      	lsls	r3, r1, #2
 800435c:	461a      	mov	r2, r3
 800435e:	4623      	mov	r3, r4
 8004360:	4628      	mov	r0, r5
 8004362:	4631      	mov	r1, r6
 8004364:	f7fb ff8c 	bl	8000280 <__aeabi_uldivmod>
 8004368:	4603      	mov	r3, r0
 800436a:	460c      	mov	r4, r1
 800436c:	461a      	mov	r2, r3
 800436e:	4b50      	ldr	r3, [pc, #320]	; (80044b0 <UART_SetConfig+0x6f4>)
 8004370:	fba3 2302 	umull	r2, r3, r3, r2
 8004374:	095b      	lsrs	r3, r3, #5
 8004376:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	469b      	mov	fp, r3
 800437e:	f04f 0c00 	mov.w	ip, #0
 8004382:	46d9      	mov	r9, fp
 8004384:	46e2      	mov	sl, ip
 8004386:	eb19 0309 	adds.w	r3, r9, r9
 800438a:	eb4a 040a 	adc.w	r4, sl, sl
 800438e:	4699      	mov	r9, r3
 8004390:	46a2      	mov	sl, r4
 8004392:	eb19 090b 	adds.w	r9, r9, fp
 8004396:	eb4a 0a0c 	adc.w	sl, sl, ip
 800439a:	f04f 0100 	mov.w	r1, #0
 800439e:	f04f 0200 	mov.w	r2, #0
 80043a2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80043a6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80043aa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80043ae:	4689      	mov	r9, r1
 80043b0:	4692      	mov	sl, r2
 80043b2:	eb1b 0509 	adds.w	r5, fp, r9
 80043b6:	eb4c 060a 	adc.w	r6, ip, sl
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	4619      	mov	r1, r3
 80043c0:	f04f 0200 	mov.w	r2, #0
 80043c4:	f04f 0300 	mov.w	r3, #0
 80043c8:	f04f 0400 	mov.w	r4, #0
 80043cc:	0094      	lsls	r4, r2, #2
 80043ce:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80043d2:	008b      	lsls	r3, r1, #2
 80043d4:	461a      	mov	r2, r3
 80043d6:	4623      	mov	r3, r4
 80043d8:	4628      	mov	r0, r5
 80043da:	4631      	mov	r1, r6
 80043dc:	f7fb ff50 	bl	8000280 <__aeabi_uldivmod>
 80043e0:	4603      	mov	r3, r0
 80043e2:	460c      	mov	r4, r1
 80043e4:	461a      	mov	r2, r3
 80043e6:	4b32      	ldr	r3, [pc, #200]	; (80044b0 <UART_SetConfig+0x6f4>)
 80043e8:	fba3 1302 	umull	r1, r3, r3, r2
 80043ec:	095b      	lsrs	r3, r3, #5
 80043ee:	2164      	movs	r1, #100	; 0x64
 80043f0:	fb01 f303 	mul.w	r3, r1, r3
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	011b      	lsls	r3, r3, #4
 80043f8:	3332      	adds	r3, #50	; 0x32
 80043fa:	4a2d      	ldr	r2, [pc, #180]	; (80044b0 <UART_SetConfig+0x6f4>)
 80043fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004400:	095b      	lsrs	r3, r3, #5
 8004402:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004406:	4498      	add	r8, r3
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	469b      	mov	fp, r3
 800440c:	f04f 0c00 	mov.w	ip, #0
 8004410:	46d9      	mov	r9, fp
 8004412:	46e2      	mov	sl, ip
 8004414:	eb19 0309 	adds.w	r3, r9, r9
 8004418:	eb4a 040a 	adc.w	r4, sl, sl
 800441c:	4699      	mov	r9, r3
 800441e:	46a2      	mov	sl, r4
 8004420:	eb19 090b 	adds.w	r9, r9, fp
 8004424:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004428:	f04f 0100 	mov.w	r1, #0
 800442c:	f04f 0200 	mov.w	r2, #0
 8004430:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004434:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004438:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800443c:	4689      	mov	r9, r1
 800443e:	4692      	mov	sl, r2
 8004440:	eb1b 0509 	adds.w	r5, fp, r9
 8004444:	eb4c 060a 	adc.w	r6, ip, sl
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	4619      	mov	r1, r3
 800444e:	f04f 0200 	mov.w	r2, #0
 8004452:	f04f 0300 	mov.w	r3, #0
 8004456:	f04f 0400 	mov.w	r4, #0
 800445a:	0094      	lsls	r4, r2, #2
 800445c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004460:	008b      	lsls	r3, r1, #2
 8004462:	461a      	mov	r2, r3
 8004464:	4623      	mov	r3, r4
 8004466:	4628      	mov	r0, r5
 8004468:	4631      	mov	r1, r6
 800446a:	f7fb ff09 	bl	8000280 <__aeabi_uldivmod>
 800446e:	4603      	mov	r3, r0
 8004470:	460c      	mov	r4, r1
 8004472:	461a      	mov	r2, r3
 8004474:	4b0e      	ldr	r3, [pc, #56]	; (80044b0 <UART_SetConfig+0x6f4>)
 8004476:	fba3 1302 	umull	r1, r3, r3, r2
 800447a:	095b      	lsrs	r3, r3, #5
 800447c:	2164      	movs	r1, #100	; 0x64
 800447e:	fb01 f303 	mul.w	r3, r1, r3
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	011b      	lsls	r3, r3, #4
 8004486:	3332      	adds	r3, #50	; 0x32
 8004488:	4a09      	ldr	r2, [pc, #36]	; (80044b0 <UART_SetConfig+0x6f4>)
 800448a:	fba2 2303 	umull	r2, r3, r2, r3
 800448e:	095b      	lsrs	r3, r3, #5
 8004490:	f003 020f 	and.w	r2, r3, #15
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4442      	add	r2, r8
 800449a:	609a      	str	r2, [r3, #8]
}
 800449c:	e7ff      	b.n	800449e <UART_SetConfig+0x6e2>
 800449e:	bf00      	nop
 80044a0:	3714      	adds	r7, #20
 80044a2:	46bd      	mov	sp, r7
 80044a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044a8:	40011000 	.word	0x40011000
 80044ac:	40011400 	.word	0x40011400
 80044b0:	51eb851f 	.word	0x51eb851f

080044b4 <__errno>:
 80044b4:	4b01      	ldr	r3, [pc, #4]	; (80044bc <__errno+0x8>)
 80044b6:	6818      	ldr	r0, [r3, #0]
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	20000f78 	.word	0x20000f78

080044c0 <__libc_init_array>:
 80044c0:	b570      	push	{r4, r5, r6, lr}
 80044c2:	4e0d      	ldr	r6, [pc, #52]	; (80044f8 <__libc_init_array+0x38>)
 80044c4:	4c0d      	ldr	r4, [pc, #52]	; (80044fc <__libc_init_array+0x3c>)
 80044c6:	1ba4      	subs	r4, r4, r6
 80044c8:	10a4      	asrs	r4, r4, #2
 80044ca:	2500      	movs	r5, #0
 80044cc:	42a5      	cmp	r5, r4
 80044ce:	d109      	bne.n	80044e4 <__libc_init_array+0x24>
 80044d0:	4e0b      	ldr	r6, [pc, #44]	; (8004500 <__libc_init_array+0x40>)
 80044d2:	4c0c      	ldr	r4, [pc, #48]	; (8004504 <__libc_init_array+0x44>)
 80044d4:	f000 fc56 	bl	8004d84 <_init>
 80044d8:	1ba4      	subs	r4, r4, r6
 80044da:	10a4      	asrs	r4, r4, #2
 80044dc:	2500      	movs	r5, #0
 80044de:	42a5      	cmp	r5, r4
 80044e0:	d105      	bne.n	80044ee <__libc_init_array+0x2e>
 80044e2:	bd70      	pop	{r4, r5, r6, pc}
 80044e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044e8:	4798      	blx	r3
 80044ea:	3501      	adds	r5, #1
 80044ec:	e7ee      	b.n	80044cc <__libc_init_array+0xc>
 80044ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80044f2:	4798      	blx	r3
 80044f4:	3501      	adds	r5, #1
 80044f6:	e7f2      	b.n	80044de <__libc_init_array+0x1e>
 80044f8:	080058e4 	.word	0x080058e4
 80044fc:	080058e4 	.word	0x080058e4
 8004500:	080058e4 	.word	0x080058e4
 8004504:	080058e8 	.word	0x080058e8

08004508 <__locale_ctype_ptr>:
 8004508:	4b04      	ldr	r3, [pc, #16]	; (800451c <__locale_ctype_ptr+0x14>)
 800450a:	4a05      	ldr	r2, [pc, #20]	; (8004520 <__locale_ctype_ptr+0x18>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	6a1b      	ldr	r3, [r3, #32]
 8004510:	2b00      	cmp	r3, #0
 8004512:	bf08      	it	eq
 8004514:	4613      	moveq	r3, r2
 8004516:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800451a:	4770      	bx	lr
 800451c:	20000f78 	.word	0x20000f78
 8004520:	20000fdc 	.word	0x20000fdc

08004524 <__ascii_mbtowc>:
 8004524:	b082      	sub	sp, #8
 8004526:	b901      	cbnz	r1, 800452a <__ascii_mbtowc+0x6>
 8004528:	a901      	add	r1, sp, #4
 800452a:	b142      	cbz	r2, 800453e <__ascii_mbtowc+0x1a>
 800452c:	b14b      	cbz	r3, 8004542 <__ascii_mbtowc+0x1e>
 800452e:	7813      	ldrb	r3, [r2, #0]
 8004530:	600b      	str	r3, [r1, #0]
 8004532:	7812      	ldrb	r2, [r2, #0]
 8004534:	1c10      	adds	r0, r2, #0
 8004536:	bf18      	it	ne
 8004538:	2001      	movne	r0, #1
 800453a:	b002      	add	sp, #8
 800453c:	4770      	bx	lr
 800453e:	4610      	mov	r0, r2
 8004540:	e7fb      	b.n	800453a <__ascii_mbtowc+0x16>
 8004542:	f06f 0001 	mvn.w	r0, #1
 8004546:	e7f8      	b.n	800453a <__ascii_mbtowc+0x16>

08004548 <memcpy>:
 8004548:	b510      	push	{r4, lr}
 800454a:	1e43      	subs	r3, r0, #1
 800454c:	440a      	add	r2, r1
 800454e:	4291      	cmp	r1, r2
 8004550:	d100      	bne.n	8004554 <memcpy+0xc>
 8004552:	bd10      	pop	{r4, pc}
 8004554:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004558:	f803 4f01 	strb.w	r4, [r3, #1]!
 800455c:	e7f7      	b.n	800454e <memcpy+0x6>

0800455e <memset>:
 800455e:	4402      	add	r2, r0
 8004560:	4603      	mov	r3, r0
 8004562:	4293      	cmp	r3, r2
 8004564:	d100      	bne.n	8004568 <memset+0xa>
 8004566:	4770      	bx	lr
 8004568:	f803 1b01 	strb.w	r1, [r3], #1
 800456c:	e7f9      	b.n	8004562 <memset+0x4>
	...

08004570 <siprintf>:
 8004570:	b40e      	push	{r1, r2, r3}
 8004572:	b500      	push	{lr}
 8004574:	b09c      	sub	sp, #112	; 0x70
 8004576:	ab1d      	add	r3, sp, #116	; 0x74
 8004578:	9002      	str	r0, [sp, #8]
 800457a:	9006      	str	r0, [sp, #24]
 800457c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004580:	4809      	ldr	r0, [pc, #36]	; (80045a8 <siprintf+0x38>)
 8004582:	9107      	str	r1, [sp, #28]
 8004584:	9104      	str	r1, [sp, #16]
 8004586:	4909      	ldr	r1, [pc, #36]	; (80045ac <siprintf+0x3c>)
 8004588:	f853 2b04 	ldr.w	r2, [r3], #4
 800458c:	9105      	str	r1, [sp, #20]
 800458e:	6800      	ldr	r0, [r0, #0]
 8004590:	9301      	str	r3, [sp, #4]
 8004592:	a902      	add	r1, sp, #8
 8004594:	f000 f874 	bl	8004680 <_svfiprintf_r>
 8004598:	9b02      	ldr	r3, [sp, #8]
 800459a:	2200      	movs	r2, #0
 800459c:	701a      	strb	r2, [r3, #0]
 800459e:	b01c      	add	sp, #112	; 0x70
 80045a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80045a4:	b003      	add	sp, #12
 80045a6:	4770      	bx	lr
 80045a8:	20000f78 	.word	0x20000f78
 80045ac:	ffff0208 	.word	0xffff0208

080045b0 <__ascii_wctomb>:
 80045b0:	b149      	cbz	r1, 80045c6 <__ascii_wctomb+0x16>
 80045b2:	2aff      	cmp	r2, #255	; 0xff
 80045b4:	bf85      	ittet	hi
 80045b6:	238a      	movhi	r3, #138	; 0x8a
 80045b8:	6003      	strhi	r3, [r0, #0]
 80045ba:	700a      	strbls	r2, [r1, #0]
 80045bc:	f04f 30ff 	movhi.w	r0, #4294967295
 80045c0:	bf98      	it	ls
 80045c2:	2001      	movls	r0, #1
 80045c4:	4770      	bx	lr
 80045c6:	4608      	mov	r0, r1
 80045c8:	4770      	bx	lr

080045ca <__ssputs_r>:
 80045ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045ce:	688e      	ldr	r6, [r1, #8]
 80045d0:	429e      	cmp	r6, r3
 80045d2:	4682      	mov	sl, r0
 80045d4:	460c      	mov	r4, r1
 80045d6:	4690      	mov	r8, r2
 80045d8:	4699      	mov	r9, r3
 80045da:	d837      	bhi.n	800464c <__ssputs_r+0x82>
 80045dc:	898a      	ldrh	r2, [r1, #12]
 80045de:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80045e2:	d031      	beq.n	8004648 <__ssputs_r+0x7e>
 80045e4:	6825      	ldr	r5, [r4, #0]
 80045e6:	6909      	ldr	r1, [r1, #16]
 80045e8:	1a6f      	subs	r7, r5, r1
 80045ea:	6965      	ldr	r5, [r4, #20]
 80045ec:	2302      	movs	r3, #2
 80045ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80045f2:	fb95 f5f3 	sdiv	r5, r5, r3
 80045f6:	f109 0301 	add.w	r3, r9, #1
 80045fa:	443b      	add	r3, r7
 80045fc:	429d      	cmp	r5, r3
 80045fe:	bf38      	it	cc
 8004600:	461d      	movcc	r5, r3
 8004602:	0553      	lsls	r3, r2, #21
 8004604:	d530      	bpl.n	8004668 <__ssputs_r+0x9e>
 8004606:	4629      	mov	r1, r5
 8004608:	f000 fb22 	bl	8004c50 <_malloc_r>
 800460c:	4606      	mov	r6, r0
 800460e:	b950      	cbnz	r0, 8004626 <__ssputs_r+0x5c>
 8004610:	230c      	movs	r3, #12
 8004612:	f8ca 3000 	str.w	r3, [sl]
 8004616:	89a3      	ldrh	r3, [r4, #12]
 8004618:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800461c:	81a3      	strh	r3, [r4, #12]
 800461e:	f04f 30ff 	mov.w	r0, #4294967295
 8004622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004626:	463a      	mov	r2, r7
 8004628:	6921      	ldr	r1, [r4, #16]
 800462a:	f7ff ff8d 	bl	8004548 <memcpy>
 800462e:	89a3      	ldrh	r3, [r4, #12]
 8004630:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004634:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004638:	81a3      	strh	r3, [r4, #12]
 800463a:	6126      	str	r6, [r4, #16]
 800463c:	6165      	str	r5, [r4, #20]
 800463e:	443e      	add	r6, r7
 8004640:	1bed      	subs	r5, r5, r7
 8004642:	6026      	str	r6, [r4, #0]
 8004644:	60a5      	str	r5, [r4, #8]
 8004646:	464e      	mov	r6, r9
 8004648:	454e      	cmp	r6, r9
 800464a:	d900      	bls.n	800464e <__ssputs_r+0x84>
 800464c:	464e      	mov	r6, r9
 800464e:	4632      	mov	r2, r6
 8004650:	4641      	mov	r1, r8
 8004652:	6820      	ldr	r0, [r4, #0]
 8004654:	f000 fa94 	bl	8004b80 <memmove>
 8004658:	68a3      	ldr	r3, [r4, #8]
 800465a:	1b9b      	subs	r3, r3, r6
 800465c:	60a3      	str	r3, [r4, #8]
 800465e:	6823      	ldr	r3, [r4, #0]
 8004660:	441e      	add	r6, r3
 8004662:	6026      	str	r6, [r4, #0]
 8004664:	2000      	movs	r0, #0
 8004666:	e7dc      	b.n	8004622 <__ssputs_r+0x58>
 8004668:	462a      	mov	r2, r5
 800466a:	f000 fb4b 	bl	8004d04 <_realloc_r>
 800466e:	4606      	mov	r6, r0
 8004670:	2800      	cmp	r0, #0
 8004672:	d1e2      	bne.n	800463a <__ssputs_r+0x70>
 8004674:	6921      	ldr	r1, [r4, #16]
 8004676:	4650      	mov	r0, sl
 8004678:	f000 fa9c 	bl	8004bb4 <_free_r>
 800467c:	e7c8      	b.n	8004610 <__ssputs_r+0x46>
	...

08004680 <_svfiprintf_r>:
 8004680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004684:	461d      	mov	r5, r3
 8004686:	898b      	ldrh	r3, [r1, #12]
 8004688:	061f      	lsls	r7, r3, #24
 800468a:	b09d      	sub	sp, #116	; 0x74
 800468c:	4680      	mov	r8, r0
 800468e:	460c      	mov	r4, r1
 8004690:	4616      	mov	r6, r2
 8004692:	d50f      	bpl.n	80046b4 <_svfiprintf_r+0x34>
 8004694:	690b      	ldr	r3, [r1, #16]
 8004696:	b96b      	cbnz	r3, 80046b4 <_svfiprintf_r+0x34>
 8004698:	2140      	movs	r1, #64	; 0x40
 800469a:	f000 fad9 	bl	8004c50 <_malloc_r>
 800469e:	6020      	str	r0, [r4, #0]
 80046a0:	6120      	str	r0, [r4, #16]
 80046a2:	b928      	cbnz	r0, 80046b0 <_svfiprintf_r+0x30>
 80046a4:	230c      	movs	r3, #12
 80046a6:	f8c8 3000 	str.w	r3, [r8]
 80046aa:	f04f 30ff 	mov.w	r0, #4294967295
 80046ae:	e0c8      	b.n	8004842 <_svfiprintf_r+0x1c2>
 80046b0:	2340      	movs	r3, #64	; 0x40
 80046b2:	6163      	str	r3, [r4, #20]
 80046b4:	2300      	movs	r3, #0
 80046b6:	9309      	str	r3, [sp, #36]	; 0x24
 80046b8:	2320      	movs	r3, #32
 80046ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80046be:	2330      	movs	r3, #48	; 0x30
 80046c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80046c4:	9503      	str	r5, [sp, #12]
 80046c6:	f04f 0b01 	mov.w	fp, #1
 80046ca:	4637      	mov	r7, r6
 80046cc:	463d      	mov	r5, r7
 80046ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 80046d2:	b10b      	cbz	r3, 80046d8 <_svfiprintf_r+0x58>
 80046d4:	2b25      	cmp	r3, #37	; 0x25
 80046d6:	d13e      	bne.n	8004756 <_svfiprintf_r+0xd6>
 80046d8:	ebb7 0a06 	subs.w	sl, r7, r6
 80046dc:	d00b      	beq.n	80046f6 <_svfiprintf_r+0x76>
 80046de:	4653      	mov	r3, sl
 80046e0:	4632      	mov	r2, r6
 80046e2:	4621      	mov	r1, r4
 80046e4:	4640      	mov	r0, r8
 80046e6:	f7ff ff70 	bl	80045ca <__ssputs_r>
 80046ea:	3001      	adds	r0, #1
 80046ec:	f000 80a4 	beq.w	8004838 <_svfiprintf_r+0x1b8>
 80046f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046f2:	4453      	add	r3, sl
 80046f4:	9309      	str	r3, [sp, #36]	; 0x24
 80046f6:	783b      	ldrb	r3, [r7, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f000 809d 	beq.w	8004838 <_svfiprintf_r+0x1b8>
 80046fe:	2300      	movs	r3, #0
 8004700:	f04f 32ff 	mov.w	r2, #4294967295
 8004704:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004708:	9304      	str	r3, [sp, #16]
 800470a:	9307      	str	r3, [sp, #28]
 800470c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004710:	931a      	str	r3, [sp, #104]	; 0x68
 8004712:	462f      	mov	r7, r5
 8004714:	2205      	movs	r2, #5
 8004716:	f817 1b01 	ldrb.w	r1, [r7], #1
 800471a:	4850      	ldr	r0, [pc, #320]	; (800485c <_svfiprintf_r+0x1dc>)
 800471c:	f7fb fd60 	bl	80001e0 <memchr>
 8004720:	9b04      	ldr	r3, [sp, #16]
 8004722:	b9d0      	cbnz	r0, 800475a <_svfiprintf_r+0xda>
 8004724:	06d9      	lsls	r1, r3, #27
 8004726:	bf44      	itt	mi
 8004728:	2220      	movmi	r2, #32
 800472a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800472e:	071a      	lsls	r2, r3, #28
 8004730:	bf44      	itt	mi
 8004732:	222b      	movmi	r2, #43	; 0x2b
 8004734:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004738:	782a      	ldrb	r2, [r5, #0]
 800473a:	2a2a      	cmp	r2, #42	; 0x2a
 800473c:	d015      	beq.n	800476a <_svfiprintf_r+0xea>
 800473e:	9a07      	ldr	r2, [sp, #28]
 8004740:	462f      	mov	r7, r5
 8004742:	2000      	movs	r0, #0
 8004744:	250a      	movs	r5, #10
 8004746:	4639      	mov	r1, r7
 8004748:	f811 3b01 	ldrb.w	r3, [r1], #1
 800474c:	3b30      	subs	r3, #48	; 0x30
 800474e:	2b09      	cmp	r3, #9
 8004750:	d94d      	bls.n	80047ee <_svfiprintf_r+0x16e>
 8004752:	b1b8      	cbz	r0, 8004784 <_svfiprintf_r+0x104>
 8004754:	e00f      	b.n	8004776 <_svfiprintf_r+0xf6>
 8004756:	462f      	mov	r7, r5
 8004758:	e7b8      	b.n	80046cc <_svfiprintf_r+0x4c>
 800475a:	4a40      	ldr	r2, [pc, #256]	; (800485c <_svfiprintf_r+0x1dc>)
 800475c:	1a80      	subs	r0, r0, r2
 800475e:	fa0b f000 	lsl.w	r0, fp, r0
 8004762:	4318      	orrs	r0, r3
 8004764:	9004      	str	r0, [sp, #16]
 8004766:	463d      	mov	r5, r7
 8004768:	e7d3      	b.n	8004712 <_svfiprintf_r+0x92>
 800476a:	9a03      	ldr	r2, [sp, #12]
 800476c:	1d11      	adds	r1, r2, #4
 800476e:	6812      	ldr	r2, [r2, #0]
 8004770:	9103      	str	r1, [sp, #12]
 8004772:	2a00      	cmp	r2, #0
 8004774:	db01      	blt.n	800477a <_svfiprintf_r+0xfa>
 8004776:	9207      	str	r2, [sp, #28]
 8004778:	e004      	b.n	8004784 <_svfiprintf_r+0x104>
 800477a:	4252      	negs	r2, r2
 800477c:	f043 0302 	orr.w	r3, r3, #2
 8004780:	9207      	str	r2, [sp, #28]
 8004782:	9304      	str	r3, [sp, #16]
 8004784:	783b      	ldrb	r3, [r7, #0]
 8004786:	2b2e      	cmp	r3, #46	; 0x2e
 8004788:	d10c      	bne.n	80047a4 <_svfiprintf_r+0x124>
 800478a:	787b      	ldrb	r3, [r7, #1]
 800478c:	2b2a      	cmp	r3, #42	; 0x2a
 800478e:	d133      	bne.n	80047f8 <_svfiprintf_r+0x178>
 8004790:	9b03      	ldr	r3, [sp, #12]
 8004792:	1d1a      	adds	r2, r3, #4
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	9203      	str	r2, [sp, #12]
 8004798:	2b00      	cmp	r3, #0
 800479a:	bfb8      	it	lt
 800479c:	f04f 33ff 	movlt.w	r3, #4294967295
 80047a0:	3702      	adds	r7, #2
 80047a2:	9305      	str	r3, [sp, #20]
 80047a4:	4d2e      	ldr	r5, [pc, #184]	; (8004860 <_svfiprintf_r+0x1e0>)
 80047a6:	7839      	ldrb	r1, [r7, #0]
 80047a8:	2203      	movs	r2, #3
 80047aa:	4628      	mov	r0, r5
 80047ac:	f7fb fd18 	bl	80001e0 <memchr>
 80047b0:	b138      	cbz	r0, 80047c2 <_svfiprintf_r+0x142>
 80047b2:	2340      	movs	r3, #64	; 0x40
 80047b4:	1b40      	subs	r0, r0, r5
 80047b6:	fa03 f000 	lsl.w	r0, r3, r0
 80047ba:	9b04      	ldr	r3, [sp, #16]
 80047bc:	4303      	orrs	r3, r0
 80047be:	3701      	adds	r7, #1
 80047c0:	9304      	str	r3, [sp, #16]
 80047c2:	7839      	ldrb	r1, [r7, #0]
 80047c4:	4827      	ldr	r0, [pc, #156]	; (8004864 <_svfiprintf_r+0x1e4>)
 80047c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80047ca:	2206      	movs	r2, #6
 80047cc:	1c7e      	adds	r6, r7, #1
 80047ce:	f7fb fd07 	bl	80001e0 <memchr>
 80047d2:	2800      	cmp	r0, #0
 80047d4:	d038      	beq.n	8004848 <_svfiprintf_r+0x1c8>
 80047d6:	4b24      	ldr	r3, [pc, #144]	; (8004868 <_svfiprintf_r+0x1e8>)
 80047d8:	bb13      	cbnz	r3, 8004820 <_svfiprintf_r+0x1a0>
 80047da:	9b03      	ldr	r3, [sp, #12]
 80047dc:	3307      	adds	r3, #7
 80047de:	f023 0307 	bic.w	r3, r3, #7
 80047e2:	3308      	adds	r3, #8
 80047e4:	9303      	str	r3, [sp, #12]
 80047e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047e8:	444b      	add	r3, r9
 80047ea:	9309      	str	r3, [sp, #36]	; 0x24
 80047ec:	e76d      	b.n	80046ca <_svfiprintf_r+0x4a>
 80047ee:	fb05 3202 	mla	r2, r5, r2, r3
 80047f2:	2001      	movs	r0, #1
 80047f4:	460f      	mov	r7, r1
 80047f6:	e7a6      	b.n	8004746 <_svfiprintf_r+0xc6>
 80047f8:	2300      	movs	r3, #0
 80047fa:	3701      	adds	r7, #1
 80047fc:	9305      	str	r3, [sp, #20]
 80047fe:	4619      	mov	r1, r3
 8004800:	250a      	movs	r5, #10
 8004802:	4638      	mov	r0, r7
 8004804:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004808:	3a30      	subs	r2, #48	; 0x30
 800480a:	2a09      	cmp	r2, #9
 800480c:	d903      	bls.n	8004816 <_svfiprintf_r+0x196>
 800480e:	2b00      	cmp	r3, #0
 8004810:	d0c8      	beq.n	80047a4 <_svfiprintf_r+0x124>
 8004812:	9105      	str	r1, [sp, #20]
 8004814:	e7c6      	b.n	80047a4 <_svfiprintf_r+0x124>
 8004816:	fb05 2101 	mla	r1, r5, r1, r2
 800481a:	2301      	movs	r3, #1
 800481c:	4607      	mov	r7, r0
 800481e:	e7f0      	b.n	8004802 <_svfiprintf_r+0x182>
 8004820:	ab03      	add	r3, sp, #12
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	4622      	mov	r2, r4
 8004826:	4b11      	ldr	r3, [pc, #68]	; (800486c <_svfiprintf_r+0x1ec>)
 8004828:	a904      	add	r1, sp, #16
 800482a:	4640      	mov	r0, r8
 800482c:	f3af 8000 	nop.w
 8004830:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004834:	4681      	mov	r9, r0
 8004836:	d1d6      	bne.n	80047e6 <_svfiprintf_r+0x166>
 8004838:	89a3      	ldrh	r3, [r4, #12]
 800483a:	065b      	lsls	r3, r3, #25
 800483c:	f53f af35 	bmi.w	80046aa <_svfiprintf_r+0x2a>
 8004840:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004842:	b01d      	add	sp, #116	; 0x74
 8004844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004848:	ab03      	add	r3, sp, #12
 800484a:	9300      	str	r3, [sp, #0]
 800484c:	4622      	mov	r2, r4
 800484e:	4b07      	ldr	r3, [pc, #28]	; (800486c <_svfiprintf_r+0x1ec>)
 8004850:	a904      	add	r1, sp, #16
 8004852:	4640      	mov	r0, r8
 8004854:	f000 f882 	bl	800495c <_printf_i>
 8004858:	e7ea      	b.n	8004830 <_svfiprintf_r+0x1b0>
 800485a:	bf00      	nop
 800485c:	080058a7 	.word	0x080058a7
 8004860:	080058ad 	.word	0x080058ad
 8004864:	080058b1 	.word	0x080058b1
 8004868:	00000000 	.word	0x00000000
 800486c:	080045cb 	.word	0x080045cb

08004870 <_printf_common>:
 8004870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004874:	4691      	mov	r9, r2
 8004876:	461f      	mov	r7, r3
 8004878:	688a      	ldr	r2, [r1, #8]
 800487a:	690b      	ldr	r3, [r1, #16]
 800487c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004880:	4293      	cmp	r3, r2
 8004882:	bfb8      	it	lt
 8004884:	4613      	movlt	r3, r2
 8004886:	f8c9 3000 	str.w	r3, [r9]
 800488a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800488e:	4606      	mov	r6, r0
 8004890:	460c      	mov	r4, r1
 8004892:	b112      	cbz	r2, 800489a <_printf_common+0x2a>
 8004894:	3301      	adds	r3, #1
 8004896:	f8c9 3000 	str.w	r3, [r9]
 800489a:	6823      	ldr	r3, [r4, #0]
 800489c:	0699      	lsls	r1, r3, #26
 800489e:	bf42      	ittt	mi
 80048a0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80048a4:	3302      	addmi	r3, #2
 80048a6:	f8c9 3000 	strmi.w	r3, [r9]
 80048aa:	6825      	ldr	r5, [r4, #0]
 80048ac:	f015 0506 	ands.w	r5, r5, #6
 80048b0:	d107      	bne.n	80048c2 <_printf_common+0x52>
 80048b2:	f104 0a19 	add.w	sl, r4, #25
 80048b6:	68e3      	ldr	r3, [r4, #12]
 80048b8:	f8d9 2000 	ldr.w	r2, [r9]
 80048bc:	1a9b      	subs	r3, r3, r2
 80048be:	42ab      	cmp	r3, r5
 80048c0:	dc28      	bgt.n	8004914 <_printf_common+0xa4>
 80048c2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80048c6:	6822      	ldr	r2, [r4, #0]
 80048c8:	3300      	adds	r3, #0
 80048ca:	bf18      	it	ne
 80048cc:	2301      	movne	r3, #1
 80048ce:	0692      	lsls	r2, r2, #26
 80048d0:	d42d      	bmi.n	800492e <_printf_common+0xbe>
 80048d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048d6:	4639      	mov	r1, r7
 80048d8:	4630      	mov	r0, r6
 80048da:	47c0      	blx	r8
 80048dc:	3001      	adds	r0, #1
 80048de:	d020      	beq.n	8004922 <_printf_common+0xb2>
 80048e0:	6823      	ldr	r3, [r4, #0]
 80048e2:	68e5      	ldr	r5, [r4, #12]
 80048e4:	f8d9 2000 	ldr.w	r2, [r9]
 80048e8:	f003 0306 	and.w	r3, r3, #6
 80048ec:	2b04      	cmp	r3, #4
 80048ee:	bf08      	it	eq
 80048f0:	1aad      	subeq	r5, r5, r2
 80048f2:	68a3      	ldr	r3, [r4, #8]
 80048f4:	6922      	ldr	r2, [r4, #16]
 80048f6:	bf0c      	ite	eq
 80048f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048fc:	2500      	movne	r5, #0
 80048fe:	4293      	cmp	r3, r2
 8004900:	bfc4      	itt	gt
 8004902:	1a9b      	subgt	r3, r3, r2
 8004904:	18ed      	addgt	r5, r5, r3
 8004906:	f04f 0900 	mov.w	r9, #0
 800490a:	341a      	adds	r4, #26
 800490c:	454d      	cmp	r5, r9
 800490e:	d11a      	bne.n	8004946 <_printf_common+0xd6>
 8004910:	2000      	movs	r0, #0
 8004912:	e008      	b.n	8004926 <_printf_common+0xb6>
 8004914:	2301      	movs	r3, #1
 8004916:	4652      	mov	r2, sl
 8004918:	4639      	mov	r1, r7
 800491a:	4630      	mov	r0, r6
 800491c:	47c0      	blx	r8
 800491e:	3001      	adds	r0, #1
 8004920:	d103      	bne.n	800492a <_printf_common+0xba>
 8004922:	f04f 30ff 	mov.w	r0, #4294967295
 8004926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800492a:	3501      	adds	r5, #1
 800492c:	e7c3      	b.n	80048b6 <_printf_common+0x46>
 800492e:	18e1      	adds	r1, r4, r3
 8004930:	1c5a      	adds	r2, r3, #1
 8004932:	2030      	movs	r0, #48	; 0x30
 8004934:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004938:	4422      	add	r2, r4
 800493a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800493e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004942:	3302      	adds	r3, #2
 8004944:	e7c5      	b.n	80048d2 <_printf_common+0x62>
 8004946:	2301      	movs	r3, #1
 8004948:	4622      	mov	r2, r4
 800494a:	4639      	mov	r1, r7
 800494c:	4630      	mov	r0, r6
 800494e:	47c0      	blx	r8
 8004950:	3001      	adds	r0, #1
 8004952:	d0e6      	beq.n	8004922 <_printf_common+0xb2>
 8004954:	f109 0901 	add.w	r9, r9, #1
 8004958:	e7d8      	b.n	800490c <_printf_common+0x9c>
	...

0800495c <_printf_i>:
 800495c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004960:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004964:	460c      	mov	r4, r1
 8004966:	7e09      	ldrb	r1, [r1, #24]
 8004968:	b085      	sub	sp, #20
 800496a:	296e      	cmp	r1, #110	; 0x6e
 800496c:	4617      	mov	r7, r2
 800496e:	4606      	mov	r6, r0
 8004970:	4698      	mov	r8, r3
 8004972:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004974:	f000 80b3 	beq.w	8004ade <_printf_i+0x182>
 8004978:	d822      	bhi.n	80049c0 <_printf_i+0x64>
 800497a:	2963      	cmp	r1, #99	; 0x63
 800497c:	d036      	beq.n	80049ec <_printf_i+0x90>
 800497e:	d80a      	bhi.n	8004996 <_printf_i+0x3a>
 8004980:	2900      	cmp	r1, #0
 8004982:	f000 80b9 	beq.w	8004af8 <_printf_i+0x19c>
 8004986:	2958      	cmp	r1, #88	; 0x58
 8004988:	f000 8083 	beq.w	8004a92 <_printf_i+0x136>
 800498c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004990:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004994:	e032      	b.n	80049fc <_printf_i+0xa0>
 8004996:	2964      	cmp	r1, #100	; 0x64
 8004998:	d001      	beq.n	800499e <_printf_i+0x42>
 800499a:	2969      	cmp	r1, #105	; 0x69
 800499c:	d1f6      	bne.n	800498c <_printf_i+0x30>
 800499e:	6820      	ldr	r0, [r4, #0]
 80049a0:	6813      	ldr	r3, [r2, #0]
 80049a2:	0605      	lsls	r5, r0, #24
 80049a4:	f103 0104 	add.w	r1, r3, #4
 80049a8:	d52a      	bpl.n	8004a00 <_printf_i+0xa4>
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	6011      	str	r1, [r2, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	da03      	bge.n	80049ba <_printf_i+0x5e>
 80049b2:	222d      	movs	r2, #45	; 0x2d
 80049b4:	425b      	negs	r3, r3
 80049b6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80049ba:	486f      	ldr	r0, [pc, #444]	; (8004b78 <_printf_i+0x21c>)
 80049bc:	220a      	movs	r2, #10
 80049be:	e039      	b.n	8004a34 <_printf_i+0xd8>
 80049c0:	2973      	cmp	r1, #115	; 0x73
 80049c2:	f000 809d 	beq.w	8004b00 <_printf_i+0x1a4>
 80049c6:	d808      	bhi.n	80049da <_printf_i+0x7e>
 80049c8:	296f      	cmp	r1, #111	; 0x6f
 80049ca:	d020      	beq.n	8004a0e <_printf_i+0xb2>
 80049cc:	2970      	cmp	r1, #112	; 0x70
 80049ce:	d1dd      	bne.n	800498c <_printf_i+0x30>
 80049d0:	6823      	ldr	r3, [r4, #0]
 80049d2:	f043 0320 	orr.w	r3, r3, #32
 80049d6:	6023      	str	r3, [r4, #0]
 80049d8:	e003      	b.n	80049e2 <_printf_i+0x86>
 80049da:	2975      	cmp	r1, #117	; 0x75
 80049dc:	d017      	beq.n	8004a0e <_printf_i+0xb2>
 80049de:	2978      	cmp	r1, #120	; 0x78
 80049e0:	d1d4      	bne.n	800498c <_printf_i+0x30>
 80049e2:	2378      	movs	r3, #120	; 0x78
 80049e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80049e8:	4864      	ldr	r0, [pc, #400]	; (8004b7c <_printf_i+0x220>)
 80049ea:	e055      	b.n	8004a98 <_printf_i+0x13c>
 80049ec:	6813      	ldr	r3, [r2, #0]
 80049ee:	1d19      	adds	r1, r3, #4
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6011      	str	r1, [r2, #0]
 80049f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80049fc:	2301      	movs	r3, #1
 80049fe:	e08c      	b.n	8004b1a <_printf_i+0x1be>
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	6011      	str	r1, [r2, #0]
 8004a04:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a08:	bf18      	it	ne
 8004a0a:	b21b      	sxthne	r3, r3
 8004a0c:	e7cf      	b.n	80049ae <_printf_i+0x52>
 8004a0e:	6813      	ldr	r3, [r2, #0]
 8004a10:	6825      	ldr	r5, [r4, #0]
 8004a12:	1d18      	adds	r0, r3, #4
 8004a14:	6010      	str	r0, [r2, #0]
 8004a16:	0628      	lsls	r0, r5, #24
 8004a18:	d501      	bpl.n	8004a1e <_printf_i+0xc2>
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	e002      	b.n	8004a24 <_printf_i+0xc8>
 8004a1e:	0668      	lsls	r0, r5, #25
 8004a20:	d5fb      	bpl.n	8004a1a <_printf_i+0xbe>
 8004a22:	881b      	ldrh	r3, [r3, #0]
 8004a24:	4854      	ldr	r0, [pc, #336]	; (8004b78 <_printf_i+0x21c>)
 8004a26:	296f      	cmp	r1, #111	; 0x6f
 8004a28:	bf14      	ite	ne
 8004a2a:	220a      	movne	r2, #10
 8004a2c:	2208      	moveq	r2, #8
 8004a2e:	2100      	movs	r1, #0
 8004a30:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a34:	6865      	ldr	r5, [r4, #4]
 8004a36:	60a5      	str	r5, [r4, #8]
 8004a38:	2d00      	cmp	r5, #0
 8004a3a:	f2c0 8095 	blt.w	8004b68 <_printf_i+0x20c>
 8004a3e:	6821      	ldr	r1, [r4, #0]
 8004a40:	f021 0104 	bic.w	r1, r1, #4
 8004a44:	6021      	str	r1, [r4, #0]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d13d      	bne.n	8004ac6 <_printf_i+0x16a>
 8004a4a:	2d00      	cmp	r5, #0
 8004a4c:	f040 808e 	bne.w	8004b6c <_printf_i+0x210>
 8004a50:	4665      	mov	r5, ip
 8004a52:	2a08      	cmp	r2, #8
 8004a54:	d10b      	bne.n	8004a6e <_printf_i+0x112>
 8004a56:	6823      	ldr	r3, [r4, #0]
 8004a58:	07db      	lsls	r3, r3, #31
 8004a5a:	d508      	bpl.n	8004a6e <_printf_i+0x112>
 8004a5c:	6923      	ldr	r3, [r4, #16]
 8004a5e:	6862      	ldr	r2, [r4, #4]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	bfde      	ittt	le
 8004a64:	2330      	movle	r3, #48	; 0x30
 8004a66:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a6a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004a6e:	ebac 0305 	sub.w	r3, ip, r5
 8004a72:	6123      	str	r3, [r4, #16]
 8004a74:	f8cd 8000 	str.w	r8, [sp]
 8004a78:	463b      	mov	r3, r7
 8004a7a:	aa03      	add	r2, sp, #12
 8004a7c:	4621      	mov	r1, r4
 8004a7e:	4630      	mov	r0, r6
 8004a80:	f7ff fef6 	bl	8004870 <_printf_common>
 8004a84:	3001      	adds	r0, #1
 8004a86:	d14d      	bne.n	8004b24 <_printf_i+0x1c8>
 8004a88:	f04f 30ff 	mov.w	r0, #4294967295
 8004a8c:	b005      	add	sp, #20
 8004a8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a92:	4839      	ldr	r0, [pc, #228]	; (8004b78 <_printf_i+0x21c>)
 8004a94:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004a98:	6813      	ldr	r3, [r2, #0]
 8004a9a:	6821      	ldr	r1, [r4, #0]
 8004a9c:	1d1d      	adds	r5, r3, #4
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	6015      	str	r5, [r2, #0]
 8004aa2:	060a      	lsls	r2, r1, #24
 8004aa4:	d50b      	bpl.n	8004abe <_printf_i+0x162>
 8004aa6:	07ca      	lsls	r2, r1, #31
 8004aa8:	bf44      	itt	mi
 8004aaa:	f041 0120 	orrmi.w	r1, r1, #32
 8004aae:	6021      	strmi	r1, [r4, #0]
 8004ab0:	b91b      	cbnz	r3, 8004aba <_printf_i+0x15e>
 8004ab2:	6822      	ldr	r2, [r4, #0]
 8004ab4:	f022 0220 	bic.w	r2, r2, #32
 8004ab8:	6022      	str	r2, [r4, #0]
 8004aba:	2210      	movs	r2, #16
 8004abc:	e7b7      	b.n	8004a2e <_printf_i+0xd2>
 8004abe:	064d      	lsls	r5, r1, #25
 8004ac0:	bf48      	it	mi
 8004ac2:	b29b      	uxthmi	r3, r3
 8004ac4:	e7ef      	b.n	8004aa6 <_printf_i+0x14a>
 8004ac6:	4665      	mov	r5, ip
 8004ac8:	fbb3 f1f2 	udiv	r1, r3, r2
 8004acc:	fb02 3311 	mls	r3, r2, r1, r3
 8004ad0:	5cc3      	ldrb	r3, [r0, r3]
 8004ad2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	2900      	cmp	r1, #0
 8004ada:	d1f5      	bne.n	8004ac8 <_printf_i+0x16c>
 8004adc:	e7b9      	b.n	8004a52 <_printf_i+0xf6>
 8004ade:	6813      	ldr	r3, [r2, #0]
 8004ae0:	6825      	ldr	r5, [r4, #0]
 8004ae2:	6961      	ldr	r1, [r4, #20]
 8004ae4:	1d18      	adds	r0, r3, #4
 8004ae6:	6010      	str	r0, [r2, #0]
 8004ae8:	0628      	lsls	r0, r5, #24
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	d501      	bpl.n	8004af2 <_printf_i+0x196>
 8004aee:	6019      	str	r1, [r3, #0]
 8004af0:	e002      	b.n	8004af8 <_printf_i+0x19c>
 8004af2:	066a      	lsls	r2, r5, #25
 8004af4:	d5fb      	bpl.n	8004aee <_printf_i+0x192>
 8004af6:	8019      	strh	r1, [r3, #0]
 8004af8:	2300      	movs	r3, #0
 8004afa:	6123      	str	r3, [r4, #16]
 8004afc:	4665      	mov	r5, ip
 8004afe:	e7b9      	b.n	8004a74 <_printf_i+0x118>
 8004b00:	6813      	ldr	r3, [r2, #0]
 8004b02:	1d19      	adds	r1, r3, #4
 8004b04:	6011      	str	r1, [r2, #0]
 8004b06:	681d      	ldr	r5, [r3, #0]
 8004b08:	6862      	ldr	r2, [r4, #4]
 8004b0a:	2100      	movs	r1, #0
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	f7fb fb67 	bl	80001e0 <memchr>
 8004b12:	b108      	cbz	r0, 8004b18 <_printf_i+0x1bc>
 8004b14:	1b40      	subs	r0, r0, r5
 8004b16:	6060      	str	r0, [r4, #4]
 8004b18:	6863      	ldr	r3, [r4, #4]
 8004b1a:	6123      	str	r3, [r4, #16]
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b22:	e7a7      	b.n	8004a74 <_printf_i+0x118>
 8004b24:	6923      	ldr	r3, [r4, #16]
 8004b26:	462a      	mov	r2, r5
 8004b28:	4639      	mov	r1, r7
 8004b2a:	4630      	mov	r0, r6
 8004b2c:	47c0      	blx	r8
 8004b2e:	3001      	adds	r0, #1
 8004b30:	d0aa      	beq.n	8004a88 <_printf_i+0x12c>
 8004b32:	6823      	ldr	r3, [r4, #0]
 8004b34:	079b      	lsls	r3, r3, #30
 8004b36:	d413      	bmi.n	8004b60 <_printf_i+0x204>
 8004b38:	68e0      	ldr	r0, [r4, #12]
 8004b3a:	9b03      	ldr	r3, [sp, #12]
 8004b3c:	4298      	cmp	r0, r3
 8004b3e:	bfb8      	it	lt
 8004b40:	4618      	movlt	r0, r3
 8004b42:	e7a3      	b.n	8004a8c <_printf_i+0x130>
 8004b44:	2301      	movs	r3, #1
 8004b46:	464a      	mov	r2, r9
 8004b48:	4639      	mov	r1, r7
 8004b4a:	4630      	mov	r0, r6
 8004b4c:	47c0      	blx	r8
 8004b4e:	3001      	adds	r0, #1
 8004b50:	d09a      	beq.n	8004a88 <_printf_i+0x12c>
 8004b52:	3501      	adds	r5, #1
 8004b54:	68e3      	ldr	r3, [r4, #12]
 8004b56:	9a03      	ldr	r2, [sp, #12]
 8004b58:	1a9b      	subs	r3, r3, r2
 8004b5a:	42ab      	cmp	r3, r5
 8004b5c:	dcf2      	bgt.n	8004b44 <_printf_i+0x1e8>
 8004b5e:	e7eb      	b.n	8004b38 <_printf_i+0x1dc>
 8004b60:	2500      	movs	r5, #0
 8004b62:	f104 0919 	add.w	r9, r4, #25
 8004b66:	e7f5      	b.n	8004b54 <_printf_i+0x1f8>
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d1ac      	bne.n	8004ac6 <_printf_i+0x16a>
 8004b6c:	7803      	ldrb	r3, [r0, #0]
 8004b6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004b72:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b76:	e76c      	b.n	8004a52 <_printf_i+0xf6>
 8004b78:	080058b8 	.word	0x080058b8
 8004b7c:	080058c9 	.word	0x080058c9

08004b80 <memmove>:
 8004b80:	4288      	cmp	r0, r1
 8004b82:	b510      	push	{r4, lr}
 8004b84:	eb01 0302 	add.w	r3, r1, r2
 8004b88:	d807      	bhi.n	8004b9a <memmove+0x1a>
 8004b8a:	1e42      	subs	r2, r0, #1
 8004b8c:	4299      	cmp	r1, r3
 8004b8e:	d00a      	beq.n	8004ba6 <memmove+0x26>
 8004b90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b94:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004b98:	e7f8      	b.n	8004b8c <memmove+0xc>
 8004b9a:	4283      	cmp	r3, r0
 8004b9c:	d9f5      	bls.n	8004b8a <memmove+0xa>
 8004b9e:	1881      	adds	r1, r0, r2
 8004ba0:	1ad2      	subs	r2, r2, r3
 8004ba2:	42d3      	cmn	r3, r2
 8004ba4:	d100      	bne.n	8004ba8 <memmove+0x28>
 8004ba6:	bd10      	pop	{r4, pc}
 8004ba8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004bac:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004bb0:	e7f7      	b.n	8004ba2 <memmove+0x22>
	...

08004bb4 <_free_r>:
 8004bb4:	b538      	push	{r3, r4, r5, lr}
 8004bb6:	4605      	mov	r5, r0
 8004bb8:	2900      	cmp	r1, #0
 8004bba:	d045      	beq.n	8004c48 <_free_r+0x94>
 8004bbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bc0:	1f0c      	subs	r4, r1, #4
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	bfb8      	it	lt
 8004bc6:	18e4      	addlt	r4, r4, r3
 8004bc8:	f000 f8d2 	bl	8004d70 <__malloc_lock>
 8004bcc:	4a1f      	ldr	r2, [pc, #124]	; (8004c4c <_free_r+0x98>)
 8004bce:	6813      	ldr	r3, [r2, #0]
 8004bd0:	4610      	mov	r0, r2
 8004bd2:	b933      	cbnz	r3, 8004be2 <_free_r+0x2e>
 8004bd4:	6063      	str	r3, [r4, #4]
 8004bd6:	6014      	str	r4, [r2, #0]
 8004bd8:	4628      	mov	r0, r5
 8004bda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004bde:	f000 b8c8 	b.w	8004d72 <__malloc_unlock>
 8004be2:	42a3      	cmp	r3, r4
 8004be4:	d90c      	bls.n	8004c00 <_free_r+0x4c>
 8004be6:	6821      	ldr	r1, [r4, #0]
 8004be8:	1862      	adds	r2, r4, r1
 8004bea:	4293      	cmp	r3, r2
 8004bec:	bf04      	itt	eq
 8004bee:	681a      	ldreq	r2, [r3, #0]
 8004bf0:	685b      	ldreq	r3, [r3, #4]
 8004bf2:	6063      	str	r3, [r4, #4]
 8004bf4:	bf04      	itt	eq
 8004bf6:	1852      	addeq	r2, r2, r1
 8004bf8:	6022      	streq	r2, [r4, #0]
 8004bfa:	6004      	str	r4, [r0, #0]
 8004bfc:	e7ec      	b.n	8004bd8 <_free_r+0x24>
 8004bfe:	4613      	mov	r3, r2
 8004c00:	685a      	ldr	r2, [r3, #4]
 8004c02:	b10a      	cbz	r2, 8004c08 <_free_r+0x54>
 8004c04:	42a2      	cmp	r2, r4
 8004c06:	d9fa      	bls.n	8004bfe <_free_r+0x4a>
 8004c08:	6819      	ldr	r1, [r3, #0]
 8004c0a:	1858      	adds	r0, r3, r1
 8004c0c:	42a0      	cmp	r0, r4
 8004c0e:	d10b      	bne.n	8004c28 <_free_r+0x74>
 8004c10:	6820      	ldr	r0, [r4, #0]
 8004c12:	4401      	add	r1, r0
 8004c14:	1858      	adds	r0, r3, r1
 8004c16:	4282      	cmp	r2, r0
 8004c18:	6019      	str	r1, [r3, #0]
 8004c1a:	d1dd      	bne.n	8004bd8 <_free_r+0x24>
 8004c1c:	6810      	ldr	r0, [r2, #0]
 8004c1e:	6852      	ldr	r2, [r2, #4]
 8004c20:	605a      	str	r2, [r3, #4]
 8004c22:	4401      	add	r1, r0
 8004c24:	6019      	str	r1, [r3, #0]
 8004c26:	e7d7      	b.n	8004bd8 <_free_r+0x24>
 8004c28:	d902      	bls.n	8004c30 <_free_r+0x7c>
 8004c2a:	230c      	movs	r3, #12
 8004c2c:	602b      	str	r3, [r5, #0]
 8004c2e:	e7d3      	b.n	8004bd8 <_free_r+0x24>
 8004c30:	6820      	ldr	r0, [r4, #0]
 8004c32:	1821      	adds	r1, r4, r0
 8004c34:	428a      	cmp	r2, r1
 8004c36:	bf04      	itt	eq
 8004c38:	6811      	ldreq	r1, [r2, #0]
 8004c3a:	6852      	ldreq	r2, [r2, #4]
 8004c3c:	6062      	str	r2, [r4, #4]
 8004c3e:	bf04      	itt	eq
 8004c40:	1809      	addeq	r1, r1, r0
 8004c42:	6021      	streq	r1, [r4, #0]
 8004c44:	605c      	str	r4, [r3, #4]
 8004c46:	e7c7      	b.n	8004bd8 <_free_r+0x24>
 8004c48:	bd38      	pop	{r3, r4, r5, pc}
 8004c4a:	bf00      	nop
 8004c4c:	20001178 	.word	0x20001178

08004c50 <_malloc_r>:
 8004c50:	b570      	push	{r4, r5, r6, lr}
 8004c52:	1ccd      	adds	r5, r1, #3
 8004c54:	f025 0503 	bic.w	r5, r5, #3
 8004c58:	3508      	adds	r5, #8
 8004c5a:	2d0c      	cmp	r5, #12
 8004c5c:	bf38      	it	cc
 8004c5e:	250c      	movcc	r5, #12
 8004c60:	2d00      	cmp	r5, #0
 8004c62:	4606      	mov	r6, r0
 8004c64:	db01      	blt.n	8004c6a <_malloc_r+0x1a>
 8004c66:	42a9      	cmp	r1, r5
 8004c68:	d903      	bls.n	8004c72 <_malloc_r+0x22>
 8004c6a:	230c      	movs	r3, #12
 8004c6c:	6033      	str	r3, [r6, #0]
 8004c6e:	2000      	movs	r0, #0
 8004c70:	bd70      	pop	{r4, r5, r6, pc}
 8004c72:	f000 f87d 	bl	8004d70 <__malloc_lock>
 8004c76:	4a21      	ldr	r2, [pc, #132]	; (8004cfc <_malloc_r+0xac>)
 8004c78:	6814      	ldr	r4, [r2, #0]
 8004c7a:	4621      	mov	r1, r4
 8004c7c:	b991      	cbnz	r1, 8004ca4 <_malloc_r+0x54>
 8004c7e:	4c20      	ldr	r4, [pc, #128]	; (8004d00 <_malloc_r+0xb0>)
 8004c80:	6823      	ldr	r3, [r4, #0]
 8004c82:	b91b      	cbnz	r3, 8004c8c <_malloc_r+0x3c>
 8004c84:	4630      	mov	r0, r6
 8004c86:	f000 f863 	bl	8004d50 <_sbrk_r>
 8004c8a:	6020      	str	r0, [r4, #0]
 8004c8c:	4629      	mov	r1, r5
 8004c8e:	4630      	mov	r0, r6
 8004c90:	f000 f85e 	bl	8004d50 <_sbrk_r>
 8004c94:	1c43      	adds	r3, r0, #1
 8004c96:	d124      	bne.n	8004ce2 <_malloc_r+0x92>
 8004c98:	230c      	movs	r3, #12
 8004c9a:	6033      	str	r3, [r6, #0]
 8004c9c:	4630      	mov	r0, r6
 8004c9e:	f000 f868 	bl	8004d72 <__malloc_unlock>
 8004ca2:	e7e4      	b.n	8004c6e <_malloc_r+0x1e>
 8004ca4:	680b      	ldr	r3, [r1, #0]
 8004ca6:	1b5b      	subs	r3, r3, r5
 8004ca8:	d418      	bmi.n	8004cdc <_malloc_r+0x8c>
 8004caa:	2b0b      	cmp	r3, #11
 8004cac:	d90f      	bls.n	8004cce <_malloc_r+0x7e>
 8004cae:	600b      	str	r3, [r1, #0]
 8004cb0:	50cd      	str	r5, [r1, r3]
 8004cb2:	18cc      	adds	r4, r1, r3
 8004cb4:	4630      	mov	r0, r6
 8004cb6:	f000 f85c 	bl	8004d72 <__malloc_unlock>
 8004cba:	f104 000b 	add.w	r0, r4, #11
 8004cbe:	1d23      	adds	r3, r4, #4
 8004cc0:	f020 0007 	bic.w	r0, r0, #7
 8004cc4:	1ac3      	subs	r3, r0, r3
 8004cc6:	d0d3      	beq.n	8004c70 <_malloc_r+0x20>
 8004cc8:	425a      	negs	r2, r3
 8004cca:	50e2      	str	r2, [r4, r3]
 8004ccc:	e7d0      	b.n	8004c70 <_malloc_r+0x20>
 8004cce:	428c      	cmp	r4, r1
 8004cd0:	684b      	ldr	r3, [r1, #4]
 8004cd2:	bf16      	itet	ne
 8004cd4:	6063      	strne	r3, [r4, #4]
 8004cd6:	6013      	streq	r3, [r2, #0]
 8004cd8:	460c      	movne	r4, r1
 8004cda:	e7eb      	b.n	8004cb4 <_malloc_r+0x64>
 8004cdc:	460c      	mov	r4, r1
 8004cde:	6849      	ldr	r1, [r1, #4]
 8004ce0:	e7cc      	b.n	8004c7c <_malloc_r+0x2c>
 8004ce2:	1cc4      	adds	r4, r0, #3
 8004ce4:	f024 0403 	bic.w	r4, r4, #3
 8004ce8:	42a0      	cmp	r0, r4
 8004cea:	d005      	beq.n	8004cf8 <_malloc_r+0xa8>
 8004cec:	1a21      	subs	r1, r4, r0
 8004cee:	4630      	mov	r0, r6
 8004cf0:	f000 f82e 	bl	8004d50 <_sbrk_r>
 8004cf4:	3001      	adds	r0, #1
 8004cf6:	d0cf      	beq.n	8004c98 <_malloc_r+0x48>
 8004cf8:	6025      	str	r5, [r4, #0]
 8004cfa:	e7db      	b.n	8004cb4 <_malloc_r+0x64>
 8004cfc:	20001178 	.word	0x20001178
 8004d00:	2000117c 	.word	0x2000117c

08004d04 <_realloc_r>:
 8004d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d06:	4607      	mov	r7, r0
 8004d08:	4614      	mov	r4, r2
 8004d0a:	460e      	mov	r6, r1
 8004d0c:	b921      	cbnz	r1, 8004d18 <_realloc_r+0x14>
 8004d0e:	4611      	mov	r1, r2
 8004d10:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004d14:	f7ff bf9c 	b.w	8004c50 <_malloc_r>
 8004d18:	b922      	cbnz	r2, 8004d24 <_realloc_r+0x20>
 8004d1a:	f7ff ff4b 	bl	8004bb4 <_free_r>
 8004d1e:	4625      	mov	r5, r4
 8004d20:	4628      	mov	r0, r5
 8004d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d24:	f000 f826 	bl	8004d74 <_malloc_usable_size_r>
 8004d28:	42a0      	cmp	r0, r4
 8004d2a:	d20f      	bcs.n	8004d4c <_realloc_r+0x48>
 8004d2c:	4621      	mov	r1, r4
 8004d2e:	4638      	mov	r0, r7
 8004d30:	f7ff ff8e 	bl	8004c50 <_malloc_r>
 8004d34:	4605      	mov	r5, r0
 8004d36:	2800      	cmp	r0, #0
 8004d38:	d0f2      	beq.n	8004d20 <_realloc_r+0x1c>
 8004d3a:	4631      	mov	r1, r6
 8004d3c:	4622      	mov	r2, r4
 8004d3e:	f7ff fc03 	bl	8004548 <memcpy>
 8004d42:	4631      	mov	r1, r6
 8004d44:	4638      	mov	r0, r7
 8004d46:	f7ff ff35 	bl	8004bb4 <_free_r>
 8004d4a:	e7e9      	b.n	8004d20 <_realloc_r+0x1c>
 8004d4c:	4635      	mov	r5, r6
 8004d4e:	e7e7      	b.n	8004d20 <_realloc_r+0x1c>

08004d50 <_sbrk_r>:
 8004d50:	b538      	push	{r3, r4, r5, lr}
 8004d52:	4c06      	ldr	r4, [pc, #24]	; (8004d6c <_sbrk_r+0x1c>)
 8004d54:	2300      	movs	r3, #0
 8004d56:	4605      	mov	r5, r0
 8004d58:	4608      	mov	r0, r1
 8004d5a:	6023      	str	r3, [r4, #0]
 8004d5c:	f7fc fe84 	bl	8001a68 <_sbrk>
 8004d60:	1c43      	adds	r3, r0, #1
 8004d62:	d102      	bne.n	8004d6a <_sbrk_r+0x1a>
 8004d64:	6823      	ldr	r3, [r4, #0]
 8004d66:	b103      	cbz	r3, 8004d6a <_sbrk_r+0x1a>
 8004d68:	602b      	str	r3, [r5, #0]
 8004d6a:	bd38      	pop	{r3, r4, r5, pc}
 8004d6c:	20001240 	.word	0x20001240

08004d70 <__malloc_lock>:
 8004d70:	4770      	bx	lr

08004d72 <__malloc_unlock>:
 8004d72:	4770      	bx	lr

08004d74 <_malloc_usable_size_r>:
 8004d74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d78:	1f18      	subs	r0, r3, #4
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	bfbc      	itt	lt
 8004d7e:	580b      	ldrlt	r3, [r1, r0]
 8004d80:	18c0      	addlt	r0, r0, r3
 8004d82:	4770      	bx	lr

08004d84 <_init>:
 8004d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d86:	bf00      	nop
 8004d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d8a:	bc08      	pop	{r3}
 8004d8c:	469e      	mov	lr, r3
 8004d8e:	4770      	bx	lr

08004d90 <_fini>:
 8004d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d92:	bf00      	nop
 8004d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d96:	bc08      	pop	{r3}
 8004d98:	469e      	mov	lr, r3
 8004d9a:	4770      	bx	lr
