/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire [9:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [23:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [19:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 5'h00;
    else _00_ <= { in_data[81:80], celloutsig_0_1z };
  assign celloutsig_1_11z = celloutsig_1_6z[5:3] >= { celloutsig_1_2z[7:6], celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_5z[1], celloutsig_1_2z, celloutsig_1_12z } >= celloutsig_1_0z[21:7];
  assign celloutsig_0_31z = { celloutsig_0_28z[18:14], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_17z } % { 1'h1, celloutsig_0_5z[11:4], celloutsig_0_22z, celloutsig_0_30z };
  assign celloutsig_1_5z = { celloutsig_1_3z[16:15], celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[0], in_data[96] };
  assign celloutsig_1_6z = { celloutsig_1_3z[10:6], celloutsig_1_5z } % { 1'h1, celloutsig_1_3z[11:5] };
  assign celloutsig_1_8z = { celloutsig_1_3z[13:2], celloutsig_1_2z } % { 1'h1, celloutsig_1_2z[2], celloutsig_1_3z };
  assign celloutsig_1_10z = celloutsig_1_8z[16:3] % { 1'h1, in_data[185:173] };
  assign celloutsig_1_12z = in_data[135:130] % { 1'h1, celloutsig_1_2z[4:0] };
  assign celloutsig_0_5z = { in_data[76:73], _00_, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z } % { 1'h1, in_data[93:79] };
  assign celloutsig_0_7z = { in_data[21:11], celloutsig_0_6z, celloutsig_0_6z } % { 1'h1, celloutsig_0_5z[13:9], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_1z[2], celloutsig_0_6z, celloutsig_0_4z } % { 1'h1, celloutsig_0_5z[10], celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_9z[5:2], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_11z } % { 1'h1, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_15z = in_data[19:4] % { 1'h1, celloutsig_0_1z[1], celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_1z[2], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_12z } % { 1'h1, celloutsig_0_8z[1:0], celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_3z[3:0] % { 1'h1, celloutsig_0_14z[12:11], celloutsig_0_10z };
  assign celloutsig_0_27z = in_data[87:78] % { 1'h1, celloutsig_0_14z[8:0] };
  assign celloutsig_0_28z = { in_data[84:75], celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_4z } % { 1'h1, celloutsig_0_14z[17:0] };
  assign celloutsig_0_39z = { celloutsig_0_28z[12:5], celloutsig_0_4z, celloutsig_0_13z } * { celloutsig_0_15z[9:1], celloutsig_0_12z };
  assign celloutsig_0_41z = { celloutsig_0_27z[8:3], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_15z } * { celloutsig_0_31z[1:0], celloutsig_0_39z, celloutsig_0_6z, celloutsig_0_31z };
  assign celloutsig_0_3z = { _00_[2], _00_ } * { _00_[2:0], celloutsig_0_1z };
  assign celloutsig_1_2z = { celloutsig_1_0z[18:12], celloutsig_1_1z } * { in_data[146:141], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_29z = celloutsig_0_16z[7:2] * celloutsig_0_15z[6:1];
  assign celloutsig_1_9z = celloutsig_1_6z[7:5] != celloutsig_1_0z[10:8];
  assign celloutsig_1_14z = celloutsig_1_12z[4:0] != { celloutsig_1_10z[10:8], celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_1_16z = celloutsig_1_10z[9:1] != { celloutsig_1_3z[7:1], celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_0_10z = celloutsig_0_3z[5:1] != celloutsig_0_5z[8:4];
  assign celloutsig_0_22z = { celloutsig_0_15z[15:8], celloutsig_0_8z } != { in_data[45:43], celloutsig_0_17z, celloutsig_0_21z, _00_, celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_15z[2], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_13z } != { celloutsig_0_16z[14:2], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_30z = celloutsig_0_16z[13:10] != celloutsig_0_29z[5:2];
  assign celloutsig_0_4z = in_data[64:57] !== { celloutsig_0_3z[5:1], celloutsig_0_1z };
  assign celloutsig_1_19z = { in_data[165:162], celloutsig_1_16z } !== celloutsig_1_10z[8:4];
  assign celloutsig_0_13z = { celloutsig_0_9z[10:1], _00_ } !== { in_data[27:18], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[132:111] | in_data[172:151];
  assign celloutsig_0_17z = | { celloutsig_0_1z[1], _00_ };
  assign celloutsig_1_3z = in_data[188:171] >> { in_data[112:103], celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_5z >> { in_data[168:167], celloutsig_1_13z };
  assign celloutsig_0_9z = celloutsig_0_7z[10:0] >> celloutsig_0_7z[12:2];
  assign celloutsig_0_11z = celloutsig_0_9z[6:2] >> celloutsig_0_3z[5:1];
  assign celloutsig_0_1z = in_data[27:25] >> in_data[20:18];
  assign celloutsig_0_0z = ~((in_data[83] & in_data[46]) | in_data[68]);
  assign celloutsig_0_42z = ~((celloutsig_0_39z[3] & celloutsig_0_5z[7]) | celloutsig_0_23z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[6] & celloutsig_1_0z[16]) | in_data[171]);
  assign celloutsig_0_6z = ~((_00_[1] & celloutsig_0_5z[6]) | celloutsig_0_3z[1]);
  assign celloutsig_0_12z = ~((celloutsig_0_1z[0] & celloutsig_0_3z[1]) | celloutsig_0_3z[4]);
  assign celloutsig_0_19z = ~((celloutsig_0_8z[2] & celloutsig_0_14z[5]) | celloutsig_0_16z[6]);
  assign celloutsig_0_21z = ~((celloutsig_0_17z & celloutsig_0_9z[1]) | celloutsig_0_7z[6]);
  assign { out_data[130:128], out_data[96], out_data[55:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
