/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* MCLK */
#define MCLK_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MCLK_0_INBUF_ENABLED 0u
#define MCLK_0_INIT_DRIVESTATE 1u
#define MCLK_0_INIT_MUXSEL 3u
#define MCLK_0_INPUT_SYNC 2u
#define MCLK_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MCLK_0_NUM 0u
#define MCLK_0_PORT GPIO_PRT5
#define MCLK_0_SLEWRATE CY_GPIO_SLEW_FAST
#define MCLK_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define MCLK_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define MCLK_INBUF_ENABLED 0u
#define MCLK_INIT_DRIVESTATE 1u
#define MCLK_INIT_MUXSEL 3u
#define MCLK_INPUT_SYNC 2u
#define MCLK_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define MCLK_NUM 0u
#define MCLK_PORT GPIO_PRT5
#define MCLK_SLEWRATE CY_GPIO_SLEW_FAST
#define MCLK_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* TX_WS */
#define TX_WS_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define TX_WS_0_INBUF_ENABLED 0u
#define TX_WS_0_INIT_DRIVESTATE 1u
#define TX_WS_0_INIT_MUXSEL 22u
#define TX_WS_0_INPUT_SYNC 2u
#define TX_WS_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define TX_WS_0_NUM 2u
#define TX_WS_0_PORT GPIO_PRT5
#define TX_WS_0_SLEWRATE CY_GPIO_SLEW_FAST
#define TX_WS_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define TX_WS_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define TX_WS_INBUF_ENABLED 0u
#define TX_WS_INIT_DRIVESTATE 1u
#define TX_WS_INIT_MUXSEL 22u
#define TX_WS_INPUT_SYNC 2u
#define TX_WS_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define TX_WS_NUM 2u
#define TX_WS_PORT GPIO_PRT5
#define TX_WS_SLEWRATE CY_GPIO_SLEW_FAST
#define TX_WS_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* TX_SCK */
#define TX_SCK_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define TX_SCK_0_INBUF_ENABLED 0u
#define TX_SCK_0_INIT_DRIVESTATE 1u
#define TX_SCK_0_INIT_MUXSEL 22u
#define TX_SCK_0_INPUT_SYNC 2u
#define TX_SCK_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define TX_SCK_0_NUM 1u
#define TX_SCK_0_PORT GPIO_PRT5
#define TX_SCK_0_SLEWRATE CY_GPIO_SLEW_FAST
#define TX_SCK_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define TX_SCK_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define TX_SCK_INBUF_ENABLED 0u
#define TX_SCK_INIT_DRIVESTATE 1u
#define TX_SCK_INIT_MUXSEL 22u
#define TX_SCK_INPUT_SYNC 2u
#define TX_SCK_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define TX_SCK_NUM 1u
#define TX_SCK_PORT GPIO_PRT5
#define TX_SCK_SLEWRATE CY_GPIO_SLEW_FAST
#define TX_SCK_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* TX_SDO */
#define TX_SDO_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define TX_SDO_0_INBUF_ENABLED 0u
#define TX_SDO_0_INIT_DRIVESTATE 1u
#define TX_SDO_0_INIT_MUXSEL 22u
#define TX_SDO_0_INPUT_SYNC 2u
#define TX_SDO_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define TX_SDO_0_NUM 3u
#define TX_SDO_0_PORT GPIO_PRT5
#define TX_SDO_0_SLEWRATE CY_GPIO_SLEW_FAST
#define TX_SDO_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define TX_SDO_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define TX_SDO_INBUF_ENABLED 0u
#define TX_SDO_INIT_DRIVESTATE 1u
#define TX_SDO_INIT_MUXSEL 22u
#define TX_SDO_INPUT_SYNC 2u
#define TX_SDO_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define TX_SDO_NUM 3u
#define TX_SDO_PORT GPIO_PRT5
#define TX_SDO_SLEWRATE CY_GPIO_SLEW_FAST
#define TX_SDO_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PDM_CLK */
#define PDM_CLK_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PDM_CLK_0_INBUF_ENABLED 0u
#define PDM_CLK_0_INIT_DRIVESTATE 1u
#define PDM_CLK_0_INIT_MUXSEL 21u
#define PDM_CLK_0_INPUT_SYNC 2u
#define PDM_CLK_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PDM_CLK_0_NUM 4u
#define PDM_CLK_0_PORT GPIO_PRT10
#define PDM_CLK_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PDM_CLK_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PDM_CLK_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PDM_CLK_INBUF_ENABLED 0u
#define PDM_CLK_INIT_DRIVESTATE 1u
#define PDM_CLK_INIT_MUXSEL 21u
#define PDM_CLK_INPUT_SYNC 2u
#define PDM_CLK_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PDM_CLK_NUM 4u
#define PDM_CLK_PORT GPIO_PRT10
#define PDM_CLK_SLEWRATE CY_GPIO_SLEW_FAST
#define PDM_CLK_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_LSB */
#define Pin_LSB_0_DRIVEMODE CY_GPIO_DM_STRONG
#define Pin_LSB_0_INBUF_ENABLED 1u
#define Pin_LSB_0_INIT_DRIVESTATE 1u
#define Pin_LSB_0_INIT_MUXSEL 2u
#define Pin_LSB_0_INPUT_SYNC 2u
#define Pin_LSB_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_LSB_0_NUM 0u
#define Pin_LSB_0_PORT GPIO_PRT9
#define Pin_LSB_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_LSB_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_LSB_1_DRIVEMODE CY_GPIO_DM_STRONG
#define Pin_LSB_1_INBUF_ENABLED 1u
#define Pin_LSB_1_INIT_DRIVESTATE 1u
#define Pin_LSB_1_INIT_MUXSEL 2u
#define Pin_LSB_1_INPUT_SYNC 2u
#define Pin_LSB_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_LSB_1_NUM 1u
#define Pin_LSB_1_PORT GPIO_PRT9
#define Pin_LSB_1_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_LSB_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_LSB_2_DRIVEMODE CY_GPIO_DM_STRONG
#define Pin_LSB_2_INBUF_ENABLED 1u
#define Pin_LSB_2_INIT_DRIVESTATE 1u
#define Pin_LSB_2_INIT_MUXSEL 2u
#define Pin_LSB_2_INPUT_SYNC 2u
#define Pin_LSB_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_LSB_2_NUM 2u
#define Pin_LSB_2_PORT GPIO_PRT9
#define Pin_LSB_2_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_LSB_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_LSB_3_DRIVEMODE CY_GPIO_DM_STRONG
#define Pin_LSB_3_INBUF_ENABLED 1u
#define Pin_LSB_3_INIT_DRIVESTATE 1u
#define Pin_LSB_3_INIT_MUXSEL 2u
#define Pin_LSB_3_INPUT_SYNC 2u
#define Pin_LSB_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_LSB_3_NUM 4u
#define Pin_LSB_3_PORT GPIO_PRT9
#define Pin_LSB_3_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_LSB_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_LSB_4_DRIVEMODE CY_GPIO_DM_STRONG
#define Pin_LSB_4_INBUF_ENABLED 1u
#define Pin_LSB_4_INIT_DRIVESTATE 1u
#define Pin_LSB_4_INIT_MUXSEL 2u
#define Pin_LSB_4_INPUT_SYNC 2u
#define Pin_LSB_4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_LSB_4_NUM 5u
#define Pin_LSB_4_PORT GPIO_PRT9
#define Pin_LSB_4_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_LSB_4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_LSB_5_DRIVEMODE CY_GPIO_DM_STRONG
#define Pin_LSB_5_INBUF_ENABLED 1u
#define Pin_LSB_5_INIT_DRIVESTATE 1u
#define Pin_LSB_5_INIT_MUXSEL 2u
#define Pin_LSB_5_INPUT_SYNC 2u
#define Pin_LSB_5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_LSB_5_NUM 2u
#define Pin_LSB_5_PORT GPIO_PRT0
#define Pin_LSB_5_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_LSB_5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_LSB_6_DRIVEMODE CY_GPIO_DM_STRONG
#define Pin_LSB_6_INBUF_ENABLED 1u
#define Pin_LSB_6_INIT_DRIVESTATE 1u
#define Pin_LSB_6_INIT_MUXSEL 2u
#define Pin_LSB_6_INPUT_SYNC 2u
#define Pin_LSB_6_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_LSB_6_NUM 0u
#define Pin_LSB_6_PORT GPIO_PRT13
#define Pin_LSB_6_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_LSB_6_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_LSB_7_DRIVEMODE CY_GPIO_DM_STRONG
#define Pin_LSB_7_INBUF_ENABLED 1u
#define Pin_LSB_7_INIT_DRIVESTATE 1u
#define Pin_LSB_7_INIT_MUXSEL 2u
#define Pin_LSB_7_INPUT_SYNC 2u
#define Pin_LSB_7_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_LSB_7_NUM 1u
#define Pin_LSB_7_PORT GPIO_PRT13
#define Pin_LSB_7_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_LSB_7_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_d_c */
#define Pin_d_c_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_d_c_0_INBUF_ENABLED 0u
#define Pin_d_c_0_INIT_DRIVESTATE 1u
#define Pin_d_c_0_INIT_MUXSEL 3u
#define Pin_d_c_0_INPUT_SYNC 2u
#define Pin_d_c_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_d_c_0_NUM 1u
#define Pin_d_c_0_PORT GPIO_PRT12
#define Pin_d_c_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_d_c_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_d_c_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_d_c_INBUF_ENABLED 0u
#define Pin_d_c_INIT_DRIVESTATE 1u
#define Pin_d_c_INIT_MUXSEL 3u
#define Pin_d_c_INPUT_SYNC 2u
#define Pin_d_c_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_d_c_NUM 1u
#define Pin_d_c_PORT GPIO_PRT12
#define Pin_d_c_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_d_c_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_ncs */
#define Pin_ncs_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_ncs_0_INBUF_ENABLED 0u
#define Pin_ncs_0_INIT_DRIVESTATE 1u
#define Pin_ncs_0_INIT_MUXSEL 3u
#define Pin_ncs_0_INPUT_SYNC 2u
#define Pin_ncs_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_ncs_0_NUM 5u
#define Pin_ncs_0_PORT GPIO_PRT1
#define Pin_ncs_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_ncs_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_ncs_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_ncs_INBUF_ENABLED 0u
#define Pin_ncs_INIT_DRIVESTATE 1u
#define Pin_ncs_INIT_MUXSEL 3u
#define Pin_ncs_INPUT_SYNC 2u
#define Pin_ncs_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_ncs_NUM 5u
#define Pin_ncs_PORT GPIO_PRT1
#define Pin_ncs_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_ncs_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_nrd */
#define Pin_nrd_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_nrd_0_INBUF_ENABLED 0u
#define Pin_nrd_0_INIT_DRIVESTATE 1u
#define Pin_nrd_0_INIT_MUXSEL 3u
#define Pin_nrd_0_INPUT_SYNC 2u
#define Pin_nrd_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_nrd_0_NUM 3u
#define Pin_nrd_0_PORT GPIO_PRT12
#define Pin_nrd_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_nrd_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_nrd_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_nrd_INBUF_ENABLED 0u
#define Pin_nrd_INIT_DRIVESTATE 1u
#define Pin_nrd_INIT_MUXSEL 3u
#define Pin_nrd_INPUT_SYNC 2u
#define Pin_nrd_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_nrd_NUM 3u
#define Pin_nrd_PORT GPIO_PRT12
#define Pin_nrd_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_nrd_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_nwr */
#define Pin_nwr_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_nwr_0_INBUF_ENABLED 0u
#define Pin_nwr_0_INIT_DRIVESTATE 1u
#define Pin_nwr_0_INIT_MUXSEL 3u
#define Pin_nwr_0_INPUT_SYNC 2u
#define Pin_nwr_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_nwr_0_NUM 0u
#define Pin_nwr_0_PORT GPIO_PRT12
#define Pin_nwr_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_nwr_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_nwr_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_nwr_INBUF_ENABLED 0u
#define Pin_nwr_INIT_DRIVESTATE 1u
#define Pin_nwr_INIT_MUXSEL 3u
#define Pin_nwr_INPUT_SYNC 2u
#define Pin_nwr_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_nwr_NUM 0u
#define Pin_nwr_PORT GPIO_PRT12
#define Pin_nwr_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_nwr_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RED_LED */
#define RED_LED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_LED_0_INBUF_ENABLED 0u
#define RED_LED_0_INIT_DRIVESTATE 1u
#define RED_LED_0_INIT_MUXSEL 0u
#define RED_LED_0_INPUT_SYNC 2u
#define RED_LED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_LED_0_NUM 3u
#define RED_LED_0_PORT GPIO_PRT0
#define RED_LED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_LED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RED_LED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_LED_INBUF_ENABLED 0u
#define RED_LED_INIT_DRIVESTATE 1u
#define RED_LED_INIT_MUXSEL 0u
#define RED_LED_INPUT_SYNC 2u
#define RED_LED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_LED_NUM 3u
#define RED_LED_PORT GPIO_PRT0
#define RED_LED_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_LED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PDM_DATA */
#define PDM_DATA_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define PDM_DATA_0_INBUF_ENABLED 1u
#define PDM_DATA_0_INIT_DRIVESTATE 0u
#define PDM_DATA_0_INIT_MUXSEL 21u
#define PDM_DATA_0_INPUT_SYNC 2u
#define PDM_DATA_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PDM_DATA_0_NUM 5u
#define PDM_DATA_0_PORT GPIO_PRT10
#define PDM_DATA_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PDM_DATA_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PDM_DATA_DRIVEMODE CY_GPIO_DM_HIGHZ
#define PDM_DATA_INBUF_ENABLED 1u
#define PDM_DATA_INIT_DRIVESTATE 0u
#define PDM_DATA_INIT_MUXSEL 21u
#define PDM_DATA_INPUT_SYNC 2u
#define PDM_DATA_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PDM_DATA_NUM 5u
#define PDM_DATA_PORT GPIO_PRT10
#define PDM_DATA_SLEWRATE CY_GPIO_SLEW_FAST
#define PDM_DATA_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_Rx */
#define CapSense_Rx_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Rx_0_INBUF_ENABLED 0u
#define CapSense_Rx_0_INIT_DRIVESTATE 1u
#define CapSense_Rx_0_INIT_MUXSEL 4u
#define CapSense_Rx_0_INPUT_SYNC 2u
#define CapSense_Rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Rx_0_NUM 1u
#define CapSense_Rx_0_PORT GPIO_PRT8
#define CapSense_Rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Rx_1_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Rx_1_INBUF_ENABLED 0u
#define CapSense_Rx_1_INIT_DRIVESTATE 1u
#define CapSense_Rx_1_INIT_MUXSEL 4u
#define CapSense_Rx_1_INPUT_SYNC 2u
#define CapSense_Rx_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Rx_1_NUM 2u
#define CapSense_Rx_1_PORT GPIO_PRT8
#define CapSense_Rx_1_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Rx_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_Tx */
#define CapSense_Tx_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Tx_0_INBUF_ENABLED 0u
#define CapSense_Tx_0_INIT_DRIVESTATE 1u
#define CapSense_Tx_0_INIT_MUXSEL 0u
#define CapSense_Tx_0_INPUT_SYNC 2u
#define CapSense_Tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Tx_0_NUM 0u
#define CapSense_Tx_0_PORT GPIO_PRT1
#define CapSense_Tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Tx_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Tx_INBUF_ENABLED 0u
#define CapSense_Tx_INIT_DRIVESTATE 1u
#define CapSense_Tx_INIT_MUXSEL 0u
#define CapSense_Tx_INPUT_SYNC 2u
#define CapSense_Tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Tx_NUM 0u
#define CapSense_Tx_PORT GPIO_PRT1
#define CapSense_Tx_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Intf_nreset */
#define Intf_nreset_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Intf_nreset_0_INBUF_ENABLED 0u
#define Intf_nreset_0_INIT_DRIVESTATE 0u
#define Intf_nreset_0_INIT_MUXSEL 0u
#define Intf_nreset_0_INPUT_SYNC 2u
#define Intf_nreset_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Intf_nreset_0_NUM 2u
#define Intf_nreset_0_PORT GPIO_PRT12
#define Intf_nreset_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Intf_nreset_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Intf_nreset_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Intf_nreset_INBUF_ENABLED 0u
#define Intf_nreset_INIT_DRIVESTATE 0u
#define Intf_nreset_INIT_MUXSEL 0u
#define Intf_nreset_INPUT_SYNC 2u
#define Intf_nreset_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Intf_nreset_NUM 2u
#define Intf_nreset_PORT GPIO_PRT12
#define Intf_nreset_SLEWRATE CY_GPIO_SLEW_FAST
#define Intf_nreset_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_Sns */
#define CapSense_Sns_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_0_INBUF_ENABLED 0u
#define CapSense_Sns_0_INIT_DRIVESTATE 1u
#define CapSense_Sns_0_INIT_MUXSEL 0u
#define CapSense_Sns_0_INPUT_SYNC 2u
#define CapSense_Sns_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_0_NUM 3u
#define CapSense_Sns_0_PORT GPIO_PRT8
#define CapSense_Sns_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_1_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_1_INBUF_ENABLED 0u
#define CapSense_Sns_1_INIT_DRIVESTATE 1u
#define CapSense_Sns_1_INIT_MUXSEL 0u
#define CapSense_Sns_1_INPUT_SYNC 2u
#define CapSense_Sns_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_1_NUM 4u
#define CapSense_Sns_1_PORT GPIO_PRT8
#define CapSense_Sns_1_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_2_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_2_INBUF_ENABLED 0u
#define CapSense_Sns_2_INIT_DRIVESTATE 1u
#define CapSense_Sns_2_INIT_MUXSEL 0u
#define CapSense_Sns_2_INPUT_SYNC 2u
#define CapSense_Sns_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_2_NUM 5u
#define CapSense_Sns_2_PORT GPIO_PRT8
#define CapSense_Sns_2_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_3_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_3_INBUF_ENABLED 0u
#define CapSense_Sns_3_INIT_DRIVESTATE 1u
#define CapSense_Sns_3_INIT_MUXSEL 0u
#define CapSense_Sns_3_INPUT_SYNC 2u
#define CapSense_Sns_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_3_NUM 6u
#define CapSense_Sns_3_PORT GPIO_PRT8
#define CapSense_Sns_3_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_4_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_4_INBUF_ENABLED 0u
#define CapSense_Sns_4_INIT_DRIVESTATE 1u
#define CapSense_Sns_4_INIT_MUXSEL 0u
#define CapSense_Sns_4_INPUT_SYNC 2u
#define CapSense_Sns_4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_4_NUM 7u
#define CapSense_Sns_4_PORT GPIO_PRT8
#define CapSense_Sns_4_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_Cmod */
#define CapSense_Cmod_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Cmod_0_INBUF_ENABLED 0u
#define CapSense_Cmod_0_INIT_DRIVESTATE 1u
#define CapSense_Cmod_0_INIT_MUXSEL 0u
#define CapSense_Cmod_0_INPUT_SYNC 2u
#define CapSense_Cmod_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Cmod_0_NUM 7u
#define CapSense_Cmod_0_PORT GPIO_PRT7
#define CapSense_Cmod_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Cmod_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Cmod_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Cmod_INBUF_ENABLED 0u
#define CapSense_Cmod_INIT_DRIVESTATE 1u
#define CapSense_Cmod_INIT_MUXSEL 0u
#define CapSense_Cmod_INPUT_SYNC 2u
#define CapSense_Cmod_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Cmod_NUM 7u
#define CapSense_Cmod_PORT GPIO_PRT7
#define CapSense_Cmod_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Cmod_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CodecI2CM_scl */
#define CodecI2CM_scl_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define CodecI2CM_scl_0_INBUF_ENABLED 1u
#define CodecI2CM_scl_0_INIT_DRIVESTATE 1u
#define CodecI2CM_scl_0_INIT_MUXSEL 19u
#define CodecI2CM_scl_0_INPUT_SYNC 2u
#define CodecI2CM_scl_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CodecI2CM_scl_0_NUM 0u
#define CodecI2CM_scl_0_PORT GPIO_PRT6
#define CodecI2CM_scl_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CodecI2CM_scl_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CodecI2CM_scl_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define CodecI2CM_scl_INBUF_ENABLED 1u
#define CodecI2CM_scl_INIT_DRIVESTATE 1u
#define CodecI2CM_scl_INIT_MUXSEL 19u
#define CodecI2CM_scl_INPUT_SYNC 2u
#define CodecI2CM_scl_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CodecI2CM_scl_NUM 0u
#define CodecI2CM_scl_PORT GPIO_PRT6
#define CodecI2CM_scl_SLEWRATE CY_GPIO_SLEW_FAST
#define CodecI2CM_scl_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CodecI2CM_sda */
#define CodecI2CM_sda_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define CodecI2CM_sda_0_INBUF_ENABLED 1u
#define CodecI2CM_sda_0_INIT_DRIVESTATE 1u
#define CodecI2CM_sda_0_INIT_MUXSEL 19u
#define CodecI2CM_sda_0_INPUT_SYNC 2u
#define CodecI2CM_sda_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CodecI2CM_sda_0_NUM 1u
#define CodecI2CM_sda_0_PORT GPIO_PRT6
#define CodecI2CM_sda_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CodecI2CM_sda_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CodecI2CM_sda_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define CodecI2CM_sda_INBUF_ENABLED 1u
#define CodecI2CM_sda_INIT_DRIVESTATE 1u
#define CodecI2CM_sda_INIT_MUXSEL 19u
#define CodecI2CM_sda_INPUT_SYNC 2u
#define CodecI2CM_sda_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CodecI2CM_sda_NUM 1u
#define CodecI2CM_sda_PORT GPIO_PRT6
#define CodecI2CM_sda_SLEWRATE CY_GPIO_SLEW_FAST
#define CodecI2CM_sda_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_CintA */
#define CapSense_CintA_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_CintA_0_INBUF_ENABLED 0u
#define CapSense_CintA_0_INIT_DRIVESTATE 1u
#define CapSense_CintA_0_INIT_MUXSEL 0u
#define CapSense_CintA_0_INPUT_SYNC 2u
#define CapSense_CintA_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_CintA_0_NUM 1u
#define CapSense_CintA_0_PORT GPIO_PRT7
#define CapSense_CintA_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_CintA_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_CintA_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_CintA_INBUF_ENABLED 0u
#define CapSense_CintA_INIT_DRIVESTATE 1u
#define CapSense_CintA_INIT_MUXSEL 0u
#define CapSense_CintA_INPUT_SYNC 2u
#define CapSense_CintA_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_CintA_NUM 1u
#define CapSense_CintA_PORT GPIO_PRT7
#define CapSense_CintA_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_CintA_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_CintB */
#define CapSense_CintB_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_CintB_0_INBUF_ENABLED 0u
#define CapSense_CintB_0_INIT_DRIVESTATE 1u
#define CapSense_CintB_0_INIT_MUXSEL 0u
#define CapSense_CintB_0_INPUT_SYNC 2u
#define CapSense_CintB_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_CintB_0_NUM 2u
#define CapSense_CintB_0_PORT GPIO_PRT7
#define CapSense_CintB_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_CintB_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_CintB_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_CintB_INBUF_ENABLED 0u
#define CapSense_CintB_INIT_DRIVESTATE 1u
#define CapSense_CintB_INIT_MUXSEL 0u
#define CapSense_CintB_INPUT_SYNC 2u
#define CapSense_CintB_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_CintB_NUM 2u
#define CapSense_CintB_PORT GPIO_PRT7
#define CapSense_CintB_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_CintB_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SMIF_1_spi_clk */
#define SMIF_1_spi_clk_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SMIF_1_spi_clk_0_INBUF_ENABLED 0u
#define SMIF_1_spi_clk_0_INIT_DRIVESTATE 1u
#define SMIF_1_spi_clk_0_INIT_MUXSEL 17u
#define SMIF_1_spi_clk_0_INPUT_SYNC 2u
#define SMIF_1_spi_clk_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SMIF_1_spi_clk_0_NUM 7u
#define SMIF_1_spi_clk_0_PORT GPIO_PRT11
#define SMIF_1_spi_clk_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SMIF_1_spi_clk_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SMIF_1_spi_clk_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SMIF_1_spi_clk_INBUF_ENABLED 0u
#define SMIF_1_spi_clk_INIT_DRIVESTATE 1u
#define SMIF_1_spi_clk_INIT_MUXSEL 17u
#define SMIF_1_spi_clk_INPUT_SYNC 2u
#define SMIF_1_spi_clk_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SMIF_1_spi_clk_NUM 7u
#define SMIF_1_spi_clk_PORT GPIO_PRT11
#define SMIF_1_spi_clk_SLEWRATE CY_GPIO_SLEW_FAST
#define SMIF_1_spi_clk_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SMIF_1_spi_data_0 */
#define SMIF_1_spi_data_0_0_DRIVEMODE CY_GPIO_DM_STRONG
#define SMIF_1_spi_data_0_0_INBUF_ENABLED 1u
#define SMIF_1_spi_data_0_0_INIT_DRIVESTATE 1u
#define SMIF_1_spi_data_0_0_INIT_MUXSEL 17u
#define SMIF_1_spi_data_0_0_INPUT_SYNC 2u
#define SMIF_1_spi_data_0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SMIF_1_spi_data_0_0_NUM 6u
#define SMIF_1_spi_data_0_0_PORT GPIO_PRT11
#define SMIF_1_spi_data_0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SMIF_1_spi_data_0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SMIF_1_spi_data_0_DRIVEMODE CY_GPIO_DM_STRONG
#define SMIF_1_spi_data_0_INBUF_ENABLED 1u
#define SMIF_1_spi_data_0_INIT_DRIVESTATE 1u
#define SMIF_1_spi_data_0_INIT_MUXSEL 17u
#define SMIF_1_spi_data_0_INPUT_SYNC 2u
#define SMIF_1_spi_data_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SMIF_1_spi_data_0_NUM 6u
#define SMIF_1_spi_data_0_PORT GPIO_PRT11
#define SMIF_1_spi_data_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SMIF_1_spi_data_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SMIF_1_spi_data_1 */
#define SMIF_1_spi_data_1_0_DRIVEMODE CY_GPIO_DM_STRONG
#define SMIF_1_spi_data_1_0_INBUF_ENABLED 1u
#define SMIF_1_spi_data_1_0_INIT_DRIVESTATE 1u
#define SMIF_1_spi_data_1_0_INIT_MUXSEL 17u
#define SMIF_1_spi_data_1_0_INPUT_SYNC 2u
#define SMIF_1_spi_data_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SMIF_1_spi_data_1_0_NUM 5u
#define SMIF_1_spi_data_1_0_PORT GPIO_PRT11
#define SMIF_1_spi_data_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SMIF_1_spi_data_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SMIF_1_spi_data_1_DRIVEMODE CY_GPIO_DM_STRONG
#define SMIF_1_spi_data_1_INBUF_ENABLED 1u
#define SMIF_1_spi_data_1_INIT_DRIVESTATE 1u
#define SMIF_1_spi_data_1_INIT_MUXSEL 17u
#define SMIF_1_spi_data_1_INPUT_SYNC 2u
#define SMIF_1_spi_data_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SMIF_1_spi_data_1_NUM 5u
#define SMIF_1_spi_data_1_PORT GPIO_PRT11
#define SMIF_1_spi_data_1_SLEWRATE CY_GPIO_SLEW_FAST
#define SMIF_1_spi_data_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SMIF_1_spi_data_2 */
#define SMIF_1_spi_data_2_0_DRIVEMODE CY_GPIO_DM_STRONG
#define SMIF_1_spi_data_2_0_INBUF_ENABLED 1u
#define SMIF_1_spi_data_2_0_INIT_DRIVESTATE 1u
#define SMIF_1_spi_data_2_0_INIT_MUXSEL 17u
#define SMIF_1_spi_data_2_0_INPUT_SYNC 2u
#define SMIF_1_spi_data_2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SMIF_1_spi_data_2_0_NUM 4u
#define SMIF_1_spi_data_2_0_PORT GPIO_PRT11
#define SMIF_1_spi_data_2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SMIF_1_spi_data_2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SMIF_1_spi_data_2_DRIVEMODE CY_GPIO_DM_STRONG
#define SMIF_1_spi_data_2_INBUF_ENABLED 1u
#define SMIF_1_spi_data_2_INIT_DRIVESTATE 1u
#define SMIF_1_spi_data_2_INIT_MUXSEL 17u
#define SMIF_1_spi_data_2_INPUT_SYNC 2u
#define SMIF_1_spi_data_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SMIF_1_spi_data_2_NUM 4u
#define SMIF_1_spi_data_2_PORT GPIO_PRT11
#define SMIF_1_spi_data_2_SLEWRATE CY_GPIO_SLEW_FAST
#define SMIF_1_spi_data_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SMIF_1_spi_data_3 */
#define SMIF_1_spi_data_3_0_DRIVEMODE CY_GPIO_DM_STRONG
#define SMIF_1_spi_data_3_0_INBUF_ENABLED 1u
#define SMIF_1_spi_data_3_0_INIT_DRIVESTATE 1u
#define SMIF_1_spi_data_3_0_INIT_MUXSEL 17u
#define SMIF_1_spi_data_3_0_INPUT_SYNC 2u
#define SMIF_1_spi_data_3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SMIF_1_spi_data_3_0_NUM 3u
#define SMIF_1_spi_data_3_0_PORT GPIO_PRT11
#define SMIF_1_spi_data_3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SMIF_1_spi_data_3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SMIF_1_spi_data_3_DRIVEMODE CY_GPIO_DM_STRONG
#define SMIF_1_spi_data_3_INBUF_ENABLED 1u
#define SMIF_1_spi_data_3_INIT_DRIVESTATE 1u
#define SMIF_1_spi_data_3_INIT_MUXSEL 17u
#define SMIF_1_spi_data_3_INPUT_SYNC 2u
#define SMIF_1_spi_data_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SMIF_1_spi_data_3_NUM 3u
#define SMIF_1_spi_data_3_PORT GPIO_PRT11
#define SMIF_1_spi_data_3_SLEWRATE CY_GPIO_SLEW_FAST
#define SMIF_1_spi_data_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SMIF_1_spi_select0 */
#define SMIF_1_spi_select0_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SMIF_1_spi_select0_0_INBUF_ENABLED 0u
#define SMIF_1_spi_select0_0_INIT_DRIVESTATE 1u
#define SMIF_1_spi_select0_0_INIT_MUXSEL 17u
#define SMIF_1_spi_select0_0_INPUT_SYNC 2u
#define SMIF_1_spi_select0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SMIF_1_spi_select0_0_NUM 2u
#define SMIF_1_spi_select0_0_PORT GPIO_PRT11
#define SMIF_1_spi_select0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SMIF_1_spi_select0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SMIF_1_spi_select0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SMIF_1_spi_select0_INBUF_ENABLED 0u
#define SMIF_1_spi_select0_INIT_DRIVESTATE 1u
#define SMIF_1_spi_select0_INIT_MUXSEL 17u
#define SMIF_1_spi_select0_INPUT_SYNC 2u
#define SMIF_1_spi_select0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SMIF_1_spi_select0_NUM 2u
#define SMIF_1_spi_select0_PORT GPIO_PRT11
#define SMIF_1_spi_select0_SLEWRATE CY_GPIO_SLEW_FAST
#define SMIF_1_spi_select0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
