#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("saveValueLayer1_V_Addr_A", 32, hls_out, 3, "bram", "mem_address", 1),
	Port_Property("saveValueLayer1_V_EN_A", 1, hls_out, 3, "bram", "mem_ce", 1),
	Port_Property("saveValueLayer1_V_WEN_A", 4, hls_out, 3, "bram", "mem_we", 1),
	Port_Property("saveValueLayer1_V_Din_A", 32, hls_out, 3, "bram", "mem_din", 1),
	Port_Property("saveValueLayer1_V_Dout_A", 32, hls_in, 3, "bram", "mem_dout", 1),
	Port_Property("saveValueLayer1_V_Clk_A", 1, hls_out, 3, "bram", "mem_clk", 1),
	Port_Property("saveValueLayer1_V_Rst_A", 1, hls_out, 3, "bram", "mem_rst", 1),
	Port_Property("saveValueLayer2_V_Addr_A", 32, hls_out, 4, "bram", "mem_address", 1),
	Port_Property("saveValueLayer2_V_EN_A", 1, hls_out, 4, "bram", "mem_ce", 1),
	Port_Property("saveValueLayer2_V_WEN_A", 4, hls_out, 4, "bram", "mem_we", 1),
	Port_Property("saveValueLayer2_V_Din_A", 32, hls_out, 4, "bram", "mem_din", 1),
	Port_Property("saveValueLayer2_V_Dout_A", 32, hls_in, 4, "bram", "mem_dout", 1),
	Port_Property("saveValueLayer2_V_Clk_A", 1, hls_out, 4, "bram", "mem_clk", 1),
	Port_Property("saveValueLayer2_V_Rst_A", 1, hls_out, 4, "bram", "mem_rst", 1),
	Port_Property("saveValueLayer3_V_Addr_A", 32, hls_out, 5, "bram", "mem_address", 1),
	Port_Property("saveValueLayer3_V_EN_A", 1, hls_out, 5, "bram", "mem_ce", 1),
	Port_Property("saveValueLayer3_V_WEN_A", 4, hls_out, 5, "bram", "mem_we", 1),
	Port_Property("saveValueLayer3_V_Din_A", 32, hls_out, 5, "bram", "mem_din", 1),
	Port_Property("saveValueLayer3_V_Dout_A", 32, hls_in, 5, "bram", "mem_dout", 1),
	Port_Property("saveValueLayer3_V_Clk_A", 1, hls_out, 5, "bram", "mem_clk", 1),
	Port_Property("saveValueLayer3_V_Rst_A", 1, hls_out, 5, "bram", "mem_rst", 1),
	Port_Property("Layer1_WeightArray_V_Addr_A", 32, hls_out, 6, "bram", "mem_address", 1),
	Port_Property("Layer1_WeightArray_V_EN_A", 1, hls_out, 6, "bram", "mem_ce", 1),
	Port_Property("Layer1_WeightArray_V_WEN_A", 4, hls_out, 6, "bram", "mem_we", 1),
	Port_Property("Layer1_WeightArray_V_Din_A", 32, hls_out, 6, "bram", "mem_din", 1),
	Port_Property("Layer1_WeightArray_V_Dout_A", 32, hls_in, 6, "bram", "mem_dout", 1),
	Port_Property("Layer1_WeightArray_V_Clk_A", 1, hls_out, 6, "bram", "mem_clk", 1),
	Port_Property("Layer1_WeightArray_V_Rst_A", 1, hls_out, 6, "bram", "mem_rst", 1),
	Port_Property("Layer1_BiasArray_V_Addr_A", 32, hls_out, 7, "bram", "mem_address", 1),
	Port_Property("Layer1_BiasArray_V_EN_A", 1, hls_out, 7, "bram", "mem_ce", 1),
	Port_Property("Layer1_BiasArray_V_WEN_A", 4, hls_out, 7, "bram", "mem_we", 1),
	Port_Property("Layer1_BiasArray_V_Din_A", 32, hls_out, 7, "bram", "mem_din", 1),
	Port_Property("Layer1_BiasArray_V_Dout_A", 32, hls_in, 7, "bram", "mem_dout", 1),
	Port_Property("Layer1_BiasArray_V_Clk_A", 1, hls_out, 7, "bram", "mem_clk", 1),
	Port_Property("Layer1_BiasArray_V_Rst_A", 1, hls_out, 7, "bram", "mem_rst", 1),
	Port_Property("Layer2_WeightMatrix_V_Addr_A", 32, hls_out, 8, "bram", "mem_address", 1),
	Port_Property("Layer2_WeightMatrix_V_EN_A", 1, hls_out, 8, "bram", "mem_ce", 1),
	Port_Property("Layer2_WeightMatrix_V_WEN_A", 4, hls_out, 8, "bram", "mem_we", 1),
	Port_Property("Layer2_WeightMatrix_V_Din_A", 32, hls_out, 8, "bram", "mem_din", 1),
	Port_Property("Layer2_WeightMatrix_V_Dout_A", 32, hls_in, 8, "bram", "mem_dout", 1),
	Port_Property("Layer2_WeightMatrix_V_Clk_A", 1, hls_out, 8, "bram", "mem_clk", 1),
	Port_Property("Layer2_WeightMatrix_V_Rst_A", 1, hls_out, 8, "bram", "mem_rst", 1),
	Port_Property("Layer2_BiasArray_V_Addr_A", 32, hls_out, 9, "bram", "mem_address", 1),
	Port_Property("Layer2_BiasArray_V_EN_A", 1, hls_out, 9, "bram", "mem_ce", 1),
	Port_Property("Layer2_BiasArray_V_WEN_A", 4, hls_out, 9, "bram", "mem_we", 1),
	Port_Property("Layer2_BiasArray_V_Din_A", 32, hls_out, 9, "bram", "mem_din", 1),
	Port_Property("Layer2_BiasArray_V_Dout_A", 32, hls_in, 9, "bram", "mem_dout", 1),
	Port_Property("Layer2_BiasArray_V_Clk_A", 1, hls_out, 9, "bram", "mem_clk", 1),
	Port_Property("Layer2_BiasArray_V_Rst_A", 1, hls_out, 9, "bram", "mem_rst", 1),
	Port_Property("Layer3_weightArray_0_V_Addr_A", 32, hls_out, 10, "bram", "mem_address", 1),
	Port_Property("Layer3_weightArray_0_V_EN_A", 1, hls_out, 10, "bram", "mem_ce", 1),
	Port_Property("Layer3_weightArray_0_V_WEN_A", 4, hls_out, 10, "bram", "mem_we", 1),
	Port_Property("Layer3_weightArray_0_V_Din_A", 32, hls_out, 10, "bram", "mem_din", 1),
	Port_Property("Layer3_weightArray_0_V_Dout_A", 32, hls_in, 10, "bram", "mem_dout", 1),
	Port_Property("Layer3_weightArray_0_V_Clk_A", 1, hls_out, 10, "bram", "mem_clk", 1),
	Port_Property("Layer3_weightArray_0_V_Rst_A", 1, hls_out, 10, "bram", "mem_rst", 1),
	Port_Property("Layer3_weightArray_1_V_Addr_A", 32, hls_out, 11, "bram", "mem_address", 1),
	Port_Property("Layer3_weightArray_1_V_EN_A", 1, hls_out, 11, "bram", "mem_ce", 1),
	Port_Property("Layer3_weightArray_1_V_WEN_A", 4, hls_out, 11, "bram", "mem_we", 1),
	Port_Property("Layer3_weightArray_1_V_Din_A", 32, hls_out, 11, "bram", "mem_din", 1),
	Port_Property("Layer3_weightArray_1_V_Dout_A", 32, hls_in, 11, "bram", "mem_dout", 1),
	Port_Property("Layer3_weightArray_1_V_Clk_A", 1, hls_out, 11, "bram", "mem_clk", 1),
	Port_Property("Layer3_weightArray_1_V_Rst_A", 1, hls_out, 11, "bram", "mem_rst", 1),
	Port_Property("Layer3_weightArray_2_V_Addr_A", 32, hls_out, 12, "bram", "mem_address", 1),
	Port_Property("Layer3_weightArray_2_V_EN_A", 1, hls_out, 12, "bram", "mem_ce", 1),
	Port_Property("Layer3_weightArray_2_V_WEN_A", 4, hls_out, 12, "bram", "mem_we", 1),
	Port_Property("Layer3_weightArray_2_V_Din_A", 32, hls_out, 12, "bram", "mem_din", 1),
	Port_Property("Layer3_weightArray_2_V_Dout_A", 32, hls_in, 12, "bram", "mem_dout", 1),
	Port_Property("Layer3_weightArray_2_V_Clk_A", 1, hls_out, 12, "bram", "mem_clk", 1),
	Port_Property("Layer3_weightArray_2_V_Rst_A", 1, hls_out, 12, "bram", "mem_rst", 1),
	Port_Property("Layer3_weightArray_3_V_Addr_A", 32, hls_out, 13, "bram", "mem_address", 1),
	Port_Property("Layer3_weightArray_3_V_EN_A", 1, hls_out, 13, "bram", "mem_ce", 1),
	Port_Property("Layer3_weightArray_3_V_WEN_A", 4, hls_out, 13, "bram", "mem_we", 1),
	Port_Property("Layer3_weightArray_3_V_Din_A", 32, hls_out, 13, "bram", "mem_din", 1),
	Port_Property("Layer3_weightArray_3_V_Dout_A", 32, hls_in, 13, "bram", "mem_dout", 1),
	Port_Property("Layer3_weightArray_3_V_Clk_A", 1, hls_out, 13, "bram", "mem_clk", 1),
	Port_Property("Layer3_weightArray_3_V_Rst_A", 1, hls_out, 13, "bram", "mem_rst", 1),
	Port_Property("Layer3_Bias_V_Addr_A", 32, hls_out, 14, "bram", "mem_address", 1),
	Port_Property("Layer3_Bias_V_EN_A", 1, hls_out, 14, "bram", "mem_ce", 1),
	Port_Property("Layer3_Bias_V_WEN_A", 4, hls_out, 14, "bram", "mem_we", 1),
	Port_Property("Layer3_Bias_V_Din_A", 32, hls_out, 14, "bram", "mem_din", 1),
	Port_Property("Layer3_Bias_V_Dout_A", 32, hls_in, 14, "bram", "mem_dout", 1),
	Port_Property("Layer3_Bias_V_Clk_A", 1, hls_out, 14, "bram", "mem_clk", 1),
	Port_Property("Layer3_Bias_V_Rst_A", 1, hls_out, 14, "bram", "mem_rst", 1),
	Port_Property("Layer4_weightArray_V_Addr_A", 32, hls_out, 15, "bram", "mem_address", 1),
	Port_Property("Layer4_weightArray_V_EN_A", 1, hls_out, 15, "bram", "mem_ce", 1),
	Port_Property("Layer4_weightArray_V_WEN_A", 4, hls_out, 15, "bram", "mem_we", 1),
	Port_Property("Layer4_weightArray_V_Din_A", 32, hls_out, 15, "bram", "mem_din", 1),
	Port_Property("Layer4_weightArray_V_Dout_A", 32, hls_in, 15, "bram", "mem_dout", 1),
	Port_Property("Layer4_weightArray_V_Clk_A", 1, hls_out, 15, "bram", "mem_clk", 1),
	Port_Property("Layer4_weightArray_V_Rst_A", 1, hls_out, 15, "bram", "mem_rst", 1),
	Port_Property("Layer4_Bias_V_Addr_A", 32, hls_out, 16, "bram", "mem_address", 1),
	Port_Property("Layer4_Bias_V_EN_A", 1, hls_out, 16, "bram", "mem_ce", 1),
	Port_Property("Layer4_Bias_V_WEN_A", 4, hls_out, 16, "bram", "mem_we", 1),
	Port_Property("Layer4_Bias_V_Din_A", 32, hls_out, 16, "bram", "mem_din", 1),
	Port_Property("Layer4_Bias_V_Dout_A", 32, hls_in, 16, "bram", "mem_dout", 1),
	Port_Property("Layer4_Bias_V_Clk_A", 1, hls_out, 16, "bram", "mem_clk", 1),
	Port_Property("Layer4_Bias_V_Rst_A", 1, hls_out, 16, "bram", "mem_rst", 1),
	Port_Property("s_axi_BUS_A_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_AWADDR", 20, hls_in, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_ARADDR", 20, hls_in, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_BUS_A_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("interrupt", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "MASTER_CNN";
