                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:16:33 2022
                              5 ;--------------------------------------------------------
                              6 	.module _modulong
                              7 	.optsdcc -mtlcs90
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl __modulong
                             13 ;--------------------------------------------------------
                             14 ; ram data
                             15 ;--------------------------------------------------------
                             16 	.area _DATA
                             17 ;--------------------------------------------------------
                             18 ; ram data
                             19 ;--------------------------------------------------------
                             20 	.area _INITIALIZED
                             21 ;--------------------------------------------------------
                             22 ; absolute external ram data
                             23 ;--------------------------------------------------------
                             24 	.area _DABS (ABS)
                             25 ;--------------------------------------------------------
                             26 ; global & static initialisations
                             27 ;--------------------------------------------------------
                             28 	.area _HOME
                             29 	.area _GSINIT
                             30 	.area _GSFINAL
                             31 	.area _GSINIT
                             32 ;--------------------------------------------------------
                             33 ; Home
                             34 ;--------------------------------------------------------
                             35 	.area _HOME
                             36 ;../_modulong.c:340: _modulong (unsigned long a, unsigned long b)
                             37 ;	---------------------------------
                             38 ; Function _modulong
                             39 ; ---------------------------------
   0000                      40 __modulong::
   0000 54            [ 4]   41 	push	ix
   0001 3C 00 00      [ 4]   42 	ld	ix,#0
   0004 FE 14         [ 7]   43 	add	ix,sp
                             44 ;../_modulong.c:342: unsigned char count = 0;
                             45 ;../_modulong.c:344: while (!MSB_SET(b))
   0006 39 00 00      [11]   46 	ld	de,#0x0000
   0009                      47 00103$:
   0009 F0 0B 2E      [11]   48 	ld	a,11 (ix)
   000C FE A0         [ 7]   49 	rlc	a
   000E 6C 01         [ 4]   50 	and	a,#0x01
   0010 EBr52r00 CE   [ 4]   51 	jp	NZ,00117$
                             52 ;../_modulong.c:346: b <<= 1;
   0014 56            [ 7]   53 	push	af
   0015 5E            [ 7]   54 	pop	af
   0016 F0 08 A4      [11]   55 	sla	8 (ix)
   0019 F0 09 A2      [11]   56 	rl	9 (ix)
   001C F0 0A A2      [11]   57 	rl	10 (ix)
   001F F0 0B A2      [11]   58 	rl	11 (ix)
                             59 ;../_modulong.c:347: if (b > a)
   0022 F0 04 2E      [11]   60 	ld	a,4 (ix)
   0025 F0 08 62      [11]   61 	sub	a, 8 (ix)
   0028 F0 05 2E      [11]   62 	ld	a,5 (ix)
   002B F0 09 63      [11]   63 	sbc	a, 9 (ix)
   002E F0 06 2E      [11]   64 	ld	a,6 (ix)
   0031 F0 0A 63      [11]   65 	sbc	a, 10 (ix)
   0034 F0 07 2E      [11]   66 	ld	a,7 (ix)
   0037 F0 0B 63      [11]   67 	sbc	a, 11 (ix)
   003A CF 10         [11]   68 	jr	NC,00102$
                             69 ;../_modulong.c:349: b >>=1;
   003C 56            [ 7]   70 	push	af
   003D 5E            [ 7]   71 	pop	af
   003E F0 0B A7      [11]   72 	srl	11 (ix)
   0041 F0 0A A3      [11]   73 	rr	10 (ix)
   0044 F0 09 A3      [11]   74 	rr	9 (ix)
   0047 F0 08 A3      [11]   75 	rr	8 (ix)
                             76 ;../_modulong.c:350: break;
   004A C8 06         [11]   77 	jr	00117$
   004C                      78 00102$:
                             79 ;../_modulong.c:352: count++;
   004C 83            [ 4]   80 	inc	e
   004D FB 32         [ 4]   81 	ld	d,e
   004F 1Ar09r00      [ 7]   82 	jp	00103$
                             83 ;../_modulong.c:354: do
   0052                      84 00117$:
   0052                      85 00108$:
                             86 ;../_modulong.c:356: if (a >= b)
   0052 F0 04 2E      [11]   87 	ld	a,4 (ix)
   0055 F0 08 62      [11]   88 	sub	a, 8 (ix)
   0058 F0 05 2E      [11]   89 	ld	a,5 (ix)
   005B F0 09 63      [11]   90 	sbc	a, 9 (ix)
   005E F0 06 2E      [11]   91 	ld	a,6 (ix)
   0061 F0 0A 63      [11]   92 	sbc	a, 10 (ix)
   0064 F0 07 2E      [11]   93 	ld	a,7 (ix)
   0067 F0 0B 63      [11]   94 	sbc	a, 11 (ix)
   006A C7 24         [11]   95 	jr	C,00107$
                             96 ;../_modulong.c:357: a -= b;
   006C F0 04 2E      [11]   97 	ld	a,4 (ix)
   006F F0 08 62      [11]   98 	sub	a, 8 (ix)
   0072 F4 04 26      [17]   99 	ld	4 (ix),a
   0075 F0 05 2E      [11]  100 	ld	a,5 (ix)
   0078 F0 09 63      [11]  101 	sbc	a, 9 (ix)
   007B F4 05 26      [17]  102 	ld	5 (ix),a
   007E F0 06 2E      [11]  103 	ld	a,6 (ix)
   0081 F0 0A 63      [11]  104 	sbc	a, 10 (ix)
   0084 F4 06 26      [17]  105 	ld	6 (ix),a
   0087 F0 07 2E      [11]  106 	ld	a,7 (ix)
   008A F0 0B 63      [11]  107 	sbc	a, 11 (ix)
   008D F4 07 26      [17]  108 	ld	7 (ix),a
   0090                     109 00107$:
                            110 ;../_modulong.c:358: b >>= 1;
   0090 56            [ 7]  111 	push	af
   0091 5E            [ 7]  112 	pop	af
   0092 F0 0B A7      [11]  113 	srl	11 (ix)
   0095 F0 0A A3      [11]  114 	rr	10 (ix)
   0098 F0 09 A3      [11]  115 	rr	9 (ix)
   009B F0 08 A3      [11]  116 	rr	8 (ix)
                            117 ;../_modulong.c:360: while (count--);
   009E FA 34         [10]  118 	ld	h,d
   00A0 8A            [ 4]  119 	dec	d
   00A1 24            [ 4]  120 	ld	a,h
   00A2 FE 66         [ 7]  121 	or	a, a
   00A4 EBr52r00 CE   [ 4]  122 	jp	NZ,00108$
                            123 ;../_modulong.c:362: return a;
   00A8 F0 04 2D      [11]  124 	ld	l,4 (ix)
   00AB F0 05 2C      [11]  125 	ld	h,5 (ix)
   00AE F0 06 2B      [11]  126 	ld	e,6 (ix)
   00B1 F0 07 2A      [11]  127 	ld	d,7 (ix)
   00B4 5C            [ 4]  128 	pop	ix
   00B5 1E            [ 7]  129 	ret
                            130 	.area _HOME
                            131 ;--------------------------------------------------------
                            132 ; code
                            133 ;--------------------------------------------------------
                            134 	.area _CODE
                            135 	.area _CODE
                            136 	.area _INITIALIZER
                            137 	.area _CABS (ABS)
