Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar  1 16:11:07 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.139        0.000                      0                  491        0.143        0.000                      0                  491        3.500        0.000                       0                   229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.139        0.000                      0                  425        0.143        0.000                      0                  425        3.500        0.000                       0                   229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.494        0.000                      0                   66        0.770        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 1.064ns (21.985%)  route 3.776ns (78.015%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.063     9.255    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.152     9.407 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2/O
                         net (fo=7, routed)           0.474     9.881    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.332    10.213 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000    10.213    Inst_i2c_adc_user/Inst_i2c_master/data_rx[4]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[4]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.032    13.352    Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[4]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.064ns (22.007%)  route 3.771ns (77.993%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.063     9.255    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.152     9.407 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2/O
                         net (fo=7, routed)           0.469     9.876    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.332    10.208 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000    10.208    Inst_i2c_adc_user/Inst_i2c_master/data_rx[2]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[2]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.031    13.351    Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.064ns (22.496%)  route 3.666ns (77.504%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.063     9.255    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.152     9.407 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2/O
                         net (fo=7, routed)           0.364     9.771    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.332    10.103 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000    10.103    Inst_i2c_adc_user/Inst_i2c_master/data_rx[3]_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[3]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.029    13.349    Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[3]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.064ns (22.496%)  route 3.666ns (77.504%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.063     9.255    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.152     9.407 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2/O
                         net (fo=7, routed)           0.364     9.771    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.332    10.103 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000    10.103    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.032    13.352    Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.064ns (22.510%)  route 3.663ns (77.490%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.063     9.255    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.152     9.407 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2/O
                         net (fo=7, routed)           0.361     9.768    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.332    10.100 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000    10.100    Inst_i2c_adc_user/Inst_i2c_master/data_rx[5]_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[5]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.031    13.351    Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[5]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.064ns (22.511%)  route 3.663ns (77.489%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.063     9.255    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.152     9.407 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2/O
                         net (fo=7, routed)           0.361     9.768    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.332    10.100 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000    10.100    Inst_i2c_adc_user/Inst_i2c_master/data_rx[6]_i_1_n_0
    SLICE_X40Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.031    13.351    Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 1.064ns (22.546%)  route 3.655ns (77.454%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.063     9.255    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.152     9.407 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2/O
                         net (fo=7, routed)           0.354     9.761    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]_i_2_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.332    10.093 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000    10.093    Inst_i2c_adc_user/Inst_i2c_master/data_rx[1]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[1]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.031    13.351    Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.828ns (18.690%)  route 3.602ns (81.310%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.063     9.255    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X39Y29         LUT5 (Prop_lut5_I3_O)        0.124     9.379 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[0]_i_2/O
                         net (fo=1, routed)           0.301     9.679    Inst_i2c_adc_user/Inst_i2c_master/data_rx[0]_i_2_n_0
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.124     9.803 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     9.803    Inst_i2c_adc_user/Inst_i2c_master/data_rx[0]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[0]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.029    13.349    Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 Inst_lcd/byteSel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/i2c_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.145ns (26.609%)  route 3.158ns (73.391%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 12.847 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.738     5.372    Inst_lcd/clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  Inst_lcd/byteSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.478     5.850 r  Inst_lcd/byteSel_reg[3]/Q
                         net (fo=45, routed)          1.546     7.396    Inst_lcd/Q[1]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.295     7.691 r  Inst_lcd/i2c_data[5]_i_13/O
                         net (fo=2, routed)           0.821     8.512    Inst_lcd/i2c_data[5]_i_13_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.636 r  Inst_lcd/i2c_data[4]_i_5/O
                         net (fo=1, routed)           0.282     8.918    Inst_lcd/i2c_data[4]_i_5_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.042 r  Inst_lcd/i2c_data[4]_i_2/O
                         net (fo=1, routed)           0.509     9.551    Inst_lcd/i2c_data[4]_i_2_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.675 r  Inst_lcd/i2c_data[4]_i_1/O
                         net (fo=1, routed)           0.000     9.675    Inst_lcd/i2c_data[4]
    SLICE_X33Y22         FDRE                                         r  Inst_lcd/i2c_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.489    12.847    Inst_lcd/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  Inst_lcd/i2c_data_reg[4]/C
                         clock pessimism              0.391    13.238    
                         clock uncertainty           -0.035    13.203    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.029    13.232    Inst_lcd/i2c_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 Inst_lcd/pause_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/en_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.539ns (35.415%)  route 2.807ns (64.585%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.743     5.377    Inst_lcd/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  Inst_lcd/pause_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.456     5.833 f  Inst_lcd/pause_cnt_reg[17]/Q
                         net (fo=3, routed)           1.271     7.104    Inst_lcd/pause_cnt[17]
    SLICE_X37Y19         LUT3 (Prop_lut3_I0_O)        0.124     7.228 r  Inst_lcd/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.228    Inst_lcd/i__carry__0_i_5_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.629 r  Inst_lcd/byteSel1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.629    Inst_lcd/byteSel1_inferred__0/i__carry__0_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 f  Inst_lcd/byteSel1_inferred__0/i__carry__1/CO[3]
                         net (fo=5, routed)           0.894     8.637    Inst_lcd/byteSel1_inferred__0/i__carry__1_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I3_O)        0.118     8.755 r  Inst_lcd/en_cnt[1]_i_2/O
                         net (fo=2, routed)           0.642     9.397    Inst_lcd/en_cnt[1]_i_2_n_0
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.326     9.723 r  Inst_lcd/en_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.723    Inst_lcd/en_cnt[0]_i_1_n_0
    SLICE_X36Y23         FDRE                                         r  Inst_lcd/en_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.563    12.921    Inst_lcd/clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  Inst_lcd/en_cnt_reg[0]/C
                         clock pessimism              0.428    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X36Y23         FDRE (Setup_fdre_C_D)        0.031    13.345    Inst_lcd/en_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  3.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Inst_lcd/Inst_i2c_master/data_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.552     1.430    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  Inst_lcd/Inst_i2c_master/data_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  Inst_lcd/Inst_i2c_master/data_tx_reg[0]/Q
                         net (fo=1, routed)           0.091     1.662    Inst_lcd/Inst_i2c_master/data_tx[0]
    SLICE_X32Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.707 r  Inst_lcd/Inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000     1.707    Inst_lcd/Inst_i2c_master/sda_int_i_1_n_0
    SLICE_X32Y25         FDPE                                         r  Inst_lcd/Inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.817     1.942    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X32Y25         FDPE                                         r  Inst_lcd/Inst_i2c_master/sda_int_reg/C
                         clock pessimism             -0.499     1.443    
    SLICE_X32Y25         FDPE (Hold_fdpe_C_D)         0.121     1.564    Inst_lcd/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Inst_lcd/Inst_i2c_master/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.553     1.431    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X33Y26         FDPE                                         r  Inst_lcd/Inst_i2c_master/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.572 r  Inst_lcd/Inst_i2c_master/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.115     1.687    Inst_lcd/Inst_i2c_master/bit_cnt[0]
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.732 r  Inst_lcd/Inst_i2c_master/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.732    Inst_lcd/Inst_i2c_master/bit_cnt[2]_i_1_n_0
    SLICE_X32Y26         FDPE                                         r  Inst_lcd/Inst_i2c_master/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.818     1.943    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X32Y26         FDPE                                         r  Inst_lcd/Inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.499     1.444    
    SLICE_X32Y26         FDPE (Hold_fdpe_C_D)         0.121     1.565    Inst_lcd/Inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.585     1.463    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]/Q
                         net (fo=3, routed)           0.131     1.735    Inst_i2c_adc_user/Inst_i2c_master/data_rx[6]
    SLICE_X39Y30         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.851     1.976    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]/C
                         clock pessimism             -0.480     1.496    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.070     1.566    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.828%)  route 0.136ns (42.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.583     1.461    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y29         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.602 f  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/Q
                         net (fo=19, routed)          0.136     1.738    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg_n_0_[2]
    SLICE_X38Y29         LUT4 (Prop_lut4_I1_O)        0.045     1.783 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.783    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[5]_i_1_n_0
    SLICE_X38Y29         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.850     1.975    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.501     1.474    
    SLICE_X38Y29         FDCE (Hold_fdce_C_D)         0.120     1.594    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_PWM/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_PWM/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.010%)  route 0.140ns (42.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.586     1.464    Inst_PWM/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  Inst_PWM/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Inst_PWM/counter_reg[1]/Q
                         net (fo=8, routed)           0.140     1.745    Inst_PWM/counter_reg[1]
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  Inst_PWM/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    Inst_PWM/plusOp[5]
    SLICE_X38Y32         FDRE                                         r  Inst_PWM/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.853     1.978    Inst_PWM/clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  Inst_PWM/counter_reg[5]/C
                         clock pessimism             -0.500     1.478    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.121     1.599    Inst_PWM/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_state_toggle/btn_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_pulse_f_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.587     1.465    Inst_state_toggle/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  Inst_state_toggle/btn_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.148     1.613 f  Inst_state_toggle/btn_sync_reg[0]/Q
                         net (fo=2, routed)           0.073     1.686    Inst_state_toggle/btn_sync_reg_n_0_[0]
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.098     1.784 r  Inst_state_toggle/btn_pulse_f_i_1/O
                         net (fo=1, routed)           0.000     1.784    Inst_state_toggle/btn_pulse_f0
    SLICE_X38Y33         FDRE                                         r  Inst_state_toggle/btn_pulse_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.854     1.979    Inst_state_toggle/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  Inst_state_toggle/btn_pulse_f_reg/C
                         clock pessimism             -0.514     1.465    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120     1.585    Inst_state_toggle/btn_pulse_f_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.947%)  route 0.159ns (46.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.466    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y32         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[6]/Q
                         net (fo=10, routed)          0.159     1.766    Inst_i2c_adc_user/Inst_i2c_master/count_reg_n_0_[6]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  Inst_i2c_adc_user/Inst_i2c_master/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    Inst_i2c_adc_user/Inst_i2c_master/count__0[7]
    SLICE_X42Y32         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.855     1.980    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.121     1.601    Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.213%)  route 0.166ns (46.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.555     1.433    Inst_i2c_adc_user/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  Inst_i2c_adc_user/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  Inst_i2c_adc_user/count_reg[2]/Q
                         net (fo=5, routed)           0.166     1.740    Inst_i2c_adc_user/count_reg_n_0_[2]
    SLICE_X32Y28         LUT4 (Prop_lut4_I3_O)        0.048     1.788 r  Inst_i2c_adc_user/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.000     1.788    Inst_i2c_adc_user/FSM_onehot_state[3]_i_3_n_0
    SLICE_X32Y28         FDRE                                         r  Inst_i2c_adc_user/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.821     1.946    Inst_i2c_adc_user/clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  Inst_i2c_adc_user/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.500     1.446    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.131     1.577    Inst_i2c_adc_user/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_state_toggle/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.686%)  route 0.141ns (46.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.589     1.467    Inst_state_toggle/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  Inst_state_toggle/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  Inst_state_toggle/btn_reg_reg/Q
                         net (fo=3, routed)           0.141     1.772    Inst_state_toggle/btn_reg_reg_n_0
    SLICE_X38Y33         FDRE                                         r  Inst_state_toggle/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.854     1.979    Inst_state_toggle/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  Inst_state_toggle/btn_sync_reg[0]/C
                         clock pessimism             -0.480     1.499    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.060     1.559    Inst_state_toggle/btn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.583     1.461    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y29         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.128     1.589 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.083     1.672    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg_n_0_[3]
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.099     1.771 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.771    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[4]_i_1__0_n_0
    SLICE_X37Y29         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.850     1.975    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y29         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.514     1.461    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.092     1.553    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y32    Inst_PWM/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y32    Inst_PWM/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y32    Inst_PWM/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y32    Inst_PWM/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y32    Inst_PWM/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y32    Inst_PWM/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y31    Inst_PWM/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y31    Inst_PWM/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X37Y29    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y33    Inst_reset_delay/Cont_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y33    Inst_reset_delay/Cont_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y33    Inst_reset_delay/Cont_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y33    Inst_reset_delay/Cont_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y29    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y29    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y29    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y29    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y28    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y28    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y32    Inst_PWM/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y32    Inst_PWM/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y32    Inst_PWM/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y32    Inst_PWM/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y32    Inst_PWM/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y32    Inst_PWM/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y31    Inst_PWM/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y31    Inst_PWM/counter_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y27    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y28    Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.770ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.580ns (14.020%)  route 3.557ns (85.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.318     9.510    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X42Y32         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.571    12.929    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/C
                         clock pessimism              0.429    13.358    
                         clock uncertainty           -0.035    13.323    
    SLICE_X42Y32         FDCE (Recov_fdce_C_CLR)     -0.319    13.004    Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.580ns (14.020%)  route 3.557ns (85.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.318     9.510    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X42Y32         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.571    12.929    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/C
                         clock pessimism              0.429    13.358    
                         clock uncertainty           -0.035    13.323    
    SLICE_X42Y32         FDCE (Recov_fdce_C_CLR)     -0.319    13.004    Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.580ns (14.020%)  route 3.557ns (85.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.318     9.510    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X42Y32         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.571    12.929    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/C
                         clock pessimism              0.429    13.358    
                         clock uncertainty           -0.035    13.323    
    SLICE_X42Y32         FDCE (Recov_fdce_C_CLR)     -0.319    13.004    Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.580ns (14.988%)  route 3.290ns (85.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 12.923 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.051     9.243    Inst_lcd/Inst_i2c_master/reset_h
    SLICE_X43Y27         FDCE                                         f  Inst_lcd/Inst_i2c_master/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.565    12.923    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  Inst_lcd/Inst_i2c_master/count_reg[8]/C
                         clock pessimism              0.429    13.352    
                         clock uncertainty           -0.035    13.317    
    SLICE_X43Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.912    Inst_lcd/Inst_i2c_master/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.912    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.580ns (15.079%)  route 3.266ns (84.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.028     9.220    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X43Y31         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.569    12.927    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/C
                         clock pessimism              0.429    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.916    Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.580ns (15.079%)  route 3.266ns (84.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.028     9.220    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X43Y31         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.569    12.927    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/C
                         clock pessimism              0.429    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X43Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.916    Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.580ns (15.079%)  route 3.266ns (84.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         2.028     9.220    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X42Y31         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.569    12.927    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.429    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X42Y31         FDCE (Recov_fdce_C_CLR)     -0.319    13.002    Inst_i2c_adc_user/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         13.002    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.580ns (15.715%)  route 3.111ns (84.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         1.872     9.064    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X42Y30         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y30         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X42Y30         FDCE (Recov_fdce_C_CLR)     -0.361    12.959    Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.580ns (15.715%)  route 3.111ns (84.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         1.872     9.064    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X42Y30         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.568    12.926    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y30         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X42Y30         FDCE (Recov_fdce_C_CLR)     -0.319    13.001    Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.580ns (16.651%)  route 2.903ns (83.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.739     5.373    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.239     7.068    Inst_reset_delay/btn_o
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.192 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         1.665     8.856    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X41Y33         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.572    12.930    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y33         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica/C
                         clock pessimism              0.429    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X41Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.919    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  4.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.248%)  route 0.551ns (74.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.556     1.434    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.256     1.831    Inst_reset_delay/oRESET
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         0.294     2.171    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X37Y27         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.848     1.973    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.480     1.493    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.401    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.248%)  route 0.551ns (74.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.556     1.434    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.256     1.831    Inst_reset_delay/oRESET
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         0.294     2.171    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X37Y27         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.848     1.973    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y27         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.480     1.493    
    SLICE_X37Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.398    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/scl_ena_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.728%)  route 0.537ns (74.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.556     1.434    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.256     1.831    Inst_reset_delay/oRESET
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         0.281     2.157    Inst_lcd/Inst_i2c_master/reset_h
    SLICE_X34Y26         FDCE                                         f  Inst_lcd/Inst_i2c_master/scl_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.819     1.944    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  Inst_lcd/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.500     1.444    
    SLICE_X34Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.377    Inst_lcd/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/busy_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.165%)  route 0.553ns (74.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.556     1.434    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.256     1.831    Inst_reset_delay/oRESET
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         0.297     2.173    Inst_lcd/Inst_i2c_master/reset_h
    SLICE_X32Y25         FDPE                                         f  Inst_lcd/Inst_i2c_master/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.817     1.942    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X32Y25         FDPE                                         r  Inst_lcd/Inst_i2c_master/busy_reg/C
                         clock pessimism             -0.480     1.462    
    SLICE_X32Y25         FDPE (Remov_fdpe_C_PRE)     -0.071     1.391    Inst_lcd/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/sda_int_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.165%)  route 0.553ns (74.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.556     1.434    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.256     1.831    Inst_reset_delay/oRESET
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         0.297     2.173    Inst_lcd/Inst_i2c_master/reset_h
    SLICE_X32Y25         FDPE                                         f  Inst_lcd/Inst_i2c_master/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.817     1.942    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X32Y25         FDPE                                         r  Inst_lcd/Inst_i2c_master/sda_int_reg/C
                         clock pessimism             -0.480     1.462    
    SLICE_X32Y25         FDPE (Remov_fdpe_C_PRE)     -0.071     1.391    Inst_lcd/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.249%)  route 0.614ns (76.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.556     1.434    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.256     1.831    Inst_reset_delay/oRESET
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         0.358     2.234    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X37Y28         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.849     1.974    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y28         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.480     1.494    
    SLICE_X37Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.402    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.249%)  route 0.614ns (76.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.556     1.434    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.256     1.831    Inst_reset_delay/oRESET
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         0.358     2.234    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X37Y28         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.849     1.974    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y28         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.480     1.494    
    SLICE_X37Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.402    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/bit_cnt_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.456%)  route 0.607ns (76.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.556     1.434    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.256     1.831    Inst_reset_delay/oRESET
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         0.351     2.227    Inst_lcd/Inst_i2c_master/reset_h
    SLICE_X32Y26         FDPE                                         f  Inst_lcd/Inst_i2c_master/bit_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.818     1.943    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X32Y26         FDPE                                         r  Inst_lcd/Inst_i2c_master/bit_cnt_reg[1]/C
                         clock pessimism             -0.480     1.463    
    SLICE_X32Y26         FDPE (Remov_fdpe_C_PRE)     -0.071     1.392    Inst_lcd/Inst_i2c_master/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/bit_cnt_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.456%)  route 0.607ns (76.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.556     1.434    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.256     1.831    Inst_reset_delay/oRESET
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         0.351     2.227    Inst_lcd/Inst_i2c_master/reset_h
    SLICE_X32Y26         FDPE                                         f  Inst_lcd/Inst_i2c_master/bit_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.818     1.943    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X32Y26         FDPE                                         r  Inst_lcd/Inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.480     1.463    
    SLICE_X32Y26         FDPE (Remov_fdpe_C_PRE)     -0.071     1.392    Inst_lcd/Inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.971%)  route 0.661ns (78.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.556     1.434    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.256     1.831    Inst_reset_delay/oRESET
    SLICE_X34Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.876 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=100, routed)         0.404     2.281    Inst_lcd/Inst_i2c_master/reset_h
    SLICE_X42Y26         FDCE                                         f  Inst_lcd/Inst_i2c_master/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.848     1.973    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X42Y26         FDCE                                         r  Inst_lcd/Inst_i2c_master/count_reg[10]/C
                         clock pessimism             -0.480     1.493    
    SLICE_X42Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    Inst_lcd/Inst_i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.855    





