// Seed: 1000037546
module module_0;
  integer [1 : -1] id_1;
  assign module_2.id_9 = 0;
endmodule
module module_1;
  parameter id_1 = 1;
  module_0 modCall_1 ();
  uwire id_2 = -1;
endmodule
module module_2 (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    output wand id_4,
    output logic id_5,
    output tri1 id_6
);
  assign id_6 = -1;
  logic [1 : 1 'b0] id_8;
  wor id_9;
  generate
    case (id_2)
      1: begin : LABEL_0
        always @(posedge 'b0) begin : LABEL_1
          $clog2(64);
          ;
        end
        assign id_9 = -1;
      end
      id_9:
      always @(*) begin : LABEL_2
        id_5 <= id_8();
      end
    endcase
  endgenerate
  module_0 modCall_1 ();
endmodule
