package dandelion.node

import dandelion.fpu.{FPUALU, FType}
import chisel3._
import chisel3.iotesters.{ChiselFlatSpec, Driver, OrderedDecoupledHWIOTester, PeekPokeTester}
import chisel3.Module
import chisel3.testers._
import chisel3.util._
import org.scalatest.{FlatSpec, Matchers}
import chipsalliance.rocketchip.config._
import dandelion.config._
import dandelion.interfaces._
import muxes._
import util._

import scala.reflect.runtime.universe._
import dandelion.config._


class Numbers(implicit p: Parameters) extends AccelBundle()(p) with HasAccelParams {
}

class vecN(val N: Int)(implicit p: Parameters) extends Numbers {
  val data = Vec(N, UInt(xlen.W))

  override def cloneType = new vecN(N).asInstanceOf[this.type]

}

class matNxN(val N: Int)(implicit p: Parameters) extends Numbers {
  val data = Vec(N, Vec(N, UInt(xlen.W)))

  override def cloneType = new matNxN(N).asInstanceOf[this.type]
}

class FPmatNxN(val N: Int, val t: FType)(implicit p: Parameters) extends Numbers {
  val data = Vec(N, Vec(N, UInt(xlen.W)))

  override def cloneType = new FPmatNxN(N, t).asInstanceOf[this.type]
}


object operation {

  trait OperatorLike[T] {
    def addition(l: T, r: T)(implicit p: Parameters): T

    def subtraction(l: T, r: T)(implicit p: Parameters): T

    def multiplication(l: T, r: T)(implicit p: Parameters): T

    def OpMagic(l: T, r: T, opcode: String)(implicit p: Parameters): T
  }

  object OperatorLike {

    implicit object FPmatNxNlikeNumber extends OperatorLike[FPmatNxN]{
      def addition(l: FPmatNxN, r: FPmatNxN)(implicit p: Parameters): FPmatNxN = {
        val x = Wire(new FPmatNxN(l.N, l.t))
        for (i <- 0 until l.N) {
          for (j <- 0 until l.N) {
            val FPadd = Module(new FPUALU(p(DandelionConfigKey).xlen, "Add", l.t))
            FPadd.io.in1 := l.data(i)(j)
            FPadd.io.in2 := r.data(i)(j)
            x.data(i)(j) := FPadd.io.out
          }
        }
        x
      }

      def subtraction(l: FPmatNxN, r: FPmatNxN)(implicit p: Parameters): FPmatNxN = {
        val x = Wire(new FPmatNxN(l.N, l.t))
        for (i <- 0 until l.N) {
          for (j <- 0 until l.N) {
            val FPadd = Module(new FPUALU(p(DandelionConfigKey).xlen, "Sub", l.t))
            FPadd.io.in1 := l.data(i)(j)
            FPadd.io.in2 := r.data(i)(j)
            x.data(i)(j) := FPadd.io.out
          }
        }
        x
      }


      def multiplication(l: FPmatNxN, r: FPmatNxN)(implicit p: Parameters): FPmatNxN = {
        val x = Wire(new FPmatNxN(l.N, l.t))
        printf(p"Left: ${l.data}\n")
        val products = for (i <- 0 until l.N) yield {
          for (j <- 0 until l.N) yield {
            for (k <- 0 until l.N) yield {
              val FPadd = Module(new FPUALU(p(DandelionConfigKey).xlen, "Mul", l.t))
              FPadd.io.in1 := l.data(i)(k)
              FPadd.io.in2 := r.data(k)(j)
              FPadd.io.out
            }
          }
        }
        for (i <- 0 until l.N) {
          for (j <- 0 until l.N) {
            val FP_add_reduce = for (k <- 0 until l.N - 1) yield {
              val FPadd = Module(new FPUALU(p(DandelionConfigKey).xlen, "Add", l.t))
              FPadd
            }

            for (k <- 0 until l.N - 2) {
              FP_add_reduce(k + 1).io.in1 := FP_add_reduce(k).io.out
              FP_add_reduce(k + 1).io.in2 := products(i)(j)(k + 2)
            }
            FP_add_reduce(0).io.in1 := products(i)(j)(0)
            FP_add_reduce(0).io.in2 := products(i)(j)(1)

            x.data(i)(j) := FP_add_reduce(l.N - 2).io.out
          }
        }
        x
      }

      def OpMagic(l: FPmatNxN, r: FPmatNxN, opcode: String)(implicit p: Parameters): FPmatNxN = {
        assert(false, "OpMagic does not exist for FP matrix")
        l
      }
    }

    implicit object matNxNlikeNumber extends OperatorLike[matNxN] {
      def addition(l: matNxN, r: matNxN)(implicit p: Parameters): matNxN = {
        val x = Wire(new matNxN(l.N))
        for (i <- 0 until l.N) {
          for (j <- 0 until l.N) {
            x.data(i)(j) := l.data(i)(j) + r.data(i)(j)
          }
        }
        x
      }

      def subtraction(l: matNxN, r: matNxN)(implicit p: Parameters): matNxN = {
        val x = Wire(new matNxN(l.N))
        for (i <- 0 until l.N) {
          for (j <- 0 until l.N) {
            x.data(i)(j) := l.data(i)(j) - r.data(i)(j)
          }
        }
        x
      }

      def multiplication(l: matNxN, r: matNxN)(implicit p: Parameters): matNxN = {
        val x = Wire(new matNxN(l.N))
        val products = for (i <- 0 until l.N) yield {
          for (j <- 0 until l.N) yield {
            for (k <- 0 until l.N) yield
              l.data(i)(k) * r.data(k)(j)
          }
        }
        for (i <- 0 until l.N) {
          for (j <- 0 until l.N) {
            x.data(i)(j) := products(i)(j).reduceLeft(_ + _)
          }
        }
        x
      }

      def OpMagic(l: matNxN, r: matNxN, opcode: String)(implicit p: Parameters): matNxN = {
        assert(false, "OpMagic does not exist for matrix")
        l
      }
    }

    implicit object vecNlikeNumber extends OperatorLike[vecN] {
      def addition(l: vecN, r: vecN)(implicit p: Parameters): vecN = {
        assert(l.N == r.N)
        val x = Wire(new vecN(l.N))
        for (i <- 0 until l.N) {
          x.data(i) := l.data(i) + r.data(i)
        }
        x
      }

      def subtraction(l: vecN, r: vecN)(implicit p: Parameters): vecN = {
        assert(l.N == r.N)
        val x = Wire(new vecN(l.N))
        for (i <- 0 until l.N) {
          x.data(i) := l.data(i) - r.data(i)
        }
        x
      }

      def multiplication(l: vecN, r: vecN)(implicit p: Parameters): vecN = {
        assert(l.N == r.N)
        val x = Wire(new vecN(l.N))
        for (i <- 0 until l.N) {
          x.data(i) := l.data(i) * r.data(i)
        }
        x
      }

      def OpMagic(l: vecN, r: vecN, opcode: String)(implicit p: Parameters): vecN = {
        val x = Wire(new vecN(l.N))
        val Op_FUs = Seq.fill(l.N)(Module(new UALU(p(DandelionConfigKey).xlen, opcode)))
        for (i <- 0 until l.N) {
          Op_FUs(i).io.in1 := l.data(i)
          Op_FUs(i).io.in2 := r.data(i)
          x.data(i) := Op_FUs(i).io.out
        }
        x
      }
    }

  }

  def addition[T](l: T, r: T)(implicit op: OperatorLike[T], p: Parameters): T = op.addition(l, r)

  def subtraction[T](l: T, r: T)(implicit op: OperatorLike[T], p: Parameters): T = op.subtraction(l, r)

  def multiplication[T](l: T, r: T)(implicit op: OperatorLike[T], p: Parameters): T = op.multiplication(l, r)

  def OpMagic[T](l: T, r: T, opcode: String
                )(
                  implicit op: OperatorLike[T]
                  , p: Parameters
                ): T = op.OpMagic(l, r, opcode)

}

import operation._

class OperatorModule[T <: Numbers : OperatorLike](gen: => T, val opCode: String)(implicit val p: Parameters) extends Module {
  val io       = IO(new Bundle {
    val a = Flipped(Valid(gen))
    val b = Flipped(Valid(gen))
    val o = Output(Valid(gen))
  })
  val MatOrVec = (gen.className).toString
  io.o.valid := io.a.valid && io.b.valid
  if (opCode.toLowerCase( ) == "add") {
    io.o.bits := addition(io.a.bits, io.b.bits)
  } else if (opCode.toLowerCase( ) == "sub") {
    io.o.bits := subtraction(io.a.bits, io.b.bits)
  } else if (opCode.toLowerCase( ) == "mul") {
    io.o.bits := multiplication(io.a.bits, io.b.bits)
  } else if (MatOrVec.contains("Vec")) {
    io.o.bits := OpMagic(io.a.bits, io.b.bits, opCode)
  } else {
    assert(false, "Unknown TypCompute OpCode. Check Operator and/or Type!")
  }
}

class TypComputeIO(NumOuts: Int)(implicit p: Parameters)
  extends HandShakingIONPS(NumOuts)(new TypBundle) {
  // LeftIO: Left input data for computation
  val LeftIO = Flipped(Decoupled(new TypBundle))

  // RightIO: Right input data for computation
  val RightIO = Flipped(Decoupled(new TypBundle))

  override def cloneType = new TypComputeIO(NumOuts).asInstanceOf[this.type]
}

class TypCompute[T <: Numbers : OperatorLike](NumOuts: Int, ID: Int, opCode: String)(sign: Boolean)(gen: => T)(implicit p: Parameters)
  extends HandShakingNPS(NumOuts, ID)(new TypBundle)(p) {
  override lazy val io = IO(new TypComputeIO(NumOuts))

  /*===========================================*
   *            Registers                      *
   *===========================================*/
  // OP Inputs
  val left_R = RegInit(TypBundle.default)
  val left_valid_R = RegInit(false.B)

  // Memory Response
  val right_R = RegInit(TypBundle.default)
  val right_valid_R = RegInit(false.B)

  // Output register
  val data_R = RegInit(TypBundle.default)
  val data_valid_R = RegInit(false.B)

  val s_idle :: s_LATCH :: s_COMPUTE :: Nil = Enum(3)
  val state                                 = RegInit(s_idle)

  /*==========================================*
   *           Predicate Evaluation           *
   *==========================================*/

  val predicate = left_R.predicate & right_R.predicate & IsEnable( )
  val start     = left_valid_R & right_valid_R & IsEnableValid( )

  /*===============================================*
   *            Latch inputs. Wire up output       *
   *===============================================*/

  // Predicate register
  val pred_R = RegInit(init = false.B)

  //printfInfo("start: %x\n", start)

  io.LeftIO.ready := ~left_valid_R
  when(io.LeftIO.fire( )) {
    //printfInfo("Latch left data\n")
    state := s_LATCH
    left_R.data := io.LeftIO.bits.data
    left_valid_R := true.B
    left_R.predicate := io.LeftIO.bits.predicate
  }

  io.RightIO.ready := ~right_valid_R
  when(io.RightIO.fire( )) {
    //printfInfo("Latch right data\n")
    state := s_LATCH
    right_R.data := io.RightIO.bits.data
    right_valid_R := true.B
    right_R.predicate := io.RightIO.bits.predicate
  }

  // Wire up Outputs
  for (i <- 0 until NumOuts) {
    io.Out(i).bits.data := data_R.data
    io.Out(i).bits.predicate := predicate
    io.Out(i).bits.taskID := left_R.taskID | right_R.taskID | enable_R.taskID
  }

  /*============================================*
   *            ACTIONS (possibly dangerous)    *
   *============================================*/

  val FU = Module(new OperatorModule(gen, opCode))

  FU.io.a.bits := (left_R.data).asTypeOf(gen)
  FU.io.b.bits := (right_R.data).asTypeOf(gen)
  data_R.data := (FU.io.o.bits).asTypeOf(UInt(typeSize.W))
  pred_R := predicate
  FU.io.a.valid := left_valid_R
  FU.io.b.valid := right_valid_R
  data_valid_R := FU.io.o.valid
  //  This is written like this to enable FUs that are dangerous in the future.
  // If you don't start up then no value passed into function
  when(start & predicate & state =/= s_COMPUTE) {
    state := s_COMPUTE
    // Next cycle it will become valid.
    ValidOut( )
  }.elsewhen(start && !predicate && state =/= s_COMPUTE) {
    state := s_COMPUTE
    ValidOut( )
  }

  when(IsOutReady( ) && state === s_COMPUTE) {
    left_R := TypBundle.default
    right_R := TypBundle.default
    data_R := TypBundle.default
    left_valid_R := false.B
    right_valid_R := false.B
    data_valid_R := false.B
    Reset( )
    state := s_idle
  }
  var classname: String = (gen.getClass).toString
  var signed            = if (sign == true) "S" else "U"
  override val printfSigil = opCode + "[" + classname.replaceAll("class node.", "") + "]_" + ID + ":"

  if (log == true && (comp contains "TYPOP")) {
    val x = RegInit(0.U(xlen.W))
    x := x + 1.U

    verb match {
      case "high" => {}
      case "med" => {}
      case "low" => {
        printfInfo("Cycle %d : { \"Inputs\": {\"Left\": %x, \"Right\": %x},", x, (left_valid_R), (right_valid_R))
        printf("\"State\": {\"State\": \"%x\", \"(L,R)\": \"%x,%x\",  \"O(V,D,P)\": \"%x,%x,%x\" },", state, left_R.data, right_R.data, io.Out(0).valid, data_R.data, io.Out(0).bits.predicate)
        printf("\"Outputs\": {\"Out\": %x}", io.Out(0).fire( ))
        printf("}")
      }
      case everythingElse => {}
    }
  }
}


