Loading db file '/home/net/local/SAED14nm_EDK_08_2024/SAED14nm_EDK_STD_RVT/liberty/nldm/base/saed14rvt_base_ss0p72v125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : riscv_core
Version: X-2025.06-SP4
Date   : Sun Feb 22 16:29:33 2026
****************************************


Library(s) Used:

    saed14rvt_base_ss0p72v125c (File: /home/net/local/SAED14nm_EDK_08_2024/SAED14nm_EDK_STD_RVT/liberty/nldm/base/saed14rvt_base_ss0p72v125c.db)


Operating Conditions: ss0p72v125c   Library: saed14rvt_base_ss0p72v125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
riscv_core             16000             saed14rvt_base_ss0p72v125c


Global Operating Voltage = 0.72 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 573.9826 uW   (48%)
  Net Switching Power  = 613.2822 uW   (52%)
                         ---------
Total Dynamic Power    =   1.1873 mW  (100%)

Cell Leakage Power     =  49.6988 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.5421            0.0000            0.0000            0.5421  (  43.83%)  i
register       3.1320e-03        2.0076e-02        4.5325e+06        2.7740e-02  (   2.24%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.8742e-02            0.5932        4.5166e+07            0.6671  (  53.93%)
--------------------------------------------------------------------------------------------------
Total              0.5740 mW         0.6133 mW     4.9699e+07 pW         1.2370 mW
1
