$date
	Thu May 12 21:41:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module mux_tb $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ sel $end
$scope module dut $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ! out $end
$var wire 1 ' sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
1&
0%
x$
1#
0"
x!
$end
#10
0!
0$
0'
#20
1!
1$
1'
#30
