strict digraph "" {
	node [label="\N"];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f31223284d0>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3122328610>",
		fillcolor=firebrick,
		label="18:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3122328610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "18:NS"	[cond="['q']",
		label="!((q == 12))",
		lineno=17];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3122328850>",
		fillcolor=firebrick,
		label="17:NS
q <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3122328850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "17:NS"	[cond="['q']",
		label="(q == 12)",
		lineno=17];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3122328b90>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3122328c10>",
		fillcolor=turquoise,
		label="13:BL
q <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3122328c50>]",
		style=filled,
		typ=Block];
	"13:IF" -> "13:BL"	[cond="['reset', 'q']",
		label="(reset | (q == 12))",
		lineno=13];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3122328bd0>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF" -> "16:BL"	[cond="['reset', 'q']",
		label="!((reset | (q == 12)))",
		lineno=13];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"18:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"13:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3122328b50>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f3122328a50>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset']"];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"17:NS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
