# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do ALU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/8_X_1_Mux_16_Bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:59 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/8_X_1_Mux_16_Bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_8x1_16bit
# -- Compiling architecture beh of mux_8x1_16bit
# End time: 13:42:59 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/preprocessing.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:59 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/preprocessing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preprocessing
# -- Compiling architecture behav of preprocessing
# End time: 13:42:59 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/postprocessing.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:59 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/postprocessing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity postprocessing
# -- Compiling architecture behav of postprocessing
# End time: 13:42:59 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/Or_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:59 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/Or_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OR_16
# -- Compiling architecture str of OR_16
# End time: 13:42:59 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/kogge_stone_node.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:59 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/kogge_stone_node.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity kogge_stone_node
# -- Compiling architecture struct of kogge_stone_node
# End time: 13:42:59 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/Kogge_stone_adder_subtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:59 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/Kogge_stone_adder_subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity kogge_stone_adder_subtractor
# -- Compiling architecture str of kogge_stone_adder_subtractor
# End time: 13:42:59 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/kogge_stone.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:59 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/kogge_stone.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity kogge_stone
# -- Compiling architecture behav of kogge_stone
# End time: 13:42:59 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/Imp_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:59 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/Imp_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IMP_16
# -- Compiling architecture str of IMP_16
# End time: 13:42:59 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/Full_Adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:59 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/Full_Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Full_Adder
# -- Compiling architecture struct of Full_Adder
# End time: 13:42:59 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/Array_Multiplier_Node.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:59 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/Array_Multiplier_Node.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Array_Multiplier_Node
# -- Compiling architecture struct1 of Array_Multiplier_Node
# End time: 13:42:59 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/Array_Multiplier.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:59 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/Array_Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Array_Multiplier
# -- Compiling architecture Struct2 of Array_Multiplier
# End time: 13:43:00 on Dec 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/And_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:00 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/And_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AND_16
# -- Compiling architecture str of AND_16
# End time: 13:43:00 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:00 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture str of ALU
# End time: 13:43:00 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU_testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:00 on Dec 01,2024
# vcom -reportprogress 300 -93 -work work E:/Semester_3/Digital Systems/Project_Part_B/ALU/ALU_testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_testbench
# -- Compiling architecture str of ALU_testbench
# End time: 13:43:00 on Dec 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  ALU_testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" ALU_testbench 
# Start time: 13:43:00 on Dec 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_testbench(str)
# Loading work.alu(str)
# Loading work.kogge_stone_adder_subtractor(str)
# Loading work.kogge_stone(behav)
# Loading work.preprocessing(behav)
# Loading work.kogge_stone_node(struct)
# Loading work.postprocessing(behav)
# Loading work.array_multiplier(struct2)
# Loading work.array_multiplier_node(struct1)
# Loading work.full_adder(struct)
# Loading work.or_16(str)
# Loading work.and_16(str)
# Loading work.imp_16(str)
# Loading work.mux_8x1_16bit(beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: For a=0 b=0 got s=0
#    Time: 20 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=0 b=1 got s=0
#    Time: 40 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=0 b=2 got s=0
#    Time: 60 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=0 b=3 got s=0
#    Time: 80 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=0 b=4 got s=0
#    Time: 100 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=0 b=5 got s=0
#    Time: 120 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=0 b=6 got s=0
#    Time: 140 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=0 b=7 got s=0
#    Time: 160 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=0 b=8 got s=0
#    Time: 180 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=0 b=9 got s=0
#    Time: 200 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=0 b=10 got s=0
#    Time: 220 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=1 b=0 got s=0
#    Time: 240 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=1 b=1 got s=1
#    Time: 260 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=1 b=2 got s=0
#    Time: 280 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=1 b=3 got s=1
#    Time: 300 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=1 b=4 got s=0
#    Time: 320 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=1 b=5 got s=1
#    Time: 340 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=1 b=6 got s=0
#    Time: 360 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=1 b=7 got s=1
#    Time: 380 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=1 b=8 got s=0
#    Time: 400 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=1 b=9 got s=1
#    Time: 420 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=1 b=10 got s=0
#    Time: 440 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=2 b=0 got s=0
#    Time: 460 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=2 b=1 got s=0
#    Time: 480 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=2 b=2 got s=2
#    Time: 500 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=2 b=3 got s=2
#    Time: 520 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=2 b=4 got s=0
#    Time: 540 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=2 b=5 got s=0
#    Time: 560 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=2 b=6 got s=2
#    Time: 580 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=2 b=7 got s=2
#    Time: 600 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=2 b=8 got s=0
#    Time: 620 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=2 b=9 got s=0
#    Time: 640 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=2 b=10 got s=2
#    Time: 660 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=3 b=0 got s=0
#    Time: 680 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=3 b=1 got s=1
#    Time: 700 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=3 b=2 got s=2
#    Time: 720 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=3 b=3 got s=3
#    Time: 740 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=3 b=4 got s=0
#    Time: 760 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=3 b=5 got s=1
#    Time: 780 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=3 b=6 got s=2
#    Time: 800 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=3 b=7 got s=3
#    Time: 820 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=3 b=8 got s=0
#    Time: 840 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=3 b=9 got s=1
#    Time: 860 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=3 b=10 got s=2
#    Time: 880 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=4 b=0 got s=0
#    Time: 900 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=4 b=1 got s=0
#    Time: 920 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=4 b=2 got s=0
#    Time: 940 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=4 b=3 got s=0
#    Time: 960 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=4 b=4 got s=4
#    Time: 980 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=4 b=5 got s=4
#    Time: 1 us  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=4 b=6 got s=4
#    Time: 1020 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=4 b=7 got s=4
#    Time: 1040 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=4 b=8 got s=0
#    Time: 1060 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=4 b=9 got s=0
#    Time: 1080 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=4 b=10 got s=0
#    Time: 1100 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=5 b=0 got s=0
#    Time: 1120 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=5 b=1 got s=1
#    Time: 1140 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=5 b=2 got s=0
#    Time: 1160 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=5 b=3 got s=1
#    Time: 1180 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=5 b=4 got s=4
#    Time: 1200 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=5 b=5 got s=5
#    Time: 1220 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=5 b=6 got s=4
#    Time: 1240 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=5 b=7 got s=5
#    Time: 1260 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=5 b=8 got s=0
#    Time: 1280 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=5 b=9 got s=1
#    Time: 1300 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=5 b=10 got s=0
#    Time: 1320 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=6 b=0 got s=0
#    Time: 1340 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=6 b=1 got s=0
#    Time: 1360 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=6 b=2 got s=2
#    Time: 1380 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=6 b=3 got s=2
#    Time: 1400 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=6 b=4 got s=4
#    Time: 1420 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=6 b=5 got s=4
#    Time: 1440 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=6 b=6 got s=6
#    Time: 1460 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=6 b=7 got s=6
#    Time: 1480 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=6 b=8 got s=0
#    Time: 1500 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=6 b=9 got s=0
#    Time: 1520 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=6 b=10 got s=2
#    Time: 1540 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=7 b=0 got s=0
#    Time: 1560 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=7 b=1 got s=1
#    Time: 1580 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=7 b=2 got s=2
#    Time: 1600 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=7 b=3 got s=3
#    Time: 1620 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=7 b=4 got s=4
#    Time: 1640 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=7 b=5 got s=5
#    Time: 1660 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=7 b=6 got s=6
#    Time: 1680 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=7 b=7 got s=7
#    Time: 1700 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=7 b=8 got s=0
#    Time: 1720 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=7 b=9 got s=1
#    Time: 1740 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=7 b=10 got s=2
#    Time: 1760 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=8 b=0 got s=0
#    Time: 1780 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=8 b=1 got s=0
#    Time: 1800 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=8 b=2 got s=0
#    Time: 1820 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=8 b=3 got s=0
#    Time: 1840 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=8 b=4 got s=0
#    Time: 1860 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=8 b=5 got s=0
#    Time: 1880 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=8 b=6 got s=0
#    Time: 1900 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=8 b=7 got s=0
#    Time: 1920 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=8 b=8 got s=8
#    Time: 1940 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=8 b=9 got s=8
#    Time: 1960 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=8 b=10 got s=8
#    Time: 1980 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=9 b=0 got s=0
#    Time: 2 us  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=9 b=1 got s=1
#    Time: 2020 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=9 b=2 got s=0
#    Time: 2040 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=9 b=3 got s=1
#    Time: 2060 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=9 b=4 got s=0
#    Time: 2080 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=9 b=5 got s=1
#    Time: 2100 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=9 b=6 got s=0
#    Time: 2120 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=9 b=7 got s=1
#    Time: 2140 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=9 b=8 got s=8
#    Time: 2160 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=9 b=9 got s=9
#    Time: 2180 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=9 b=10 got s=8
#    Time: 2200 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=10 b=0 got s=0
#    Time: 2220 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=10 b=1 got s=0
#    Time: 2240 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=10 b=2 got s=2
#    Time: 2260 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=10 b=3 got s=2
#    Time: 2280 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=10 b=4 got s=0
#    Time: 2300 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=10 b=5 got s=0
#    Time: 2320 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=10 b=6 got s=2
#    Time: 2340 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=10 b=7 got s=2
#    Time: 2360 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=10 b=8 got s=8
#    Time: 2380 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=10 b=9 got s=8
#    Time: 2400 ns  Iteration: 0  Instance: /alu_testbench
# ** Note: For a=10 b=10 got s=10
#    Time: 2420 ns  Iteration: 0  Instance: /alu_testbench
# End time: 13:43:47 on Dec 01,2024, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
