// Seed: 1358740492
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_5 = 1;
  logic id_6;
  assign id_3 = id_5;
  assign id_6 = {id_6{-1}};
endmodule
module module_1 #(
    parameter id_5 = 32'd70
) (
    input  tri0  id_0,
    input  wand  id_1,
    output wire  id_2,
    input  wor   id_3,
    input  wand  id_4,
    input  tri   _id_5,
    input  uwire id_6
);
  wire id_8;
  and primCall (id_2, id_3, id_9, id_8, id_4);
  logic [id_5 : -1] id_9;
  ;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_9
  );
endmodule
