// Seed: 1473211212
module module_0;
  wire id_2;
  wire id_3;
  always @(posedge 1'h0) begin : LABEL_0
    id_1 = 1;
    id_1 <= 1'd0;
  end
  assign module_1.type_10 = 0;
endmodule
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input tri id_2,
    input wire module_1,
    input wand id_4,
    output tri id_5,
    output tri id_6,
    input wire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri id_10,
    input uwire id_11,
    input tri1 id_12,
    output supply1 id_13,
    output tri0 id_14,
    input wor id_15,
    input wire id_16,
    input wand id_17
);
  wire id_19;
  wire id_20;
  module_0 modCall_1 ();
endmodule
