// Seed: 767684965
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input tri id_2,
    input wand id_3,
    input supply1 id_4
);
  assign id_1 = 1;
  wand id_6 = id_3 == id_2;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wand id_3,
    output tri id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    input wire id_8,
    output wand id_9,
    output supply1 id_10,
    input supply0 id_11
);
  wire id_13;
  wire id_14;
  module_0(
      id_3, id_10, id_6, id_11, id_5
  );
endmodule
