<!doctype html>
<html class="no-js" lang="en">

<head>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-134931760-1"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-134931760-1');
  </script>

  <meta charset="utf-8">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  <title>We meet new Intel processors</title>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <meta name="description" content="Yesterday, 04/02/2019, Intel announced the long-awaited upgrade of the Intel¬Æ Xeon¬Æ Scalable Processors family, introduced in mid-2017. The new proces...">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <link rel="stylesheet" href="../../css/main.css">

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
  <script>window.jQuery || document.write('<script src="../../js/vendors/jquery-3.3.1.min.js"><\/script>')</script>

  <script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
  <script>
       (adsbygoogle = window.adsbygoogle || []).push({
            google_ad_client: "ca-pub-6974184241884155",
            enable_page_level_ads: true
       });
  </script>
</head>

<body>
  <!--[if lte IE 9]>
    <p class="browserupgrade">You are using an <strong>outdated</strong> browser. Please <a href="https://browsehappy.com/">upgrade your browser</a> to improve your experience and security.</p>
  <![endif]-->
  <header class="page-header js-page-header">
    <a class="page-header-logo-container" href="https://weekly-geekly.github.io/index.html"></a>
    <div class="page-header-text">Geekly Articles each Day</div>
  </header>
  <nav class="page-headings-container js-page-headings-container"></nav>
  <div class="tools-bar js-tools-bar">
    <!-- <a href="../../search.html" title="Search">üîé</a> -->
    <a class="js-list-of-headings-button" data-state="closed" href="#" title="Headings">üìú</a>
    <a class="js-go-to-top-button" href="#" title="Go to Top">‚¨ÜÔ∏è</a>
    <a class="js-go-to-bottom-button" href="#" title="Go to Bottom">‚¨áÔ∏è</a>
  </div>
  <a href="http://bit.ly/donateToWeeklyGeekly" class="donate-btn">DONATE</a>
  <section class="page js-page"><h1>We meet new Intel processors</h1><div class="post__text post__text-html js-mediator-article"><img src="https://habrastorage.org/webt/eu/or/wt/euorwtskcl1fsbxg7leb6ucgsgu.png"><br><br>  Yesterday, 04/02/2019, Intel announced the long-awaited upgrade of the Intel¬Æ Xeon¬Æ Scalable Processors family, introduced in mid-2017.  The new processors are based on the microarchitecture, codenamed Cascade Lake, and built on an improved 14-nm process. <br><a name="habracut"></a><br><h2>  Features of new processors </h2><br><img src="https://habrastorage.org/webt/jm/yi/x1/jmyix1nwvuipmq0tgsjavsry1am.png"><br><br>  First, look at the differences in labeling.  In the previous article about Skylake-SP, we already mentioned that all processors are divided into 4 series - <b>Bronze</b> , <b>Silver</b> , <b>Gold</b> and <b>Platinum</b> .  About the series to which the processor model belongs the first digit of the number says: 
      <br>
        <script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
        <ins class="adsbygoogle"
          style="display:block; text-align:center;"
          data-ad-layout="in-article"
          data-ad-format="fluid"
          data-ad-client="ca-pub-6974184241884155"
          data-ad-slot="8945601208"></ins>
        <script>
          (adsbygoogle = window.adsbygoogle || []).push({});
        </script>
      <br>
    <ul><li>  <b>3</b> - Bronze, </li><li>  <b>4</b> - Silver, </li><li>  <b>5, 6</b> - Gold, </li><li>  <b>8</b> - Platinum. </li></ul><br>  The second number indicates the generation of the processor.  In the case of the Intel¬Æ Xeon¬Æ Scalable Processors family of code names: <br><br><ul><li>  <b>1</b> - Skylake, </li><li>  <b>2</b> - Cascade Lake. </li></ul><br>  The next two digits denote the so-called SKU (Stock Keeping Unit).  In essence, this is just a CPU ID with a specific set of available functions. <br><br>  Also, after the model number can go indices, denoted by one or two letters.  The first letter of the index denotes features of the architecture or optimization of the processor itself, and the second - the memory capacity per socket. <br><br>  For example, take a processor with the designation <b>Intel¬Æ Xeon¬Æ 6240</b> .  We decipher: <br><br><ul><li>  <b>6</b> - Gold series processor </li><li>  <b>2</b> - Cascade Lake Generation </li><li>  <b>40</b> - SKU. </li></ul><br><h3>  Performance </h3><br>  New generation processors are designed for use in the fields of virtualization, artificial intelligence, as well as high-performance computing.  The first noticeable change was the increase in clock frequency.  This became quite expected, since there are a large number of server applications for which the clock frequency is more important than the number of processor cores.  For example, financial product 1C, whose system requirements clearly say that the higher the processor frequency, the faster the end user will get the result. <br><br>  In a number of cases, the number of nuclei was also increased.  For clarity, we have compiled a comparative table of several processors Intel¬Æ Xeon¬Æ Scalable Processors of the first and second generation: <br><table><tbody><tr><td></td><td>  <strong>Intel¬Æ Xeon¬Æ Silver 4114</strong> <strong><br></strong>  <strong>(10 cores)</strong> </td><td>  <strong>Intel¬Æ Xeon¬Æ Silver 4214</strong> <strong><br></strong>  <strong>(12 cores)</strong> <strong><br></strong> </td></tr><tr><td>  <strong>Clock frequency</strong> </td><td>  2.20 GHz </td><td>  2.20 GHz </td></tr><tr><td>  <strong>In Turbo mode</strong> </td><td>  3.00 GHz </td><td>  3.20 GHz </td></tr></tbody></table><table><tbody><tr><td></td><td>  <strong>Intel¬Æ Xeon¬Æ Gold 5118</strong> <strong><br></strong>  <strong>(12 cores)</strong> </td><td>  <strong>Intel¬Æ Xeon¬Æ Gold 5218</strong> <strong><br></strong>  <strong>(16 cores)</strong> <strong><br></strong> </td></tr><tr><td>  <strong>Clock frequency</strong> </td><td>  2.30 GHz </td><td>  2.30 GHz </td></tr><tr><td>  <strong>In Turbo mode</strong> </td><td>  3.20 GHz </td><td>  3.90 GHz </td></tr></tbody></table><table><tbody><tr><td></td><td>  <strong>Intel¬Æ Xeon¬Æ Gold 6140</strong> <strong><br></strong>  <strong>(18 cores)</strong> </td><td>  <strong>Intel¬Æ Xeon¬Æ Gold 6240</strong> <strong><br></strong>  <strong>(18 cores)</strong> <strong><br></strong> </td></tr><tr><td>  <strong>Clock frequency</strong> </td><td>  2.30 GHz </td><td>  2.60 GHz </td></tr><tr><td>  <strong>In Turbo mode</strong> </td><td>  3.70 GHz </td><td>  3.90 GHz </td></tr></tbody></table><table><tbody><tr><td></td><td>  <strong>Intel¬Æ Xeon¬Æ Gold 6144</strong> <strong><br></strong>  <strong>(8 cores)</strong> </td><td>  <strong>Intel¬Æ Xeon¬Æ Gold 6244</strong> <strong><br></strong>  <strong>(8 cores)</strong> <strong><br></strong> </td></tr><tr><td>  <strong>Clock frequency</strong> </td><td>  3.50 GHz </td><td>  3.60 GHz </td></tr><tr><td>  <strong>In Turbo mode</strong> </td><td>  4.20 GHz </td><td>  4.40 GHz </td></tr></tbody></table>  The increase in clock frequency inevitably entails an increase in heat generation.  For the flagship processors of the Platinum series it can reach <b>205W</b> , which is a very serious test for the traditional air cooling system.  It can be assumed that in the foreseeable future server platforms will require liquid cooling. <br><br>  As in the previous generation Skylake SP, processors are installed in the socket <b>LGA3647</b> (Socket P), which is due to the use of a 6-channel memory controller (up to a maximum of 2 memory modules per channel).  The memory frequency is <b>2666 MT / s</b> , however, when using processors of the 6000 and 8000 series, you can use the memory with a frequency of <b>2933 MT / s</b> (no more than 1 module per channel). <br><br><img src="https://habrastorage.org/webt/vh/f9/uc/vhf9uc0frb5yygixsy_38f-58sa.png"><br><br>  The <b>Ultra-Path Interconnect</b> bus, successfully used in first-generation Intel Xeon SP processors, remained in the second generation, providing data exchange between processors at speeds of 9.6 GT / s or 10.4 GT / s for each channel.  This allows you to effectively scale the hardware platform up to 8 physical processors, optimizing throughput and energy efficiency. <br><br><h2>  Tests </h2><br>  We started testing new-generation processors using the <a href="https://www.spec.org/">SPEC</a> test suite, which simulates the load based on solving the most vital life problems.  These tests are both the simplest calculations and the calculation of various physical processes, for example, solving problems of molecular physics and hydrodynamics. <br><br>  Currently, we have some SPEC tests for integer calculations using the example of Intel¬Æ Xeon¬Æ Gold 6140 and Intel¬Æ Xeon¬Æ Gold 6240 processors. <br><br><div class="spoiler">  <b class="spoiler_title">Intrate</b> <div class="spoiler_text"><table><tbody><tr><td>  <strong>Test</strong> </td><td>  <strong>Intel¬Æ Xeon¬Æ Gold 6140</strong> </td><td>  <strong>Intel¬Æ Xeon¬Æ Gold 6240</strong> </td></tr><tr><td>  <strong>500.perlbench_r</strong> </td><td>  147 </td><td>  157 </td></tr><tr><td>  <strong>531.deepsjeng_r</strong> </td><td>  127 </td><td>  139 </td></tr><tr><td>  <strong>541.leela_r</strong> </td><td>  125 </td><td>  127 </td></tr><tr><td>  <strong>548.exchange2_r</strong> </td><td>  176 </td><td>  203 </td></tr></tbody></table><br></div></div><div class="spoiler">  <b class="spoiler_title">Intspeed</b> <div class="spoiler_text"><table><tbody><tr><td>  <strong>Test</strong> </td><td>  <strong>Intel¬Æ Xeon¬Æ Gold 6140</strong> </td><td>  <strong>Intel¬Æ Xeon¬Æ Gold 6240</strong> </td></tr><tr><td>  <strong>600.perlbench_s</strong> </td><td>  5.67 </td><td>  6.33 </td></tr><tr><td>  <strong>602.gcc_s</strong> </td><td>  6.95 </td><td>  8.74 </td></tr><tr><td>  <strong>641.leela_s</strong> </td><td>  3.24 </td><td>  3.62 </td></tr><tr><td>  <strong>648.exchange2_s</strong> </td><td>  5.94 </td><td>  7.90 </td></tr></tbody></table><br></div></div><div class="spoiler">  <b class="spoiler_title">Test description</b> <div class="spoiler_text"><ul><li>  <strong>perlbench_r</strong> is a <strong>shortened</strong> version of Perl.  The test load imitates the work of the popular SpamAssassin anti-spam system; </li><li>  <strong>deepsjeng_r</strong> - a simulation of a game of chess.  The server performs a deep study of gaming positions using the alpha-beta-clipping algorithm; </li><li>  <strong>leela_r</strong> - go game simulation  In the process of testing, an analysis of movement patterns is carried out, as well as a selective search in a tree based on upper confidence limits; </li><li>  <strong>exchange2_r</strong> - generator of non-trivial sudoku puzzles.  Written in Fortran 95, it employs most of the array processing functions; </li><li>  <strong>The gcc_s</strong> compiler of the C language. The test load "collects" the GCC compiler from the source codes for the IA-32 microprocessor architecture. </li></ul><br></div></div><br>  According to the results of the tests performed, it becomes clear that the new generation processors perform integer calculations faster than the previous generation.  We will share the results of other tests in one of the following articles. <br><br><h3>  Intel¬Æ Optane ‚Ñ¢ DC Persistent Memory Support </h3><br>  Accelerating high load databases and applications is what all customers expected from the upcoming update.  Therefore, a key innovation was the support of Intel¬Æ Optane ‚Ñ¢ DC Persistent Memory, better known by the code name Apache Pass. <br><br><img src="https://habrastorage.org/webt/xu/y8/ga/xuy8ga9pevjv8ssm5qvgu_rzrls.png"><br><br>  This memory is intended to be a universal solution to the problem, when the use of DRAM of the required volume is economically disadvantageous, and the speed characteristics of even the flagship SSD-drives are not enough. <br><br>  A prime example is the placement of databases directly in the memory of Intel¬Æ Optane ‚Ñ¢ DC Persistent Memory, which will avoid the need for constant data exchange between the RAM and the storage device (a feature inherent in traditional systems). <br><br>  A new type of memory is installed directly in the DIMM slot and is fully compatible with it.  Modules with the following capacity are available: <br><br><ul><li>  <b>128 GB</b> </li><li>  <b>256 GB,</b> </li><li>  <b>512 GB</b> </li></ul><br>  Such significant volumes of modules will allow you to flexibly configure the hardware platform, getting a very capacious and very fast disk space for high-load systems.  Intel¬Æ Optane ‚Ñ¢ DC Persistent Memory has truly enormous potential for use, including for machine learning purposes. <br><br><h3>  Acceleration of deep learning </h3><br>  In addition to supporting the new type of memory, Intel engineers have taken care to accelerate the process of deep learning.  Since convolutional neural networks often require multiple multiplication of 8-bit and 16-bit values, new processors are supported by <b>AVX-512 VNNI instructions</b> (Vector Neural Network Instructions).  This will optimize and speed up the calculations several times. <br><br>  The best efficiency is achieved by introducing the following set of instructions: <br><br><ul><li>  <strong>VPDPBUSB</strong> (for INT8 calculations), </li><li>  <strong>VPDPWSSD</strong> (for INT16 calculations). </li></ul><br>  The bottom line is to reduce the number of items processed per cycle.  The <b>VPDPWSSD</b> instruction combines two INT16 instructions, and also uses the INT32 constant to replace the two current <b>PMADDWD</b> and <b>VPADDD instructions</b> .  The <b>VPDPUSB</b> instruction likewise reduces the number of elements, replacing the three existing instructions <b>VPMADDUSBW</b> , <b>VPMADDWD</b> and <b>VPADDD</b> . <br><br>  Thus, with the correct application of the new set of instructions, it is possible to reduce the number of elements processed per cycle by a factor of two or three and increase the speed of data processing.  The appropriate framework for new instructions will become part of such popular machine learning software libraries as: <br><br><ul><li>  <a href="https://www.tensorflow.org/">Tensorflow</a> <br></li><li>  <a href="http://caffe.berkeleyvision.org/">Cafee</a> <br></li><li>  <a href="https://mxnet.apache.org/">MXNet</a> <br></li><li>  <a href="https://github.com/intel/mkl-dnn">Intel¬Æ MKL-DNN</a> <br></li></ul><br><h3>  Load sharing optimization </h3><br>  Uniform loading of computational resources has become easier with Intel¬Æ Speed ‚Äã‚ÄãSelect Technology (on processors with an Y index).  The bottom line is that each operation begins to be associated with the number of cores involved and the clock frequency.  Depending on the profile chosen for each operation, resources are allocated as follows: <br><br><ul><li>  more cores, but with a lower clock frequency; </li><li>  fewer cores, but with increased clock speed. </li></ul><br>  This approach allows the most complete utilization of resources, which is especially important when using virtualized environments.  This will reduce costs by optimizing the load on virtualization hosts. <br><br><h3>  Accelerating Scientific Computing </h3><br>  Processing scientific data, especially when modeling physical processes at the particle level (for example, calculating electromagnetic interactions), requires an enormous amount of parallel computing.  This task can be solved using a CPU, GPU or FPGA. <br><br>  Multi-core CPUs are universal due to the large number of software and libraries for data processing.  The use of a GPU for these purposes is also very effective, because they can run thousands of parallel threads directly on hardware-based graphics cores.  There are frameworks that are convenient for development, such as OpenCL or CUDA, which allow you to create applications of any complexity using <a href="https://blog.selectel.ru/gpu-for-business/%3Futm_source%3Dhabr.com%26utm_medium%3Dreferral%26utm_campaign%3DDedicated_IntelCSL_NewFeature_030419">GPU computing</a> . <br><br>  Nevertheless, there is another hardware tool, which we have already described <a href="https://blog.selectel.ru/primer-programmirovaniya-fpga/%3Futm_source%3Dhabr.com%26utm_medium%3Dreferral%26utm_campaign%3DDedicated_IntelCSL_NewFeature_030419">in previous articles</a> - FPGA.  The ability to program such devices to perform specific calculations allows you to speed up data processing, partially unloading the CPU.  A similar scenario can be implemented on new Cascade Lake processors in conjunction with discrete Intel¬Æ Stratix¬Æ 10 SX FPGA. <br><br>  Despite the lower clock speeds compared to conventional CPUs, FPGA can show performance ten times higher.  For some types of tasks, such as digital signal processing, Intel¬Æ Stratix¬Æ 10 SX can show results up to 10 TFLOPS (tera floating-point operations per second). <br><br><h3>  Scaling platforms </h3><br>  Doing business in real time means not only stability, but also the ability to scale on-demand.  A good example is the high-performance SAP HANA platform used to store and process data.  Physical deployment of this platform requires very powerful hardware resources. <br><br>  Intel¬Æ Xeon¬Æ Scalable processors are designed to transform multi-socket systems into basic IT infrastructure components, providing scalability to meet business application requirements. <br><br><img src="https://habrastorage.org/webt/md/nh/a2/mdnha24zcd8yt0w8egqbgkvtza8.png"><br><br>  This is implemented in the form of support for external Node-controllers, which allows you to create configurations of a higher level than one single platform can provide.  For example, you can create a configuration of 32 physical processors by combining the resources of several multi-socket platforms into a single whole. <br><br><h2>  Conclusion </h2><br>  Increasing operating frequencies and processor cores, increasing performance, supporting Intel¬Æ Optane ‚Ñ¢ DC Persistent Memory ‚Äî all these improvements significantly increase the computing power of each platform, reducing the cost of the amount of equipment used and increasing the efficiency of data processing.  The scalability principle laid down at the architecture level allows building an IT infrastructure of any complexity and achieving high performance and energy efficiency. <br><br>  Since Selectel is a partner of Intel Platinum level, our customers are <b>already</b> available for ordering new generation Intel¬Æ Xeon¬Æ Scalable processors in arbitrary configuration servers. <br><br>  It is very easy to rent a server with new generation processors!  Just go <a href="https://selectel.ru/services/dedicated/configurator/%3Futm_source%3Dhabr.com%26utm_medium%3Dreferral%26utm_campaign%3DDedicated_IntelCSL_NewFeature_030419">to the configurator page</a> and select the necessary components.  Any questions regarding the work of the services can be asked to our specialists by <a href="https://my.selectel.ru/tickets/create%3Futm_source%3Dhabr.com%26utm_medium%3Dreferral%26utm_campaign%3DDedicated_IntelCSL_NewFeature_030419">creating a ticket</a> in the control panel.  Paying the server for several months in advance, you get a discount of up to 15%. <br><br>  If you are interested in taking part in testing the latest technologies, then <a href="https://selectel.ru/promo/intel-xeon-scalable/%3Futm_source%3Dhabr.com%26utm_medium%3Dreferral%26utm_campaign%3DDedicated_IntelCSL_NewFeature_030419">join</a> our Selectel Lab. <br><br>  We will be glad to hear your questions and suggestions in the comments. </div><p>Source: <a href="https://habr.com/ru/post/446494/">https://habr.com/ru/post/446494/</a></p>
<section class="more-articles-navigation-panel js-more-articles-navigation-panel">
<h4>More articles:</h4>
<nav class="list-of-articles-container js-list-of-articles-container"><ul class="list-of-pages js-list-of-pages">
<li><a href="../446480/index.html">Corporate insecurity</a></li>
<li><a href="../446482/index.html">Excursion to the World Seed Vault (Global Seeds Vault) or Doomsday Vault</a></li>
<li><a href="../446488/index.html">The truth is about the parsing of sites, or "all online stores do it"</a></li>
<li><a href="../446490/index.html">JPoint 2019: free live stream, party, and more</a></li>
<li><a href="../446492/index.html">Seven Easy Steps to Become a Computer Science Center Student</a></li>
<li><a href="../446496/index.html">"Hello"! The world's first automatic data storage in DNA molecules</a></li>
<li><a href="../446498/index.html">Raiffeisenbank is looking for speakers at <code / R></a></li>
<li><a href="../446500/index.html">Case: we get off the needle of contextual advertising for free SEO traffic</a></li>
<li><a href="../446502/index.html">How we searched (and did not find) new tools for communication with customers</a></li>
<li><a href="../446504/index.html">Practical use of the D-Wave 2000Q: a steep learning curve for quantum computing</a></li>
</ul></nav>
</section><br />
<a href="../../allArticles.html"><strong>All Articles</strong></a>
<script src="../../js/main.js"></script>

<!-- Yandex.Metrika counter -->
<script type="text/javascript" >
  (function (d, w, c) {
      (w[c] = w[c] || []).push(function() {
          try {
              w.yaCounter52496797 = new Ya.Metrika({
                  id:52496797,
                  clickmap:true,
                  trackLinks:true,
                  accurateTrackBounce:true,
                  webvisor:true
              });
          } catch(e) { }
      });

      var n = d.getElementsByTagName("script")[0],
          s = d.createElement("script"),
          f = function () { n.parentNode.insertBefore(s, n); };
      s.type = "text/javascript";
      s.async = true;
      s.src = "https://mc.yandex.ru/metrika/watch.js";

      if (w.opera == "[object Opera]") {
          d.addEventListener("DOMContentLoaded", f, false);
      } else { f(); }
  })(document, window, "yandex_metrika_callbacks");
</script>
<noscript><div><img src="https://mc.yandex.ru/watch/52496797" style="position:absolute; left:-9999px;" alt="" /></div></noscript>

<!-- Google Analytics -->
  <script>
    window.ga = function () { ga.q.push(arguments) }; ga.q = []; ga.l = +new Date;
    ga('create', 'UA-134931760-1', 'auto'); ga('send', 'pageview')
  </script>
  <script src="https://www.google-analytics.com/analytics.js" async defer></script>

</section>

  <footer class="page-footer">
    <div class="page-footer-legal-info-container page-footer-element">
      <p>
        Weekly-Geekly | <span class="page-footer-legal-info-year js-page-footer-legal-info-year">2019</span>
      </p>
    </div>
    <div class="page-footer-counters-container page-footer-element">
      <a class="page-footer-counter-clustrmap" href='#'  title='Visit tracker'><img src='https://clustrmaps.com/map_v2.png?cl=698e5a&w=271&t=t&d=6iCFw7uJz0zcOaoxz5k5PcLCJUzv2WG8G5V8M3U6Rc4&co=3a3a3a&ct=ffffff'/></a>
    </div>
  </footer>
</body>

</html>