<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2022.2.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>7.980</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>7.980</CP_FINAL>
  <CP_ROUTE>7.980</CP_ROUTE>
  <CP_SYNTH>5.978</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>2.020</SLACK_FINAL>
  <SLACK_ROUTE>2.020</SLACK_ROUTE>
  <SLACK_SYNTH>4.022</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>2.020</WNS_FINAL>
  <WNS_ROUTE>2.020</WNS_ROUTE>
  <WNS_SYNTH>4.022</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>128</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>357</FF>
    <LATCH>0</LATCH>
    <LUT>918</LUT>
    <SLICE>408</SLICE>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="fetching_decoding_ip" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="3">control_s_axi_U grp_fetch_fu_87 pc_V_1_execute_fu_106</SubModules>
    <Resources BRAM="128" FF="357" LUT="918" LogicLUT="918" RAMB36="64"/>
    <LocalResources FF="156" LUT="4" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="fetching_decoding_ip_control_s_axi" DEPTH="1" FILE_NAME="fetching_decoding_ip.v" ORIG_REF_NAME="fetching_decoding_ip_control_s_axi">
    <Resources BRAM="128" FF="199" LUT="858" LogicLUT="858" RAMB36="64"/>
    <LocalResources FF="135" LUT="81" LogicLUT="81"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fetch_fu_87" DEPTH="1" FILE_NAME="fetching_decoding_ip.v" ORIG_REF_NAME="fetching_decoding_ip_fetch">
    <Resources FF="2" LUT="60" LogicLUT="60"/>
  </RtlModule>
  <RtlModule CELL="inst/pc_V_1_execute_fu_106" DEPTH="1" FILE_NAME="fetching_decoding_ip.v" ORIG_REF_NAME="fetching_decoding_ip_execute">
    <Resources LUT="8" LogicLUT="8"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="7.973" DATAPATH_LOGIC_DELAY="3.545" DATAPATH_NET_DELAY="4.428" ENDPOINT_PIN="bd_0_i/hls_inst/inst/is_running_V_reg_192_reg[0]/D" LOGIC_LEVELS="3" MAX_FANOUT="3" SLACK="2.020" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/is_running_V_reg_192_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="280"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.832" DATAPATH_LOGIC_DELAY="3.545" DATAPATH_NET_DELAY="4.287" ENDPOINT_PIN="bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/D" LOGIC_LEVELS="3" MAX_FANOUT="3" SLACK="2.161" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_enable_reg_pp0_iter0_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="227"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.194" DATAPATH_LOGIC_DELAY="0.642" DATAPATH_NET_DELAY="6.552" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0/WEA[0]" LOGIC_LEVELS="1" MAX_FANOUT="68" SLACK="2.190" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="165"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0_i_19" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="166"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.139" DATAPATH_LOGIC_DELAY="0.518" DATAPATH_NET_DELAY="6.621" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6/ADDRBWRADDR[10]" LOGIC_LEVELS="0" MAX_FANOUT="22" SLACK="2.211" STARTPOINT_PIN="bd_0_i/hls_inst/inst/pc_V_fu_66_reg[10]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/pc_V_fu_66_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="146"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.036" DATAPATH_LOGIC_DELAY="0.518" DATAPATH_NET_DELAY="6.518" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/ADDRBWRADDR[10]" LOGIC_LEVELS="0" MAX_FANOUT="22" SLACK="2.314" STARTPOINT_PIN="bd_0_i/hls_inst/inst/pc_V_fu_66_reg[10]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/pc_V_fu_66_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="146"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="573"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/fetching_decoding_ip_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/fetching_decoding_ip_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/fetching_decoding_ip_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/fetching_decoding_ip_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/fetching_decoding_ip_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/fetching_decoding_ip_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fetching_decoding_ip_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
