
*** Running vivado
    with args -log Lab9_PacMan.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab9_PacMan.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Lab9_PacMan.tcl -notrace
Command: synth_design -top Lab9_PacMan -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 362.031 ; gain = 100.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab9_PacMan' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:9]
	Parameter HD bound to: 1280 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HR bound to: 112 - type: integer 
	Parameter HB bound to: 248 - type: integer 
	Parameter HT bound to: 1688 - type: integer 
	Parameter VD bound to: 1024 - type: integer 
	Parameter VF bound to: 1 - type: integer 
	Parameter VR bound to: 3 - type: integer 
	Parameter VB bound to: 38 - type: integer 
	Parameter VT bound to: 1066 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:50]
INFO: [Synth 8-3876] $readmem data file 'PacManTileMapRom.txt' is read successfully [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:51]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:83]
INFO: [Synth 8-3876] $readmem data file 'PacManTileSet.txt' is read successfully [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:92]
INFO: [Synth 8-3876] $readmem data file 'PacManSpriteSet.txt' is read successfully [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:100]
INFO: [Synth 8-3876] $readmem data file 'GhostSpriteSet.txt' is read successfully [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:101]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:108]
INFO: [Synth 8-3876] $readmem data file 'GhostSpriteSet.txt' is read successfully [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:116]
INFO: [Synth 8-3876] $readmem data file 'GhostSpriteSet.txt' is read successfully [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:117]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:124]
INFO: [Synth 8-3876] $readmem data file 'GhostSpriteSet.txt' is read successfully [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:125]
INFO: [Synth 8-6157] synthesizing module 'free_run_shift_reg' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/free_run_shift_reg.sv:3]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'free_run_shift_reg' (1#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/free_run_shift_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'videoClk108MHz' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/videoClk108MHz.v:3]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.375000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'videoClk108MHz' (5#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/videoClk108MHz.v:3]
INFO: [Synth 8-6157] synthesizing module 'spriteMotion' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/spriteMotion.sv:10]
INFO: [Synth 8-6157] synthesizing module 'mod_m_counter' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/mod_m_counter.sv:2]
	Parameter M bound to: 1350000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mod_m_counter' (6#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/mod_m_counter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mod_m_counter__parameterized0' [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/mod_m_counter.sv:2]
	Parameter M bound to: 1687501 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mod_m_counter__parameterized0' (6#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/mod_m_counter.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'spriteMotion' (7#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/spriteMotion.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'Lab9_PacMan' (8#1) [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.sv:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 425.977 ; gain = 164.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 425.977 ; gain = 164.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 425.977 ; gain = 164.363
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.xdc]
Finished Parsing XDC File [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9_PacMan.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab9_PacMan_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab9_PacMan_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 781.500 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 781.508 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 781.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 781.508 ; gain = 519.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 781.508 ; gain = 519.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 781.508 ; gain = 519.895
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "blinkyFace" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blinkyFace" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pacmanColumnChange" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blinkyColumnChange" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blinkyColumnChange" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blinkyRowChange" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blinkyRowChange" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "PacManTileMapRom" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "PacManTileSet" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "PacManSpriteSet" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "BlinkySpriteSet" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "PinkySpriteSet" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "InkySpriteSet" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ClydeSpriteSet" into Block RAM due to explicit "ram_style" or "rom_style" specification
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 781.508 ; gain = 519.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 24    
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               21 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 18    
	                8 Bit    Registers := 24    
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 33    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 6     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 17    
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lab9_PacMan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 20    
	   2 Input      6 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 10    
+---Registers : 
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 18    
	                8 Bit    Registers := 20    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 6     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
Module free_run_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mod_m_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module mod_m_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module spriteMotion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 17    
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM pelletEatenRam_reg to conserve power
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[0]' (FDR) to 'videoPixelRGB_stg4_reg[2]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[1]' (FDR) to 'videoPixelRGB_stg4_reg[3]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[4]' (FDR) to 'videoPixelRGB_stg4_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\videoPixelRGB_stg4_reg[5] )
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[6]' (FDR) to 'videoPixelRGB_stg4_reg[7]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[7]' (FDR) to 'videoPixelRGB_stg4_reg[8]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[8]' (FDR) to 'videoPixelRGB_stg4_reg[9]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[9]' (FDR) to 'videoPixelRGB_stg4_reg[10]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg4_reg[10]' (FDR) to 'videoPixelRGB_stg4_reg[11]'
INFO: [Synth 8-3886] merging instance 'pinkyLeftColumn_reg[0]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyLeftColumn_reg[1]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyBottomRow_reg[0]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyBottomRow_reg[1]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyTopRow_reg[0]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyTopRow_reg[1]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyRightColumn_reg[0]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyRightColumn_reg[1]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[0]' (FDR) to 'videoPixelRGB_stg5_reg[2]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[1]' (FDR) to 'videoPixelRGB_stg5_reg[3]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[4]' (FDS) to 'videoPixelRGB_stg5_reg[5]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[6]' (FDS) to 'videoPixelRGB_stg5_reg[7]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[7]' (FDS) to 'videoPixelRGB_stg5_reg[8]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[8]' (FDS) to 'videoPixelRGB_stg5_reg[9]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[9]' (FDS) to 'videoPixelRGB_stg5_reg[10]'
INFO: [Synth 8-3886] merging instance 'videoPixelRGB_stg5_reg[10]' (FDS) to 'videoPixelRGB_stg5_reg[11]'
INFO: [Synth 8-3886] merging instance 'pinkyImage_reg[0]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyImage_reg[1]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyImage_reg[2]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyLeftColumn_reg[2]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyLeftColumn_reg[3]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyLeftColumn_reg[4]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyLeftColumn_reg[5]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyLeftColumn_reg[6]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyLeftColumn_reg[7]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyBottomRow_reg[2]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyBottomRow_reg[3]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyBottomRow_reg[4]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyBottomRow_reg[5]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyBottomRow_reg[6]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyBottomRow_reg[7]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyTopRow_reg[2]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyTopRow_reg[3]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyTopRow_reg[4]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyTopRow_reg[5]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyTopRow_reg[6]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyTopRow_reg[7]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyRightColumn_reg[2]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'pinkyRightColumn_reg[3]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyRightColumn_reg[4]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyRightColumn_reg[5]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyRightColumn_reg[6]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'pinkyRightColumn_reg[7]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyLeftColumn_reg[0]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyLeftColumn_reg[1]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyBottomRow_reg[0]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyBottomRow_reg[1]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyTopRow_reg[0]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyTopRow_reg[1]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyRightColumn_reg[0]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyRightColumn_reg[1]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyImage_reg[0]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyImage_reg[1]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyImage_reg[2]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyLeftColumn_reg[2]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyLeftColumn_reg[3]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyLeftColumn_reg[4]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyLeftColumn_reg[5]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyLeftColumn_reg[6]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyLeftColumn_reg[7]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyBottomRow_reg[2]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyBottomRow_reg[3]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyBottomRow_reg[4]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyBottomRow_reg[5]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyBottomRow_reg[6]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyBottomRow_reg[7]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyTopRow_reg[2]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyTopRow_reg[3]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyTopRow_reg[4]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyTopRow_reg[5]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyTopRow_reg[6]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyTopRow_reg[7]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyRightColumn_reg[2]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyRightColumn_reg[3]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'inkyRightColumn_reg[4]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyRightColumn_reg[5]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyRightColumn_reg[6]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'inkyRightColumn_reg[7]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'clydeLeftColumn_reg[0]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'clydeLeftColumn_reg[1]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'clydeBottomRow_reg[0]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'clydeBottomRow_reg[1]' (FDE) to 'clydeRightColumn_reg[0]'
INFO: [Synth 8-3886] merging instance 'clydeTopRow_reg[0]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'clydeTopRow_reg[1]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'clydeRightColumn_reg[0]' (FDE) to 'clydeRightColumn_reg[1]'
INFO: [Synth 8-3886] merging instance 'clydeRightColumn_reg[1]' (FDE) to 'clydeRightColumn_reg[2]'
INFO: [Synth 8-3886] merging instance 'clydeImage_reg[0]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'clydeImage_reg[1]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'clydeImage_reg[2]' (FDE) to 'clydeRightColumn_reg[2]'
INFO: [Synth 8-3886] merging instance 'clydeLeftColumn_reg[2]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Synth 8-3886] merging instance 'clydeLeftColumn_reg[3]' (FDE) to 'clydeRightColumn_reg[2]'
INFO: [Synth 8-3886] merging instance 'clydeLeftColumn_reg[4]' (FDE) to 'clydeRightColumn_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clydeRightColumn_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\clydeRightColumn_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 781.508 ; gain = 519.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Lab9_PacMan | p_0_out    | 1024x6        | LUT            | 
|Lab9_PacMan | p_0_out    | 1024x6        | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Lab9_PacMan | pelletEatenRam_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_27/clydeVideoPixelIndex_stg8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_35/inkyVideoPixelIndex_stg7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_43/pinkyVideoPixelIndex_stg6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_51/blinkyVideoPixelIndex_stg5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_59/pacmanVideoPixelIndex_stg4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_68/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 781.508 ; gain = 519.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 836.738 ; gain = 575.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Lab9_PacMan | pelletEatenRam_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance clydeVideoPixelIndex_stg8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance clydeVideoPixelIndex_stg8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pinkyVideoPixelIndex_stg6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pinkyVideoPixelIndex_stg6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pacmanVideoPixelIndex_stg4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 836.738 ; gain = 575.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 836.738 ; gain = 575.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 836.738 ; gain = 575.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 836.738 ; gain = 575.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 836.738 ; gain = 575.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 836.738 ; gain = 575.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 836.738 ; gain = 575.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Lab9_PacMan | CPU_RESETN_instance/q_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Lab9_PacMan | BTNU_instance/q_reg[0]       | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|Lab9_PacMan | BTNR_instance/q_reg[0]       | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|Lab9_PacMan | BTND_instance/q_reg[0]       | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|Lab9_PacMan | BTNL_instance/q_reg[0]       | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|Lab9_PacMan | videoRow_stg9_reg[10]        | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Lab9_PacMan | videoColumn_stg9_reg[10]     | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    50|
|3     |LUT1       |    30|
|4     |LUT2       |   147|
|5     |LUT3       |    50|
|6     |LUT4       |   140|
|7     |LUT5       |    80|
|8     |LUT6       |   173|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |    41|
|11    |MUXF8      |    18|
|12    |RAMB18E1   |     2|
|13    |RAMB18E1_1 |     1|
|14    |RAMB18E1_5 |     1|
|15    |RAMB18E1_6 |     1|
|16    |SRL16E     |    11|
|17    |FDRE       |   436|
|18    |FDSE       |    13|
|19    |IBUF       |     6|
|20    |OBUF       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------+------------------------------+------+
|      |Instance              |Module                        |Cells |
+------+----------------------+------------------------------+------+
|1     |top                   |                              |  1217|
|2     |  BTND_instance       |free_run_shift_reg            |     4|
|3     |  BTNL_instance       |free_run_shift_reg_0          |     5|
|4     |  BTNR_instance       |free_run_shift_reg_1          |     5|
|5     |  BTNU_instance       |free_run_shift_reg_2          |     4|
|6     |  CPU_RESETN_instance |free_run_shift_reg_3          |     4|
|7     |  spriteMotion0       |spriteMotion                  |   416|
|8     |    blinkyCntr        |mod_m_counter__parameterized0 |    32|
|9     |    pacmanCntr        |mod_m_counter                 |    32|
|10    |  videoClk108MHz_0    |videoClk108MHz                |     4|
+------+----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 836.738 ; gain = 575.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 836.738 ; gain = 219.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 836.738 ; gain = 575.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
179 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 836.738 ; gain = 584.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.738 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Axelb/Documents/School/WSU Spring 2019/ECE 324/Lab9/Lab9.runs/synth_1/Lab9_PacMan.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab9_PacMan_utilization_synth.rpt -pb Lab9_PacMan_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 14:02:10 2019...
