

================================================================
== Vivado HLS Report for 'dut_sinf_or_cosf'
================================================================
* Date:           Sun Dec 11 11:07:48 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.35|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   43|   47|   43|   47|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+
        |                                            |                                 |  Latency  |  Interval | Pipeline|
        |                  Instance                  |              Module             | min | max | min | max |   Type  |
        +--------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+
        |grp_dut_big_mult_v3small_71_24_17_s_fu_281  |dut_big_mult_v3small_71_24_17_s  |   24|   24|   24|   24|   none  |
        |grp_dut_my_to_float_31_1_s_fu_287           |dut_my_to_float_31_1_s           |    6|   10|    6|   10|   none  |
        +--------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      1|       0|    768|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      4|     696|   2701|
|Memory           |        -|      -|      68|    340|
|Multiplexer      |        -|      -|       -|     39|
|Register         |        -|      -|     447|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      7|    1211|   3848|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|       1|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+-------+-----+------+
    |                  Instance                  |              Module             | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------------------+---------------------------------+---------+-------+-----+------+
    |grp_dut_big_mult_v3small_71_24_17_s_fu_281  |dut_big_mult_v3small_71_24_17_s  |        0|      0|  337|  1929|
    |dut_mul_32s_31ns_62_6_U6                    |dut_mul_32s_31ns_62_6            |        0|      4|    0|     0|
    |grp_dut_my_to_float_31_1_s_fu_287           |dut_my_to_float_31_1_s           |        0|      0|  359|   772|
    +--------------------------------------------+---------------------------------+---------+-------+-----+------+
    |Total                                       |                                 |        0|      4|  696|  2701|
    +--------------------------------------------+---------------------------------+---------+-------+-----+------+

    * DSP48: 
    +------------------------------+---------------------------+-----------+
    |           Instance           |           Module          | Expression|
    +------------------------------+---------------------------+-----------+
    |dut_mul_mul_17ns_15s_32_1_U8  |dut_mul_mul_17ns_15s_32_1  |  i0 * i1  |
    |dut_mul_mul_23s_17ns_40_1_U7  |dut_mul_mul_23s_17ns_40_1  |  i0 * i1  |
    +------------------------------+---------------------------+-----------+

    * Memory: 
    +--------------------+-----------------------------------+---------+----+-----+------+-----+------+-------------+
    |       Memory       |               Module              | BRAM_18K| FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-----------------------------------+---------+----+-----+------+-----+------+-------------+
    |hls_sin_cos_K0_V_U  |dut_sinf_or_cosf_hls_sin_cos_K0_V  |        0|  30|  150|   256|   30|     1|         7680|
    |hls_sin_cos_K1_V_U  |dut_sinf_or_cosf_hls_sin_cos_K1_V  |        0|  23|  115|   256|   23|     1|         5888|
    |hls_sin_cos_K2_V_U  |dut_sinf_or_cosf_hls_sin_cos_K2_V  |        0|  15|   75|   256|   15|     1|         3840|
    +--------------------+-----------------------------------+---------+----+-----+------+-----+------+-------------+
    |Total               |                                   |        0|  68|  340|   768|   68|     3|        17408|
    +--------------------+-----------------------------------+---------+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |p_Val2_4_fu_663_p2            |     *    |      1|  0|    0|           9|           9|
    |grp_fu_293_p2                 |     +    |      0|  0|    3|           3|           2|
    |k_V_off1_fu_803_p2            |     +    |      0|  0|    3|           2|           3|
    |k_V_off2_fu_824_p2            |     +    |      0|  0|    3|           3|           3|
    |p_Val2_24_fu_499_p2           |     +    |      0|  0|   31|          31|          31|
    |p_Val2_9_fu_723_p2            |     +    |      0|  0|   16|          32|          32|
    |p_i_fu_402_p2                 |     +    |      0|  0|    8|           8|           8|
    |r_V_fu_732_p2                 |     +    |      0|  0|   16|          32|          32|
    |Ex_V_fu_482_p2                |     -    |      0|  0|    8|           8|           8|
    |p_Val2_i_fu_378_p2            |     -    |      0|  0|   49|           1|          49|
    |r_V_1_fu_778_p2               |     -    |      0|  0|    9|           1|           9|
    |tmp_87_i_fu_507_p2            |     -    |      0|  0|    9|           1|           9|
    |or_cond_fu_867_p2             |    and   |      0|  0|    1|           1|           1|
    |sel_tmp3_fu_617_p2            |    and   |      0|  0|    1|           1|           1|
    |sel_tmp6_demorgan_fu_894_p2   |    and   |      0|  0|    1|           1|           1|
    |sel_tmp7_fu_906_p2            |    and   |      0|  0|    1|           1|           1|
    |tmp7_fu_611_p2                |    and   |      0|  0|    1|           1|           1|
    |val_assign_fu_439_p3          |   cttz   |      0|  0|   48|          32|           0|
    |closepath_fu_340_p2           |   icmp   |      0|  0|    3|           8|           7|
    |grp_fu_308_p2                 |   icmp   |      0|  0|    1|           2|           1|
    |icmp1_fu_839_p2               |   icmp   |      0|  0|    1|           2|           1|
    |icmp_fu_818_p2                |   icmp   |      0|  0|    1|           2|           1|
    |not_sel_tmp1_fu_606_p2        |   icmp   |      0|  0|    2|           3|           4|
    |not_sel_tmp_fu_601_p2         |   icmp   |      0|  0|    2|           3|           2|
    |sel_tmp1_fu_590_p2            |   icmp   |      0|  0|    2|           3|           2|
    |sel_tmp4_fu_623_p2            |   icmp   |      0|  0|    2|           3|           3|
    |sel_tmp5_fu_628_p2            |   icmp   |      0|  0|    2|           3|           3|
    |sel_tmp_fu_585_p2             |   icmp   |      0|  0|    2|           3|           1|
    |tmp_8_fu_857_p2               |   icmp   |      0|  0|    3|           8|           1|
    |tmp_9_fu_862_p2               |   icmp   |      0|  0|    8|          23|           1|
    |tmp_i_fu_873_p2               |   icmp   |      0|  0|    3|           8|           2|
    |tmp_89_i_fu_532_p2            |   lshr   |      0|  0|   85|          31|          31|
    |or_cond1_fu_845_p2            |    or    |      0|  0|    1|           1|           1|
    |p_Result_11_fu_851_p2         |    or    |      0|  0|    1|           1|           1|
    |sel_tmp2_fu_595_p2            |    or    |      0|  0|    1|           1|           1|
    |sin_basis_fu_639_p2           |    or    |      0|  0|    1|           1|           1|
    |tmp8_fu_633_p2                |    or    |      0|  0|    1|           1|           1|
    |tmp_10_fu_920_p2              |    or    |      0|  0|    1|           1|           1|
    |Ex_V_ret_s_fu_757_p3          |  select  |      0|  0|    8|           1|           8|
    |Mx_V_ret_s_fu_738_p3          |  select  |      0|  0|   31|           1|          31|
    |p_Val2_0_i234_in_i_fu_548_p3  |  select  |      0|  0|   32|           1|          32|
    |p_Val2_13_fu_384_p3           |  select  |      0|  0|   49|           1|          49|
    |p_Val2_23_fu_366_p3           |  select  |      0|  0|    3|           1|           1|
    |p_s_fu_926_p3                 |  select  |      0|  0|   32|           1|          32|
    |sel_tmp8_fu_912_p3            |  select  |      0|  0|   31|           1|          31|
    |sh_assign_fu_513_p3           |  select  |      0|  0|    9|           1|           9|
    |storemerge_i_fu_407_p3        |  select  |      0|  0|    8|           1|           8|
    |p_Val2_15_fu_455_p2           |    shl   |      0|  0|  144|          49|          49|
    |tmp_91_i_fu_542_p2            |    shl   |      0|  0|   88|          32|          32|
    |sel_tmp6_fu_900_p2            |    xor   |      0|  0|    2|           1|           2|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |Total                         |          |      1|  0|  768|         367|         550|
    +------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |   6|         15|    1|         15|
    |ap_return             |  32|          2|   32|         64|
    |tmp_7_phi_fu_225_p36  |   1|          3|    1|          3|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  39|         20|   34|         82|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Ex_V_reg_1004                                               |   8|   0|    8|          0|
    |ap_CS_fsm                                                   |  14|   0|   14|          0|
    |ap_reg_grp_dut_big_mult_v3small_71_24_17_s_fu_281_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_my_to_float_31_1_s_fu_287_ap_start           |   1|   0|    1|          0|
    |ap_return_preg                                              |  32|   0|   32|          0|
    |closepath_reg_965                                           |   1|   0|    1|          0|
    |hls_sin_cos_K1_V_load_reg_1062                              |  23|   0|   23|          0|
    |hls_sin_cos_K2_V_load_reg_1067                              |  15|   0|   15|          0|
    |isNeg_reg_1010                                              |   1|   0|    1|          0|
    |loc_V_1_reg_960                                             |  23|   0|   23|          0|
    |loc_V_reg_953                                               |   8|   0|    8|          0|
    |p_0_reg_1097                                                |  31|   0|   31|          0|
    |p_Result_i3_i_reg_989                                       |  18|   0|   18|          0|
    |p_Result_s_reg_948                                          |   1|   0|    1|          0|
    |p_Val2_13_reg_984                                           |  49|   0|   49|          0|
    |p_Val2_16_reg_994                                           |  31|   0|   31|          0|
    |p_Val2_23_reg_970                                           |   3|   0|    3|          0|
    |p_Val2_24_reg_1016                                          |  31|   0|   31|          0|
    |p_Val2_3_reg_1021                                           |  17|   0|   17|          0|
    |p_Val2_s_reg_1057                                           |  30|   0|   30|          0|
    |r_V_1_reg_1102                                              |   9|   0|    9|          0|
    |r_V_reg_1082                                                |  32|   0|   32|          0|
    |sin_basis_reg_1031                                          |   1|   0|    1|          0|
    |tmp_12_reg_999                                              |   1|   0|    1|          0|
    |tmp_1_reg_1052                                              |  17|   0|   17|          0|
    |tmp_3_reg_1072                                              |  24|   0|   24|          0|
    |tmp_4_reg_1077                                              |  16|   0|   16|          0|
    |tmp_s_reg_1026                                              |   9|   0|    9|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 447|   0|  447|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------+-----+-----+------------+------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|ap_start   |  in |    1| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|ap_done    | out |    1| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|ap_idle    | out |    1| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|ap_ready   | out |    1| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|ap_return  | out |   32| ap_ctrl_hs | dut_sinf_or_cosf | return value |
|t_in       |  in |   32|   ap_none  |       t_in       |    scalar    |
+-----------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: p_Val2_10 [2/2] 0.00ns
._crit_edge_ifconv:11  %p_Val2_10 = call fastcc i95 @"dut_big_mult_v3small<71, 24, 17>"() nounwind


 <State 2>: 6.80ns
ST_2: t_in_read [1/1] 0.00ns
._crit_edge_ifconv:0  %t_in_read = call float @_ssdm_op_Read.ap_auto.float(float %t_in) nounwind

ST_2: p_Val2_21 [1/1] 0.00ns
._crit_edge_ifconv:4  %p_Val2_21 = bitcast float %t_in_read to i32

ST_2: p_Result_s [1/1] 0.00ns
._crit_edge_ifconv:5  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_21, i32 31)

ST_2: loc_V [1/1] 0.00ns
._crit_edge_ifconv:6  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_21, i32 23, i32 30)

ST_2: loc_V_1 [1/1] 0.00ns
._crit_edge_ifconv:7  %loc_V_1 = trunc i32 %p_Val2_21 to i23

ST_2: closepath [1/1] 2.00ns
._crit_edge_ifconv:8  %closepath = icmp ult i8 %loc_V, 126

ST_2: p_Val2_10 [1/2] 2.39ns
._crit_edge_ifconv:11  %p_Val2_10 = call fastcc i95 @"dut_big_mult_v3small<71, 24, 17>"() nounwind

ST_2: p_Val2_11 [1/1] 0.00ns
._crit_edge_ifconv:12  %p_Val2_11 = call i49 @_ssdm_op_PartSelect.i49.i95.i32.i32(i95 %p_Val2_10, i32 19, i32 67)

ST_2: tmp_81_i [1/1] 0.00ns
._crit_edge_ifconv:13  %tmp_81_i = call i3 @_ssdm_op_PartSelect.i3.i95.i32.i32(i95 %p_Val2_10, i32 68, i32 70) nounwind

ST_2: p_Val2_23 [1/1] 1.37ns
._crit_edge_ifconv:14  %p_Val2_23 = select i1 %closepath, i3 0, i3 %tmp_81_i

ST_2: tmp [1/1] 0.00ns
._crit_edge_ifconv:15  %tmp = trunc i3 %p_Val2_23 to i1

ST_2: p_Val2_i [1/1] 3.04ns
._crit_edge_ifconv:16  %p_Val2_i = sub i49 0, %p_Val2_11

ST_2: p_Val2_13 [1/1] 1.37ns
._crit_edge_ifconv:17  %p_Val2_13 = select i1 %tmp, i49 %p_Val2_i, i49 %p_Val2_11

ST_2: p_Result_i3_i [1/1] 0.00ns
._crit_edge_ifconv:18  %p_Result_i3_i = call i18 @_ssdm_op_PartSelect.i18.i49.i32.i32(i49 %p_Val2_13, i32 31, i32 48) nounwind


 <State 3>: 6.77ns
ST_3: p_i [1/1] 1.72ns
._crit_edge_ifconv:9  %p_i = add i8 -125, %loc_V

ST_3: storemerge_i [1/1] 0.00ns (grouped into LUT with out node Ex_V)
._crit_edge_ifconv:10  %storemerge_i = select i1 %closepath, i8 %p_i, i8 0

ST_3: p_Result_12 [1/1] 0.00ns
._crit_edge_ifconv:19  %p_Result_12 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %p_Result_i3_i, i1 true) nounwind

ST_3: p_Result_13 [1/1] 0.00ns
._crit_edge_ifconv:20  %p_Result_13 = call i19 @llvm.part.select.i19(i19 %p_Result_12, i32 18, i32 0) nounwind

ST_3: p_Result_14 [1/1] 0.00ns
._crit_edge_ifconv:21  %p_Result_14 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 -1, i19 %p_Result_13) nounwind

ST_3: val_assign [1/1] 3.21ns
._crit_edge_ifconv:22  %val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_14, i1 true) nounwind

ST_3: Mx_zeros_V [1/1] 0.00ns
._crit_edge_ifconv:23  %Mx_zeros_V = trunc i32 %val_assign to i5

ST_3: tmp_82_i [1/1] 0.00ns
._crit_edge_ifconv:24  %tmp_82_i = zext i5 %Mx_zeros_V to i49

ST_3: p_Val2_15 [1/1] 3.56ns
._crit_edge_ifconv:25  %p_Val2_15 = shl i49 %p_Val2_13, %tmp_82_i

ST_3: p_Val2_16 [1/1] 0.00ns
._crit_edge_ifconv:26  %p_Val2_16 = call i31 @_ssdm_op_PartSelect.i31.i49.i32.i32(i49 %p_Val2_15, i32 18, i32 48)

ST_3: tmp_12 [1/1] 0.00ns
._crit_edge_ifconv:27  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_15, i32 17)

ST_3: tmp_85_i [1/1] 0.00ns (grouped into LUT with out node Ex_V)
._crit_edge_ifconv:30  %tmp_85_i = zext i5 %Mx_zeros_V to i8

ST_3: Ex_V [1/1] 1.72ns (out node of the LUT)
._crit_edge_ifconv:31  %Ex_V = sub i8 %storemerge_i, %tmp_85_i

ST_3: isNeg [1/1] 0.00ns
._crit_edge_ifconv:33  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Ex_V, i32 7)


 <State 4>: 8.35ns
ST_4: tmp_84_i [1/1] 0.00ns
._crit_edge_ifconv:28  %tmp_84_i = zext i1 %tmp_12 to i31

ST_4: p_Val2_24 [1/1] 2.44ns
._crit_edge_ifconv:29  %p_Val2_24 = add i31 %p_Val2_16, %tmp_84_i

ST_4: sh_i_cast [1/1] 0.00ns
._crit_edge_ifconv:32  %sh_i_cast = sext i8 %Ex_V to i9

ST_4: tmp_87_i [1/1] 1.72ns
._crit_edge_ifconv:34  %tmp_87_i = sub i9 0, %sh_i_cast

ST_4: sh_assign [1/1] 1.37ns
._crit_edge_ifconv:35  %sh_assign = select i1 %isNeg, i9 %tmp_87_i, i9 %sh_i_cast

ST_4: sh_assign_1_i_cast1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:36  %sh_assign_1_i_cast1 = sext i9 %sh_assign to i32

ST_4: sh_assign_1_i_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:37  %sh_assign_1_i_cast = sext i9 %sh_assign to i31

ST_4: tmp_88_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:38  %tmp_88_i = zext i31 %p_Val2_24 to i32

ST_4: tmp_89_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:39  %tmp_89_i = lshr i31 %p_Val2_24, %sh_assign_1_i_cast

ST_4: tmp_89_i_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:40  %tmp_89_i_cast = zext i31 %tmp_89_i to i32

ST_4: tmp_91_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:41  %tmp_91_i = shl i32 %tmp_88_i, %sh_assign_1_i_cast1

ST_4: p_Val2_0_i234_in_i [1/1] 2.80ns (out node of the LUT)
._crit_edge_ifconv:42  %p_Val2_0_i234_in_i = select i1 %isNeg, i32 %tmp_89_i_cast, i32 %tmp_91_i

ST_4: p_Result_s_46 [1/1] 0.00ns
._crit_edge_ifconv:43  %p_Result_s_46 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_0_i234_in_i, i32 24, i32 30)

ST_4: p_Val2_3 [1/1] 0.00ns
._crit_edge_ifconv:44  %p_Val2_3 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_Val2_0_i234_in_i, i32 7, i32 23)

ST_4: tmp_s [1/1] 0.00ns
._crit_edge_ifconv:45  %tmp_s = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_0_i234_in_i, i32 15, i32 23)

ST_4: sel_tmp [1/1] 1.62ns
._crit_edge_ifconv:49  %sel_tmp = icmp eq i3 %p_Val2_23, 1

ST_4: sel_tmp1 [1/1] 1.62ns
._crit_edge_ifconv:50  %sel_tmp1 = icmp eq i3 %p_Val2_23, 2

ST_4: sel_tmp2 [1/1] 0.00ns (grouped into LUT with out node sin_basis)
._crit_edge_ifconv:51  %sel_tmp2 = or i1 %sel_tmp1, %sel_tmp

ST_4: not_sel_tmp [1/1] 1.62ns
._crit_edge_ifconv:52  %not_sel_tmp = icmp ne i3 %p_Val2_23, 3

ST_4: not_sel_tmp1 [1/1] 1.62ns
._crit_edge_ifconv:53  %not_sel_tmp1 = icmp ne i3 %p_Val2_23, -4

ST_4: tmp7 [1/1] 0.00ns (grouped into LUT with out node sin_basis)
._crit_edge_ifconv:54  %tmp7 = and i1 %not_sel_tmp, %not_sel_tmp1

ST_4: sel_tmp3 [1/1] 0.00ns (grouped into LUT with out node sin_basis)
._crit_edge_ifconv:55  %sel_tmp3 = and i1 %tmp7, %sel_tmp2

ST_4: sel_tmp4 [1/1] 1.62ns
._crit_edge_ifconv:56  %sel_tmp4 = icmp eq i3 %p_Val2_23, -3

ST_4: sel_tmp5 [1/1] 1.62ns
._crit_edge_ifconv:57  %sel_tmp5 = icmp eq i3 %p_Val2_23, -2

ST_4: tmp8 [1/1] 0.00ns (grouped into LUT with out node sin_basis)
._crit_edge_ifconv:58  %tmp8 = or i1 %sel_tmp3, %sel_tmp5

ST_4: sin_basis [1/1] 1.37ns (out node of the LUT)
._crit_edge_ifconv:59  %sin_basis = or i1 %tmp8, %sel_tmp4

ST_4: p_Result_15 [1/1] 0.00ns
._crit_edge_ifconv:60  %p_Result_15 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_s_46)

ST_4: tmp_2 [1/1] 0.00ns
._crit_edge_ifconv:63  %tmp_2 = zext i8 %p_Result_15 to i64

ST_4: hls_sin_cos_K0_V_addr [1/1] 0.00ns
._crit_edge_ifconv:64  %hls_sin_cos_K0_V_addr = getelementptr [256 x i30]* @hls_sin_cos_K0_V, i64 0, i64 %tmp_2

ST_4: p_Val2_s [2/2] 2.45ns
._crit_edge_ifconv:65  %p_Val2_s = load i30* %hls_sin_cos_K0_V_addr, align 4

ST_4: hls_sin_cos_K1_V_addr [1/1] 0.00ns
._crit_edge_ifconv:68  %hls_sin_cos_K1_V_addr = getelementptr [256 x i23]* @hls_sin_cos_K1_V, i64 0, i64 %tmp_2

ST_4: hls_sin_cos_K1_V_load [2/2] 2.45ns
._crit_edge_ifconv:69  %hls_sin_cos_K1_V_load = load i23* %hls_sin_cos_K1_V_addr, align 4

ST_4: hls_sin_cos_K2_V_addr [1/1] 0.00ns
._crit_edge_ifconv:74  %hls_sin_cos_K2_V_addr = getelementptr [256 x i15]* @hls_sin_cos_K2_V, i64 0, i64 %tmp_2

ST_4: hls_sin_cos_K2_V_load [2/2] 2.46ns
._crit_edge_ifconv:75  %hls_sin_cos_K2_V_load = load i15* %hls_sin_cos_K2_V_addr, align 2


 <State 5>: 6.38ns
ST_5: OP1_V_3 [1/1] 0.00ns
._crit_edge_ifconv:46  %OP1_V_3 = zext i9 %tmp_s to i18

ST_5: p_Val2_4 [1/1] 6.38ns
._crit_edge_ifconv:47  %p_Val2_4 = mul i18 %OP1_V_3, %OP1_V_3

ST_5: tmp_1 [1/1] 0.00ns
._crit_edge_ifconv:48  %tmp_1 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %p_Val2_4, i32 1, i32 17)

ST_5: p_Val2_s [1/2] 2.45ns
._crit_edge_ifconv:65  %p_Val2_s = load i30* %hls_sin_cos_K0_V_addr, align 4

ST_5: hls_sin_cos_K1_V_load [1/2] 2.45ns
._crit_edge_ifconv:69  %hls_sin_cos_K1_V_load = load i23* %hls_sin_cos_K1_V_addr, align 4

ST_5: hls_sin_cos_K2_V_load [1/2] 2.46ns
._crit_edge_ifconv:75  %hls_sin_cos_K2_V_load = load i15* %hls_sin_cos_K2_V_addr, align 2


 <State 6>: 6.38ns
ST_6: OP1_V [1/1] 0.00ns
._crit_edge_ifconv:67  %OP1_V = zext i17 %p_Val2_3 to i40

ST_6: OP2_V_1 [1/1] 0.00ns
._crit_edge_ifconv:70  %OP2_V_1 = sext i23 %hls_sin_cos_K1_V_load to i40

ST_6: p_Val2_6 [1/1] 6.38ns
._crit_edge_ifconv:71  %p_Val2_6 = mul i40 %OP2_V_1, %OP1_V

ST_6: tmp_3 [1/1] 0.00ns
._crit_edge_ifconv:72  %tmp_3 = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %p_Val2_6, i32 16, i32 39)

ST_6: OP1_V_1 [1/1] 0.00ns
._crit_edge_ifconv:73  %OP1_V_1 = zext i17 %tmp_1 to i32

ST_6: OP2_V_2 [1/1] 0.00ns
._crit_edge_ifconv:76  %OP2_V_2 = sext i15 %hls_sin_cos_K2_V_load to i32

ST_6: p_Val2_7 [1/1] 6.38ns
._crit_edge_ifconv:77  %p_Val2_7 = mul i32 %OP1_V_1, %OP2_V_2

ST_6: tmp_4 [1/1] 0.00ns
._crit_edge_ifconv:78  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_7, i32 16, i32 31)


 <State 7>: 3.94ns
ST_7: p_Val2_8 [1/1] 0.00ns
._crit_edge_ifconv:66  %p_Val2_8 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %p_Val2_s, i1 false)

ST_7: tmp_5 [1/1] 0.00ns
._crit_edge_ifconv:79  %tmp_5 = sext i31 %p_Val2_8 to i32

ST_7: tmp_6 [1/1] 0.00ns
._crit_edge_ifconv:80  %tmp_6 = sext i24 %tmp_3 to i32

ST_7: p_Val2_9 [1/1] 1.97ns
._crit_edge_ifconv:81  %p_Val2_9 = add nsw i32 %tmp_5, %tmp_6

ST_7: tmp_74_cast [1/1] 0.00ns
._crit_edge_ifconv:82  %tmp_74_cast = sext i16 %tmp_4 to i32

ST_7: r_V [1/1] 1.97ns
._crit_edge_ifconv:83  %r_V = add i32 %p_Val2_9, %tmp_74_cast


 <State 8>: 7.45ns
ST_8: Mx_V_ret_s [1/1] 1.37ns
._crit_edge_ifconv:62  %Mx_V_ret_s = select i1 %sin_basis, i31 %p_Val2_24, i31 -1

ST_8: OP1_V_2_cast [1/1] 0.00ns
._crit_edge_ifconv:84  %OP1_V_2_cast = sext i32 %r_V to i62

ST_8: OP2_V_3_cast [1/1] 0.00ns
._crit_edge_ifconv:85  %OP2_V_3_cast = zext i31 %Mx_V_ret_s to i62

ST_8: p_Val2_18 [6/6] 6.08ns
._crit_edge_ifconv:86  %p_Val2_18 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 9>: 6.08ns
ST_9: p_Val2_18 [5/6] 6.08ns
._crit_edge_ifconv:86  %p_Val2_18 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 10>: 6.08ns
ST_10: p_Val2_18 [4/6] 6.08ns
._crit_edge_ifconv:86  %p_Val2_18 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 11>: 6.08ns
ST_11: p_Val2_18 [3/6] 6.08ns
._crit_edge_ifconv:86  %p_Val2_18 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 12>: 6.08ns
ST_12: p_Val2_18 [2/6] 6.08ns
._crit_edge_ifconv:86  %p_Val2_18 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 13>: 6.08ns
ST_13: Ex_V_ret_s [1/1] 0.00ns (grouped into LUT with out node r_V_1)
._crit_edge_ifconv:61  %Ex_V_ret_s = select i1 %sin_basis, i8 %Ex_V, i8 0

ST_13: p_Val2_18 [1/6] 6.08ns
._crit_edge_ifconv:86  %p_Val2_18 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast

ST_13: p_0 [1/1] 0.00ns
._crit_edge_ifconv:87  %p_0 = call i31 @_ssdm_op_PartSelect.i31.i62.i32.i32(i62 %p_Val2_18, i32 31, i32 61)

ST_13: rhs_V [1/1] 0.00ns (grouped into LUT with out node r_V_1)
._crit_edge_ifconv:88  %rhs_V = sext i8 %Ex_V_ret_s to i9

ST_13: r_V_1 [1/1] 1.72ns (out node of the LUT)
._crit_edge_ifconv:89  %r_V_1 = sub i9 0, %rhs_V

ST_13: resultf [2/2] 0.00ns
._crit_edge_ifconv:90  %resultf = call fastcc float @"dut_my_to_float<31, 1>"(i31 %p_0, i9 %r_V_1) nounwind


 <State 14>: 8.14ns
ST_14: stg_112 [1/1] 0.00ns
._crit_edge_ifconv:1  call void (...)* @_ssdm_op_SpecMemCore([256 x i30]* @hls_sin_cos_K0_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_14: stg_113 [1/1] 0.00ns
._crit_edge_ifconv:2  call void (...)* @_ssdm_op_SpecMemCore([256 x i23]* @hls_sin_cos_K1_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_14: stg_114 [1/1] 0.00ns
._crit_edge_ifconv:3  call void (...)* @_ssdm_op_SpecMemCore([256 x i15]* @hls_sin_cos_K2_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_14: resultf [1/2] 6.77ns
._crit_edge_ifconv:90  %resultf = call fastcc float @"dut_my_to_float<31, 1>"(i31 %p_0, i9 %r_V_1) nounwind

ST_14: p_Val2_19 [1/1] 0.00ns
._crit_edge_ifconv:91  %p_Val2_19 = bitcast float %resultf to i32

ST_14: p_Result_16 [1/1] 0.00ns
._crit_edge_ifconv:92  %p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_19, i32 31)

ST_14: p_Result_17 [1/1] 0.00ns
._crit_edge_ifconv:93  %p_Result_17 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %p_Result_s, i3 %p_Val2_23)

ST_14: k_V_off1 [1/1] 0.80ns
._crit_edge_ifconv:94  %k_V_off1 = add i3 -1, %p_Val2_23

ST_14: tmp_15 [1/1] 0.00ns
._crit_edge_ifconv:95  %tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %k_V_off1, i32 1, i32 2)

ST_14: icmp [1/1] 1.36ns
._crit_edge_ifconv:96  %icmp = icmp eq i2 %tmp_15, 0

ST_14: stg_122 [1/1] 0.00ns
._crit_edge_ifconv:97  br i1 %icmp, label %switch.early.test57, label %switch.early.test

ST_14: p_old [1/1] 0.80ns
switch.early.test:0  %p_old = add i3 %p_Val2_23, 3

ST_14: tmp_18 [1/1] 0.00ns
switch.early.test:1  %tmp_18 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %p_old, i32 1, i32 2)

ST_14: icmp3 [1/1] 1.36ns
switch.early.test:2  %icmp3 = icmp eq i2 %tmp_18, 0

ST_14: stg_126 [1/1] 0.00ns
switch.early.test:3  br i1 %icmp3, label %1, label %0

ST_14: k_V_off2 [1/1] 0.80ns
switch.early.test57:0  %k_V_off2 = add i3 %p_Val2_23, -3

ST_14: tmp_16 [1/1] 0.00ns
switch.early.test57:1  %tmp_16 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %k_V_off2, i32 1, i32 2)

ST_14: icmp1 [1/1] 1.36ns
switch.early.test57:2  %icmp1 = icmp ne i2 %tmp_16, 0

ST_14: k_V_off [1/1] 0.80ns
switch.early.test57:3  %k_V_off = add i3 %p_Val2_23, 3

ST_14: tmp_17 [1/1] 0.00ns
switch.early.test57:4  %tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %k_V_off, i32 1, i32 2)

ST_14: icmp2 [1/1] 1.36ns
switch.early.test57:5  %icmp2 = icmp eq i2 %tmp_17, 0

ST_14: or_cond1 [1/1] 1.37ns
switch.early.test57:6  %or_cond1 = or i1 %icmp1, %icmp2

ST_14: stg_134 [1/1] 0.00ns
switch.early.test57:7  br i1 %or_cond1, label %1, label %0

ST_14: stg_135 [1/1] 1.91ns
:0  switch i4 %p_Result_17, label %._crit_edge273_ifconv [
    i4 -4, label %branch20
    i4 -5, label %branch19
    i4 -6, label %branch18
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
    i4 -7, label %branch17
  ]

ST_14: stg_136 [1/1] 1.57ns
branch17:0  br label %._crit_edge273_ifconv

ST_14: stg_137 [1/1] 1.57ns
branch14:0  br label %._crit_edge273_ifconv

ST_14: stg_138 [1/1] 1.57ns
branch13:0  br label %._crit_edge273_ifconv

ST_14: stg_139 [1/1] 1.57ns
branch12:0  br label %._crit_edge273_ifconv

ST_14: stg_140 [1/1] 1.57ns
branch11:0  br label %._crit_edge273_ifconv

ST_14: stg_141 [1/1] 1.57ns
branch18:0  br label %._crit_edge273_ifconv

ST_14: stg_142 [1/1] 1.57ns
branch19:0  br label %._crit_edge273_ifconv

ST_14: stg_143 [1/1] 1.57ns
branch20:0  br label %._crit_edge273_ifconv

ST_14: stg_144 [1/1] 1.91ns
:0  switch i4 %p_Result_17, label %._crit_edge273_ifconv [
    i4 -3, label %branch37
    i4 -5, label %branch35
    i4 2, label %branch26
    i4 -6, label %branch34
    i4 4, label %branch28
    i4 5, label %branch29
    i4 -8, label %branch32
    i4 7, label %branch31
  ]

ST_14: stg_145 [1/1] 1.57ns
branch31:0  br label %._crit_edge273_ifconv

ST_14: stg_146 [1/1] 1.57ns
branch32:0  br label %._crit_edge273_ifconv

ST_14: stg_147 [1/1] 1.57ns
branch29:0  br label %._crit_edge273_ifconv

ST_14: stg_148 [1/1] 1.57ns
branch28:0  br label %._crit_edge273_ifconv

ST_14: stg_149 [1/1] 1.57ns
branch34:0  br label %._crit_edge273_ifconv

ST_14: stg_150 [1/1] 1.57ns
branch26:0  br label %._crit_edge273_ifconv

ST_14: stg_151 [1/1] 1.57ns
branch35:0  br label %._crit_edge273_ifconv

ST_14: stg_152 [1/1] 1.57ns
branch37:0  br label %._crit_edge273_ifconv

ST_14: tmp_7 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:0  %tmp_7 = phi i1 [ true, %branch11 ], [ true, %branch12 ], [ true, %branch13 ], [ true, %branch14 ], [ true, %branch17 ], [ true, %branch18 ], [ true, %branch19 ], [ true, %branch20 ], [ true, %branch26 ], [ true, %branch28 ], [ true, %branch29 ], [ true, %branch31 ], [ true, %branch32 ], [ true, %branch34 ], [ true, %branch35 ], [ true, %branch37 ], [ false, %0 ], [ false, %1 ]

ST_14: p_Result_11 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:1  %p_Result_11 = or i1 %tmp_7, %p_Result_16

ST_14: tmp_8 [1/1] 2.00ns
._crit_edge273_ifconv:2  %tmp_8 = icmp eq i8 %loc_V, 0

ST_14: tmp_9 [1/1] 2.39ns
._crit_edge273_ifconv:3  %tmp_9 = icmp eq i23 %loc_V_1, 0

ST_14: or_cond [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:4  %or_cond = and i1 %tmp_8, %tmp_9

ST_14: tmp_i [1/1] 2.00ns
._crit_edge273_ifconv:5  %tmp_i = icmp eq i8 %loc_V, -1

ST_14: tmp_19 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:6  %tmp_19 = trunc i32 %p_Val2_19 to i31

ST_14: p_Result_18 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:7  %p_Result_18 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_11, i31 %tmp_19)

ST_14: ret_i_i [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:8  %ret_i_i = bitcast i32 %p_Result_18 to float

ST_14: sel_tmp6_demorgan [1/1] 0.00ns (grouped into LUT with out node sel_tmp7)
._crit_edge273_ifconv:9  %sel_tmp6_demorgan = and i1 %tmp_8, %tmp_9

ST_14: sel_tmp6 [1/1] 0.00ns (grouped into LUT with out node sel_tmp7)
._crit_edge273_ifconv:10  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

ST_14: sel_tmp7 [1/1] 1.37ns (out node of the LUT)
._crit_edge273_ifconv:11  %sel_tmp7 = and i1 %tmp_i, %sel_tmp6

ST_14: sel_tmp8 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:12  %sel_tmp8 = select i1 %sel_tmp7, float 0x7FFFFFFFE0000000, float 1.000000e+00

ST_14: tmp_10 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:13  %tmp_10 = or i1 %sel_tmp7, %or_cond

ST_14: p_s [1/1] 1.37ns (out node of the LUT)
._crit_edge273_ifconv:14  %p_s = select i1 %tmp_10, float %sel_tmp8, float %ret_i_i

ST_14: stg_168 [1/1] 0.00ns
._crit_edge273_ifconv:15  ret float %p_s



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pp_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read             (read          ) [ 000000000000000]
p_Val2_21             (bitcast       ) [ 000000000000000]
p_Result_s            (bitselect     ) [ 000111111111111]
loc_V                 (partselect    ) [ 000111111111111]
loc_V_1               (trunc         ) [ 000111111111111]
closepath             (icmp          ) [ 000100000000000]
p_Val2_10             (call          ) [ 000000000000000]
p_Val2_11             (partselect    ) [ 000000000000000]
tmp_81_i              (partselect    ) [ 000000000000000]
p_Val2_23             (select        ) [ 000111111111111]
tmp                   (trunc         ) [ 000000000000000]
p_Val2_i              (sub           ) [ 000000000000000]
p_Val2_13             (select        ) [ 000100000000000]
p_Result_i3_i         (partselect    ) [ 000100000000000]
p_i                   (add           ) [ 000000000000000]
storemerge_i          (select        ) [ 000000000000000]
p_Result_12           (bitconcatenate) [ 000000000000000]
p_Result_13           (partselect    ) [ 000000000000000]
p_Result_14           (bitconcatenate) [ 000000000000000]
val_assign            (cttz          ) [ 000000000000000]
Mx_zeros_V            (trunc         ) [ 000000000000000]
tmp_82_i              (zext          ) [ 000000000000000]
p_Val2_15             (shl           ) [ 000000000000000]
p_Val2_16             (partselect    ) [ 000010000000000]
tmp_12                (bitselect     ) [ 000010000000000]
tmp_85_i              (zext          ) [ 000000000000000]
Ex_V                  (sub           ) [ 000011111111110]
isNeg                 (bitselect     ) [ 000010000000000]
tmp_84_i              (zext          ) [ 000000000000000]
p_Val2_24             (add           ) [ 000001111000000]
sh_i_cast             (sext          ) [ 000000000000000]
tmp_87_i              (sub           ) [ 000000000000000]
sh_assign             (select        ) [ 000000000000000]
sh_assign_1_i_cast1   (sext          ) [ 000000000000000]
sh_assign_1_i_cast    (sext          ) [ 000000000000000]
tmp_88_i              (zext          ) [ 000000000000000]
tmp_89_i              (lshr          ) [ 000000000000000]
tmp_89_i_cast         (zext          ) [ 000000000000000]
tmp_91_i              (shl           ) [ 000000000000000]
p_Val2_0_i234_in_i    (select        ) [ 000000000000000]
p_Result_s_46         (partselect    ) [ 000000000000000]
p_Val2_3              (partselect    ) [ 000001100000000]
tmp_s                 (partselect    ) [ 000001000000000]
sel_tmp               (icmp          ) [ 000000000000000]
sel_tmp1              (icmp          ) [ 000000000000000]
sel_tmp2              (or            ) [ 000000000000000]
not_sel_tmp           (icmp          ) [ 000000000000000]
not_sel_tmp1          (icmp          ) [ 000000000000000]
tmp7                  (and           ) [ 000000000000000]
sel_tmp3              (and           ) [ 000000000000000]
sel_tmp4              (icmp          ) [ 000000000000000]
sel_tmp5              (icmp          ) [ 000000000000000]
tmp8                  (or            ) [ 000000000000000]
sin_basis             (or            ) [ 000001111111110]
p_Result_15           (bitconcatenate) [ 000000000000000]
tmp_2                 (zext          ) [ 000000000000000]
hls_sin_cos_K0_V_addr (getelementptr ) [ 000001000000000]
hls_sin_cos_K1_V_addr (getelementptr ) [ 000001000000000]
hls_sin_cos_K2_V_addr (getelementptr ) [ 000001000000000]
OP1_V_3               (zext          ) [ 000000000000000]
p_Val2_4              (mul           ) [ 000000000000000]
tmp_1                 (partselect    ) [ 000000100000000]
p_Val2_s              (load          ) [ 000000110000000]
hls_sin_cos_K1_V_load (load          ) [ 000000100000000]
hls_sin_cos_K2_V_load (load          ) [ 000000100000000]
OP1_V                 (zext          ) [ 000000000000000]
OP2_V_1               (sext          ) [ 000000000000000]
p_Val2_6              (mul           ) [ 000000000000000]
tmp_3                 (partselect    ) [ 000000010000000]
OP1_V_1               (zext          ) [ 000000000000000]
OP2_V_2               (sext          ) [ 000000000000000]
p_Val2_7              (mul           ) [ 000000000000000]
tmp_4                 (partselect    ) [ 000000010000000]
p_Val2_8              (bitconcatenate) [ 000000000000000]
tmp_5                 (sext          ) [ 000000000000000]
tmp_6                 (sext          ) [ 000000000000000]
p_Val2_9              (add           ) [ 000000000000000]
tmp_74_cast           (sext          ) [ 000000000000000]
r_V                   (add           ) [ 000000001000000]
Mx_V_ret_s            (select        ) [ 000000000000000]
OP1_V_2_cast          (sext          ) [ 000000000111110]
OP2_V_3_cast          (zext          ) [ 000000000111110]
Ex_V_ret_s            (select        ) [ 000000000000000]
p_Val2_18             (mul           ) [ 000000000000000]
p_0                   (partselect    ) [ 000000000000001]
rhs_V                 (sext          ) [ 000000000000000]
r_V_1                 (sub           ) [ 000000000000001]
stg_112               (specmemcore   ) [ 000000000000000]
stg_113               (specmemcore   ) [ 000000000000000]
stg_114               (specmemcore   ) [ 000000000000000]
resultf               (call          ) [ 000000000000000]
p_Val2_19             (bitcast       ) [ 000000000000000]
p_Result_16           (bitselect     ) [ 000000000000000]
p_Result_17           (bitconcatenate) [ 000000000000001]
k_V_off1              (add           ) [ 000000000000000]
tmp_15                (partselect    ) [ 000000000000000]
icmp                  (icmp          ) [ 000000000000001]
stg_122               (br            ) [ 000000000000000]
p_old                 (add           ) [ 000000000000000]
tmp_18                (partselect    ) [ 000000000000000]
icmp3                 (icmp          ) [ 000000000000001]
stg_126               (br            ) [ 000000000000000]
k_V_off2              (add           ) [ 000000000000000]
tmp_16                (partselect    ) [ 000000000000000]
icmp1                 (icmp          ) [ 000000000000000]
k_V_off               (add           ) [ 000000000000000]
tmp_17                (partselect    ) [ 000000000000000]
icmp2                 (icmp          ) [ 000000000000000]
or_cond1              (or            ) [ 000000000000001]
stg_134               (br            ) [ 000000000000000]
stg_135               (switch        ) [ 000000000000000]
stg_136               (br            ) [ 000000000000000]
stg_137               (br            ) [ 000000000000000]
stg_138               (br            ) [ 000000000000000]
stg_139               (br            ) [ 000000000000000]
stg_140               (br            ) [ 000000000000000]
stg_141               (br            ) [ 000000000000000]
stg_142               (br            ) [ 000000000000000]
stg_143               (br            ) [ 000000000000000]
stg_144               (switch        ) [ 000000000000000]
stg_145               (br            ) [ 000000000000000]
stg_146               (br            ) [ 000000000000000]
stg_147               (br            ) [ 000000000000000]
stg_148               (br            ) [ 000000000000000]
stg_149               (br            ) [ 000000000000000]
stg_150               (br            ) [ 000000000000000]
stg_151               (br            ) [ 000000000000000]
stg_152               (br            ) [ 000000000000000]
tmp_7                 (phi           ) [ 000000000000000]
p_Result_11           (or            ) [ 000000000000000]
tmp_8                 (icmp          ) [ 000000000000000]
tmp_9                 (icmp          ) [ 000000000000000]
or_cond               (and           ) [ 000000000000000]
tmp_i                 (icmp          ) [ 000000000000000]
tmp_19                (trunc         ) [ 000000000000000]
p_Result_18           (bitconcatenate) [ 000000000000000]
ret_i_i               (bitcast       ) [ 000000000000000]
sel_tmp6_demorgan     (and           ) [ 000000000000000]
sel_tmp6              (xor           ) [ 000000000000000]
sel_tmp7              (and           ) [ 000000000000000]
sel_tmp8              (select        ) [ 000000000000000]
tmp_10                (or            ) [ 000000000000000]
p_s                   (select        ) [ 000000000000000]
stg_168               (ret           ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pp_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pp_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hls_sin_cos_K0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hls_sin_cos_K1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="hls_sin_cos_K2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_big_mult_v3small<71, 24, 17>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i95.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i95.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i18.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i19"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i30.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_my_to_float<31, 1>"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="t_in_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="hls_sin_cos_K0_V_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="30" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_sin_cos_K0_V_addr/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="196" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="hls_sin_cos_K1_V_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="23" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_sin_cos_K1_V_addr/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="208" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hls_sin_cos_K1_V_load/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="hls_sin_cos_K2_V_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="15" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_sin_cos_K2_V_addr/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="220" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hls_sin_cos_K2_V_load/4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_7_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_7_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="4" bw="1" slack="0"/>
<pin id="231" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="1" slack="0"/>
<pin id="233" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="8" bw="1" slack="0"/>
<pin id="235" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="10" bw="1" slack="0"/>
<pin id="237" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="12" bw="1" slack="0"/>
<pin id="239" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="14" bw="1" slack="0"/>
<pin id="241" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="16" bw="1" slack="0"/>
<pin id="243" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="18" bw="1" slack="0"/>
<pin id="245" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="20" bw="1" slack="0"/>
<pin id="247" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="22" bw="1" slack="0"/>
<pin id="249" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="24" bw="1" slack="0"/>
<pin id="251" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="26" bw="1" slack="0"/>
<pin id="253" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="28" bw="1" slack="0"/>
<pin id="255" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="30" bw="1" slack="0"/>
<pin id="257" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="32" bw="1" slack="0"/>
<pin id="259" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="34" bw="1" slack="0"/>
<pin id="261" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="36" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_dut_big_mult_v3small_71_24_17_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="95" slack="0"/>
<pin id="283" dir="0" index="1" bw="40" slack="0"/>
<pin id="284" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_dut_my_to_float_31_1_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="31" slack="0"/>
<pin id="290" dir="0" index="2" bw="9" slack="0"/>
<pin id="291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="resultf/13 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="12"/>
<pin id="295" dir="0" index="1" bw="3" slack="0"/>
<pin id="296" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_old/14 k_V_off/14 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="0" index="3" bw="3" slack="0"/>
<pin id="303" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/14 tmp_17/14 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="2" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/14 icmp2/14 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_Val2_21_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_21/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Result_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="1" index="3" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="loc_V_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="0" index="3" bw="6" slack="0"/>
<pin id="331" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="loc_V_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="23" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="closepath_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_Val2_11_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="49" slack="0"/>
<pin id="348" dir="0" index="1" bw="95" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="0" index="3" bw="8" slack="0"/>
<pin id="351" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_11/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_81_i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="95" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="0"/>
<pin id="360" dir="0" index="3" bw="8" slack="0"/>
<pin id="361" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_81_i/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Val2_23_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="3" slack="0"/>
<pin id="369" dir="0" index="2" bw="3" slack="0"/>
<pin id="370" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_23/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_Val2_i_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="49" slack="0"/>
<pin id="381" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Val2_13_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="49" slack="0"/>
<pin id="387" dir="0" index="2" bw="49" slack="0"/>
<pin id="388" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_13/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_Result_i3_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="18" slack="0"/>
<pin id="394" dir="0" index="1" bw="49" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="0"/>
<pin id="396" dir="0" index="3" bw="7" slack="0"/>
<pin id="397" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i3_i/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_i_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="1"/>
<pin id="405" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_i/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="storemerge_i_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="0" index="2" bw="8" slack="0"/>
<pin id="411" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_Result_12_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="19" slack="0"/>
<pin id="416" dir="0" index="1" bw="18" slack="1"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_Result_13_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="19" slack="0"/>
<pin id="423" dir="0" index="1" bw="19" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="0" index="3" bw="1" slack="0"/>
<pin id="426" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_Result_14_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="19" slack="0"/>
<pin id="435" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="val_assign_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="val_assign/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="Mx_zeros_V_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros_V/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_82_i_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82_i/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_Val2_15_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="49" slack="1"/>
<pin id="457" dir="0" index="1" bw="5" slack="0"/>
<pin id="458" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_Val2_15/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_Val2_16_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="31" slack="0"/>
<pin id="462" dir="0" index="1" bw="49" slack="0"/>
<pin id="463" dir="0" index="2" bw="6" slack="0"/>
<pin id="464" dir="0" index="3" bw="7" slack="0"/>
<pin id="465" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_16/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_12_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="49" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_85_i_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_i/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="Ex_V_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="isNeg_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="0" index="2" bw="4" slack="0"/>
<pin id="492" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_84_i_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_84_i/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_Val2_24_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="31" slack="1"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_24/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sh_i_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="1"/>
<pin id="506" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_i_cast/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_87_i_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_87_i/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sh_assign_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="9" slack="0"/>
<pin id="516" dir="0" index="2" bw="9" slack="0"/>
<pin id="517" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sh_assign_1_i_cast1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_cast1/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sh_assign_1_i_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="0"/>
<pin id="526" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_cast/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_88_i_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="31" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_88_i/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_89_i_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="31" slack="0"/>
<pin id="534" dir="0" index="1" bw="9" slack="0"/>
<pin id="535" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_89_i/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_89_i_cast_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="31" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_89_i_cast/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_91_i_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="31" slack="0"/>
<pin id="544" dir="0" index="1" bw="9" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_91_i/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_Val2_0_i234_in_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="0" index="2" bw="32" slack="0"/>
<pin id="552" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_0_i234_in_i/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_Result_s_46_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="7" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="0" index="2" bw="6" slack="0"/>
<pin id="559" dir="0" index="3" bw="6" slack="0"/>
<pin id="560" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_46/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="p_Val2_3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="17" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="4" slack="0"/>
<pin id="569" dir="0" index="3" bw="6" slack="0"/>
<pin id="570" dir="1" index="4" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_s_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="5" slack="0"/>
<pin id="579" dir="0" index="3" bw="6" slack="0"/>
<pin id="580" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sel_tmp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="3" slack="2"/>
<pin id="587" dir="0" index="1" bw="3" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sel_tmp1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="2"/>
<pin id="592" dir="0" index="1" bw="3" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sel_tmp2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="not_sel_tmp_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="3" slack="2"/>
<pin id="603" dir="0" index="1" bw="3" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_sel_tmp/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="not_sel_tmp1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="2"/>
<pin id="608" dir="0" index="1" bw="3" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_sel_tmp1/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp7_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp7/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sel_tmp3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sel_tmp4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="3" slack="2"/>
<pin id="625" dir="0" index="1" bw="3" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sel_tmp5_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="2"/>
<pin id="630" dir="0" index="1" bw="3" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp8_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sin_basis_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sin_basis/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="p_Result_15_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="0" index="2" bw="7" slack="0"/>
<pin id="649" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="OP1_V_3_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="9" slack="1"/>
<pin id="662" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_3/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="p_Val2_4_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="9" slack="0"/>
<pin id="665" dir="0" index="1" bw="9" slack="0"/>
<pin id="666" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="17" slack="0"/>
<pin id="671" dir="0" index="1" bw="18" slack="0"/>
<pin id="672" dir="0" index="2" bw="1" slack="0"/>
<pin id="673" dir="0" index="3" bw="6" slack="0"/>
<pin id="674" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="OP1_V_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="17" slack="2"/>
<pin id="681" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="OP2_V_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="23" slack="1"/>
<pin id="684" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_3_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="24" slack="0"/>
<pin id="687" dir="0" index="1" bw="40" slack="0"/>
<pin id="688" dir="0" index="2" bw="6" slack="0"/>
<pin id="689" dir="0" index="3" bw="7" slack="0"/>
<pin id="690" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="OP1_V_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="17" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="OP2_V_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="15" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="0" index="2" bw="6" slack="0"/>
<pin id="704" dir="0" index="3" bw="6" slack="0"/>
<pin id="705" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_Val2_8_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="31" slack="0"/>
<pin id="711" dir="0" index="1" bw="30" slack="2"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_8/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_5_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="31" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_6_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="24" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_Val2_9_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="31" slack="0"/>
<pin id="725" dir="0" index="1" bw="24" slack="0"/>
<pin id="726" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/7 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_74_cast_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_74_cast/7 "/>
</bind>
</comp>

<comp id="732" class="1004" name="r_V_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="16" slack="0"/>
<pin id="735" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="738" class="1004" name="Mx_V_ret_s_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="4"/>
<pin id="740" dir="0" index="1" bw="31" slack="4"/>
<pin id="741" dir="0" index="2" bw="31" slack="0"/>
<pin id="742" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_ret_s/8 "/>
</bind>
</comp>

<comp id="744" class="1004" name="OP1_V_2_cast_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2_cast/8 "/>
</bind>
</comp>

<comp id="747" class="1004" name="OP2_V_3_cast_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="31" slack="0"/>
<pin id="749" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_3_cast/8 "/>
</bind>
</comp>

<comp id="751" class="1004" name="grp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="0" index="1" bw="31" slack="0"/>
<pin id="754" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_18/8 "/>
</bind>
</comp>

<comp id="757" class="1004" name="Ex_V_ret_s_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="9"/>
<pin id="759" dir="0" index="1" bw="8" slack="10"/>
<pin id="760" dir="0" index="2" bw="8" slack="0"/>
<pin id="761" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_V_ret_s/13 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_0_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="31" slack="0"/>
<pin id="765" dir="0" index="1" bw="62" slack="0"/>
<pin id="766" dir="0" index="2" bw="6" slack="0"/>
<pin id="767" dir="0" index="3" bw="7" slack="0"/>
<pin id="768" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/13 "/>
</bind>
</comp>

<comp id="774" class="1004" name="rhs_V_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="0"/>
<pin id="776" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/13 "/>
</bind>
</comp>

<comp id="778" class="1004" name="r_V_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="8" slack="0"/>
<pin id="781" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_1/13 "/>
</bind>
</comp>

<comp id="785" class="1004" name="p_Val2_19_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_19/14 "/>
</bind>
</comp>

<comp id="789" class="1004" name="p_Result_16_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="0" index="2" bw="6" slack="0"/>
<pin id="793" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/14 "/>
</bind>
</comp>

<comp id="797" class="1004" name="p_Result_17_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="12"/>
<pin id="800" dir="0" index="2" bw="3" slack="12"/>
<pin id="801" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/14 "/>
</bind>
</comp>

<comp id="803" class="1004" name="k_V_off1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="3" slack="12"/>
<pin id="806" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V_off1/14 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_15_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="0"/>
<pin id="810" dir="0" index="1" bw="3" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="0" index="3" bw="3" slack="0"/>
<pin id="813" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="818" class="1004" name="icmp_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="2" slack="0"/>
<pin id="820" dir="0" index="1" bw="2" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/14 "/>
</bind>
</comp>

<comp id="824" class="1004" name="k_V_off2_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="3" slack="12"/>
<pin id="826" dir="0" index="1" bw="3" slack="0"/>
<pin id="827" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V_off2/14 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_16_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="2" slack="0"/>
<pin id="831" dir="0" index="1" bw="3" slack="0"/>
<pin id="832" dir="0" index="2" bw="1" slack="0"/>
<pin id="833" dir="0" index="3" bw="3" slack="0"/>
<pin id="834" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="839" class="1004" name="icmp1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="2" slack="0"/>
<pin id="841" dir="0" index="1" bw="2" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/14 "/>
</bind>
</comp>

<comp id="845" class="1004" name="or_cond1_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/14 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_Result_11_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_11/14 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_8_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="12"/>
<pin id="859" dir="0" index="1" bw="8" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/14 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_9_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="23" slack="12"/>
<pin id="864" dir="0" index="1" bw="23" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/14 "/>
</bind>
</comp>

<comp id="867" class="1004" name="or_cond_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/14 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_i_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="12"/>
<pin id="875" dir="0" index="1" bw="8" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/14 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_19_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="882" class="1004" name="p_Result_18_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="0" index="2" bw="31" slack="0"/>
<pin id="886" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/14 "/>
</bind>
</comp>

<comp id="890" class="1004" name="ret_i_i_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="0"/>
<pin id="892" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i/14 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sel_tmp6_demorgan_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6_demorgan/14 "/>
</bind>
</comp>

<comp id="900" class="1004" name="sel_tmp6_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/14 "/>
</bind>
</comp>

<comp id="906" class="1004" name="sel_tmp7_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/14 "/>
</bind>
</comp>

<comp id="912" class="1004" name="sel_tmp8_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="0"/>
<pin id="915" dir="0" index="2" bw="32" slack="0"/>
<pin id="916" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/14 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_10_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/14 "/>
</bind>
</comp>

<comp id="926" class="1004" name="p_s_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="0"/>
<pin id="929" dir="0" index="2" bw="32" slack="0"/>
<pin id="930" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/14 "/>
</bind>
</comp>

<comp id="934" class="1007" name="p_Val2_6_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="23" slack="0"/>
<pin id="936" dir="0" index="1" bw="17" slack="0"/>
<pin id="937" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_6/6 "/>
</bind>
</comp>

<comp id="941" class="1007" name="p_Val2_7_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="17" slack="0"/>
<pin id="943" dir="0" index="1" bw="15" slack="0"/>
<pin id="944" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_7/6 "/>
</bind>
</comp>

<comp id="948" class="1005" name="p_Result_s_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="12"/>
<pin id="950" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="953" class="1005" name="loc_V_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="1"/>
<pin id="955" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="960" class="1005" name="loc_V_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="23" slack="12"/>
<pin id="962" dir="1" index="1" bw="23" slack="12"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="closepath_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="970" class="1005" name="p_Val2_23_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="3" slack="2"/>
<pin id="972" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_23 "/>
</bind>
</comp>

<comp id="984" class="1005" name="p_Val2_13_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="49" slack="1"/>
<pin id="986" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="989" class="1005" name="p_Result_i3_i_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="18" slack="1"/>
<pin id="991" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i3_i "/>
</bind>
</comp>

<comp id="994" class="1005" name="p_Val2_16_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="31" slack="1"/>
<pin id="996" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="999" class="1005" name="tmp_12_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="1"/>
<pin id="1001" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="Ex_V_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="1"/>
<pin id="1006" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Ex_V "/>
</bind>
</comp>

<comp id="1010" class="1005" name="isNeg_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="1"/>
<pin id="1012" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1016" class="1005" name="p_Val2_24_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="31" slack="4"/>
<pin id="1018" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="p_Val2_24 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="p_Val2_3_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="17" slack="2"/>
<pin id="1023" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="tmp_s_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="9" slack="1"/>
<pin id="1028" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1031" class="1005" name="sin_basis_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="4"/>
<pin id="1033" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="sin_basis "/>
</bind>
</comp>

<comp id="1037" class="1005" name="hls_sin_cos_K0_V_addr_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="1"/>
<pin id="1039" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K0_V_addr "/>
</bind>
</comp>

<comp id="1042" class="1005" name="hls_sin_cos_K1_V_addr_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="1"/>
<pin id="1044" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K1_V_addr "/>
</bind>
</comp>

<comp id="1047" class="1005" name="hls_sin_cos_K2_V_addr_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="1"/>
<pin id="1049" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K2_V_addr "/>
</bind>
</comp>

<comp id="1052" class="1005" name="tmp_1_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="17" slack="1"/>
<pin id="1054" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="p_Val2_s_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="30" slack="2"/>
<pin id="1059" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1062" class="1005" name="hls_sin_cos_K1_V_load_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="23" slack="1"/>
<pin id="1064" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K1_V_load "/>
</bind>
</comp>

<comp id="1067" class="1005" name="hls_sin_cos_K2_V_load_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="15" slack="1"/>
<pin id="1069" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K2_V_load "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_3_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="24" slack="1"/>
<pin id="1074" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="tmp_4_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="1"/>
<pin id="1079" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="r_V_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="1"/>
<pin id="1084" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1087" class="1005" name="OP1_V_2_cast_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="62" slack="1"/>
<pin id="1089" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2_cast "/>
</bind>
</comp>

<comp id="1092" class="1005" name="OP2_V_3_cast_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="62" slack="1"/>
<pin id="1094" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_3_cast "/>
</bind>
</comp>

<comp id="1097" class="1005" name="p_0_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="31" slack="1"/>
<pin id="1099" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="r_V_1_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="9" slack="1"/>
<pin id="1104" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="184"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="102" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="102" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="102" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="263"><net_src comp="52" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="225" pin=4"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="225" pin=6"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="225" pin=8"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="225" pin=10"/></net>

<net id="269"><net_src comp="52" pin="0"/><net_sink comp="225" pin=12"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="225" pin=14"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="225" pin=16"/></net>

<net id="272"><net_src comp="52" pin="0"/><net_sink comp="225" pin=18"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="225" pin=20"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="225" pin=22"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="225" pin=24"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="225" pin=26"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="225" pin=28"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="225" pin=30"/></net>

<net id="279"><net_src comp="118" pin="0"/><net_sink comp="225" pin=32"/></net>

<net id="280"><net_src comp="118" pin="0"/><net_sink comp="225" pin=34"/></net>

<net id="285"><net_src comp="10" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="2" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="126" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="92" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="140" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="293" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="106" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="142" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="312"><net_src comp="298" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="144" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="180" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="14" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="332"><net_src comp="18" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="314" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="20" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="22" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="339"><net_src comp="314" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="326" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="24" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="281" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="28" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="362"><net_src comp="32" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="281" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="371"><net_src comp="340" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="38" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="356" pin="4"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="40" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="346" pin="4"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="374" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="346" pin="4"/><net_sink comp="384" pin=2"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="384" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="16" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="44" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="406"><net_src comp="46" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="54" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="414" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="58" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="62" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="421" pin="4"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="64" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="431" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="52" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="66" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="455" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="56" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="44" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="475"><net_src comp="68" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="455" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="70" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="447" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="407" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="72" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="74" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="503"><net_src comp="496" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="76" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="504" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="523"><net_src comp="513" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="513" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="499" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="499" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="524" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="528" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="520" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="538" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="78" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="548" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="80" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="22" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="571"><net_src comp="82" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="548" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="74" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="20" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="581"><net_src comp="84" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="548" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="86" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="20" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="589"><net_src comp="88" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="90" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="585" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="92" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="94" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="601" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="595" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="96" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="98" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="617" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="628" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="623" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="100" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="555" pin="4"/><net_sink comp="645" pin=2"/></net>

<net id="656"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="667"><net_src comp="660" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="675"><net_src comp="104" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="106" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="70" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="691"><net_src comp="108" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="110" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="693"><net_src comp="112" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="706"><net_src comp="114" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="110" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="708"><net_src comp="16" pin="0"/><net_sink comp="700" pin=3"/></net>

<net id="714"><net_src comp="116" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="118" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="719"><net_src comp="709" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="727"><net_src comp="716" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="736"><net_src comp="723" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="729" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="120" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="750"><net_src comp="738" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="744" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="48" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="769"><net_src comp="122" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="751" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="16" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="772"><net_src comp="124" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="773"><net_src comp="763" pin="4"/><net_sink comp="287" pin=1"/></net>

<net id="777"><net_src comp="757" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="76" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="774" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="784"><net_src comp="778" pin="2"/><net_sink comp="287" pin=2"/></net>

<net id="788"><net_src comp="287" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="794"><net_src comp="14" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="785" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="16" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="802"><net_src comp="136" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="807"><net_src comp="138" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="814"><net_src comp="140" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="803" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="106" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="817"><net_src comp="142" pin="0"/><net_sink comp="808" pin=3"/></net>

<net id="822"><net_src comp="808" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="144" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="96" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="835"><net_src comp="140" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="824" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="106" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="838"><net_src comp="142" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="843"><net_src comp="829" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="144" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="839" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="308" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="225" pin="36"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="789" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="48" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="170" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="871"><net_src comp="857" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="862" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="172" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="881"><net_src comp="785" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="887"><net_src comp="174" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="851" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="878" pin="1"/><net_sink comp="882" pin=2"/></net>

<net id="893"><net_src comp="882" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="898"><net_src comp="857" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="862" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="894" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="52" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="873" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="900" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="917"><net_src comp="906" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="176" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="919"><net_src comp="178" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="924"><net_src comp="906" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="867" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="931"><net_src comp="920" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="912" pin="3"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="890" pin="1"/><net_sink comp="926" pin=2"/></net>

<net id="938"><net_src comp="682" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="679" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="940"><net_src comp="934" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="945"><net_src comp="694" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="697" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="947"><net_src comp="941" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="951"><net_src comp="318" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="956"><net_src comp="326" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="959"><net_src comp="953" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="963"><net_src comp="336" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="968"><net_src comp="340" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="973"><net_src comp="366" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="976"><net_src comp="970" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="977"><net_src comp="970" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="978"><net_src comp="970" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="979"><net_src comp="970" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="980"><net_src comp="970" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="981"><net_src comp="970" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="982"><net_src comp="970" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="983"><net_src comp="970" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="987"><net_src comp="384" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="992"><net_src comp="392" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="997"><net_src comp="460" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1002"><net_src comp="470" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1007"><net_src comp="482" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1013"><net_src comp="488" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1019"><net_src comp="499" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1024"><net_src comp="565" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1029"><net_src comp="575" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1034"><net_src comp="639" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1040"><net_src comp="186" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1045"><net_src comp="198" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1050"><net_src comp="210" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1055"><net_src comp="669" pin="4"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1060"><net_src comp="193" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1065"><net_src comp="205" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1070"><net_src comp="217" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1075"><net_src comp="685" pin="4"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1080"><net_src comp="700" pin="4"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1085"><net_src comp="732" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1090"><net_src comp="744" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1095"><net_src comp="747" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1100"><net_src comp="763" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1105"><net_src comp="778" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="287" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pp_V | {}
	Port: hls_sin_cos_K0_V | {}
	Port: hls_sin_cos_K1_V | {}
	Port: hls_sin_cos_K2_V | {}
 - Input state : 
	Port: dut_sinf_or_cosf : t_in | {2 }
	Port: dut_sinf_or_cosf : pp_V | {1 2 }
	Port: dut_sinf_or_cosf : hls_sin_cos_K0_V | {4 5 }
	Port: dut_sinf_or_cosf : hls_sin_cos_K1_V | {4 5 }
	Port: dut_sinf_or_cosf : hls_sin_cos_K2_V | {4 5 }
  - Chain level:
	State 1
	State 2
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		closepath : 2
		p_Val2_11 : 1
		tmp_81_i : 1
		p_Val2_23 : 3
		tmp : 4
		p_Val2_i : 2
		p_Val2_13 : 5
		p_Result_i3_i : 6
	State 3
		storemerge_i : 1
		p_Result_13 : 1
		p_Result_14 : 2
		val_assign : 3
		Mx_zeros_V : 4
		tmp_82_i : 5
		p_Val2_15 : 6
		p_Val2_16 : 7
		tmp_12 : 7
		tmp_85_i : 5
		Ex_V : 6
		isNeg : 7
	State 4
		p_Val2_24 : 1
		tmp_87_i : 1
		sh_assign : 2
		sh_assign_1_i_cast1 : 3
		sh_assign_1_i_cast : 3
		tmp_88_i : 2
		tmp_89_i : 4
		tmp_89_i_cast : 5
		tmp_91_i : 4
		p_Val2_0_i234_in_i : 6
		p_Result_s_46 : 7
		p_Val2_3 : 7
		tmp_s : 7
		sel_tmp2 : 1
		tmp7 : 1
		sel_tmp3 : 1
		tmp8 : 1
		sin_basis : 1
		p_Result_15 : 8
		tmp_2 : 9
		hls_sin_cos_K0_V_addr : 10
		p_Val2_s : 11
		hls_sin_cos_K1_V_addr : 10
		hls_sin_cos_K1_V_load : 11
		hls_sin_cos_K2_V_addr : 10
		hls_sin_cos_K2_V_load : 11
	State 5
		p_Val2_4 : 1
		tmp_1 : 2
	State 6
		p_Val2_6 : 1
		tmp_3 : 2
		p_Val2_7 : 1
		tmp_4 : 2
	State 7
		tmp_5 : 1
		p_Val2_9 : 2
		r_V : 3
	State 8
		OP2_V_3_cast : 1
		p_Val2_18 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
		p_0 : 1
		rhs_V : 1
		r_V_1 : 2
		resultf : 3
	State 14
		p_Val2_19 : 1
		p_Result_16 : 2
		tmp_15 : 1
		icmp : 2
		stg_122 : 3
		tmp_18 : 1
		icmp3 : 2
		stg_126 : 3
		tmp_16 : 1
		icmp1 : 2
		tmp_17 : 1
		icmp2 : 2
		or_cond1 : 3
		stg_134 : 3
		stg_135 : 1
		stg_144 : 1
		tmp_7 : 2
		p_Result_11 : 3
		or_cond : 1
		tmp_19 : 2
		p_Result_18 : 3
		ret_i_i : 4
		sel_tmp6_demorgan : 1
		sel_tmp6 : 1
		sel_tmp7 : 1
		sel_tmp8 : 1
		tmp_10 : 1
		p_s : 5
		stg_168 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dut_big_mult_v3small_71_24_17_s_fu_281 |    0    |    0    |  8.223  |   366   |   1089  |
|          |      grp_dut_my_to_float_31_1_s_fu_287     |    0    |    0    |  4.713  |   462   |   642   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|    shl   |              p_Val2_15_fu_455              |    0    |    0    |    0    |    0    |   144   |
|          |               tmp_91_i_fu_542              |    0    |    0    |    0    |    0    |    85   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |              p_Val2_23_fu_366              |    0    |    0    |    0    |    0    |    3    |
|          |              p_Val2_13_fu_384              |    0    |    0    |    0    |    0    |    49   |
|          |             storemerge_i_fu_407            |    0    |    0    |    0    |    0    |    8    |
|          |              sh_assign_fu_513              |    0    |    0    |    0    |    0    |    9    |
|  select  |          p_Val2_0_i234_in_i_fu_548         |    0    |    0    |    0    |    0    |    32   |
|          |              Mx_V_ret_s_fu_738             |    0    |    0    |    0    |    0    |    31   |
|          |              Ex_V_ret_s_fu_757             |    0    |    0    |    0    |    0    |    8    |
|          |               sel_tmp8_fu_912              |    0    |    0    |    0    |    0    |    32   |
|          |                 p_s_fu_926                 |    0    |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   lshr   |               tmp_89_i_fu_532              |    0    |    0    |    0    |    0    |    85   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |                 grp_fu_293                 |    0    |    0    |    0    |    0    |    3    |
|          |                 p_i_fu_402                 |    0    |    0    |    0    |    0    |    8    |
|          |              p_Val2_24_fu_499              |    0    |    0    |    0    |    0    |    31   |
|    add   |               p_Val2_9_fu_723              |    0    |    0    |    0    |    0    |    16   |
|          |                 r_V_fu_732                 |    0    |    0    |    0    |    0    |    16   |
|          |               k_V_off1_fu_803              |    0    |    0    |    0    |    0    |    3    |
|          |               k_V_off2_fu_824              |    0    |    0    |    0    |    0    |    3    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |               p_Val2_i_fu_378              |    0    |    0    |    0    |    0    |    49   |
|    sub   |                 Ex_V_fu_482                |    0    |    0    |    0    |    0    |    8    |
|          |               tmp_87_i_fu_507              |    0    |    0    |    0    |    0    |    8    |
|          |                r_V_1_fu_778                |    0    |    0    |    0    |    0    |    8    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   cttz   |              val_assign_fu_439             |    0    |    0    |    0    |    0    |    48   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |                 grp_fu_308                 |    0    |    0    |    0    |    0    |    1    |
|          |              closepath_fu_340              |    0    |    0    |    0    |    0    |    3    |
|          |               sel_tmp_fu_585               |    0    |    0    |    0    |    0    |    2    |
|          |               sel_tmp1_fu_590              |    0    |    0    |    0    |    0    |    2    |
|          |             not_sel_tmp_fu_601             |    0    |    0    |    0    |    0    |    2    |
|          |             not_sel_tmp1_fu_606            |    0    |    0    |    0    |    0    |    2    |
|   icmp   |               sel_tmp4_fu_623              |    0    |    0    |    0    |    0    |    2    |
|          |               sel_tmp5_fu_628              |    0    |    0    |    0    |    0    |    2    |
|          |                 icmp_fu_818                |    0    |    0    |    0    |    0    |    1    |
|          |                icmp1_fu_839                |    0    |    0    |    0    |    0    |    1    |
|          |                tmp_8_fu_857                |    0    |    0    |    0    |    0    |    3    |
|          |                tmp_9_fu_862                |    0    |    0    |    0    |    0    |    8    |
|          |                tmp_i_fu_873                |    0    |    0    |    0    |    0    |    3    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |               p_Val2_4_fu_663              |    0    |    1    |    0    |    0    |    0    |
|    mul   |                 grp_fu_751                 |    0    |    4    |    0    |    0    |    0    |
|          |               p_Val2_6_fu_934              |    0    |    1    |    0    |    0    |    0    |
|          |               p_Val2_7_fu_941              |    0    |    1    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |               sel_tmp2_fu_595              |    0    |    0    |    0    |    0    |    1    |
|          |                 tmp8_fu_633                |    0    |    0    |    0    |    0    |    1    |
|    or    |              sin_basis_fu_639              |    0    |    0    |    0    |    0    |    1    |
|          |               or_cond1_fu_845              |    0    |    0    |    0    |    0    |    1    |
|          |             p_Result_11_fu_851             |    0    |    0    |    0    |    0    |    1    |
|          |                tmp_10_fu_920               |    0    |    0    |    0    |    0    |    1    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |                 tmp7_fu_611                |    0    |    0    |    0    |    0    |    1    |
|          |               sel_tmp3_fu_617              |    0    |    0    |    0    |    0    |    1    |
|    and   |               or_cond_fu_867               |    0    |    0    |    0    |    0    |    1    |
|          |          sel_tmp6_demorgan_fu_894          |    0    |    0    |    0    |    0    |    1    |
|          |               sel_tmp7_fu_906              |    0    |    0    |    0    |    0    |    1    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|    xor   |               sel_tmp6_fu_900              |    0    |    0    |    0    |    0    |    1    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   read   |            t_in_read_read_fu_180           |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |                 grp_fu_298                 |    0    |    0    |    0    |    0    |    0    |
|          |                loc_V_fu_326                |    0    |    0    |    0    |    0    |    0    |
|          |              p_Val2_11_fu_346              |    0    |    0    |    0    |    0    |    0    |
|          |               tmp_81_i_fu_356              |    0    |    0    |    0    |    0    |    0    |
|          |            p_Result_i3_i_fu_392            |    0    |    0    |    0    |    0    |    0    |
|          |             p_Result_13_fu_421             |    0    |    0    |    0    |    0    |    0    |
|          |              p_Val2_16_fu_460              |    0    |    0    |    0    |    0    |    0    |
|partselect|            p_Result_s_46_fu_555            |    0    |    0    |    0    |    0    |    0    |
|          |               p_Val2_3_fu_565              |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_575                |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_1_fu_669                |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_3_fu_685                |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_4_fu_700                |    0    |    0    |    0    |    0    |    0    |
|          |                 p_0_fu_763                 |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_15_fu_808               |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_16_fu_829               |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |              p_Result_s_fu_318             |    0    |    0    |    0    |    0    |    0    |
| bitselect|                tmp_12_fu_470               |    0    |    0    |    0    |    0    |    0    |
|          |                isNeg_fu_488                |    0    |    0    |    0    |    0    |    0    |
|          |             p_Result_16_fu_789             |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |               loc_V_1_fu_336               |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                 tmp_fu_374                 |    0    |    0    |    0    |    0    |    0    |
|          |              Mx_zeros_V_fu_447             |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_19_fu_878               |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |             p_Result_12_fu_414             |    0    |    0    |    0    |    0    |    0    |
|          |             p_Result_14_fu_431             |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|             p_Result_15_fu_645             |    0    |    0    |    0    |    0    |    0    |
|          |               p_Val2_8_fu_709              |    0    |    0    |    0    |    0    |    0    |
|          |             p_Result_17_fu_797             |    0    |    0    |    0    |    0    |    0    |
|          |             p_Result_18_fu_882             |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |               tmp_82_i_fu_451              |    0    |    0    |    0    |    0    |    0    |
|          |               tmp_85_i_fu_478              |    0    |    0    |    0    |    0    |    0    |
|          |               tmp_84_i_fu_496              |    0    |    0    |    0    |    0    |    0    |
|          |               tmp_88_i_fu_528              |    0    |    0    |    0    |    0    |    0    |
|   zext   |            tmp_89_i_cast_fu_538            |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_2_fu_653                |    0    |    0    |    0    |    0    |    0    |
|          |               OP1_V_3_fu_660               |    0    |    0    |    0    |    0    |    0    |
|          |                OP1_V_fu_679                |    0    |    0    |    0    |    0    |    0    |
|          |               OP1_V_1_fu_694               |    0    |    0    |    0    |    0    |    0    |
|          |             OP2_V_3_cast_fu_747            |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |              sh_i_cast_fu_504              |    0    |    0    |    0    |    0    |    0    |
|          |         sh_assign_1_i_cast1_fu_520         |    0    |    0    |    0    |    0    |    0    |
|          |          sh_assign_1_i_cast_fu_524         |    0    |    0    |    0    |    0    |    0    |
|          |               OP2_V_1_fu_682               |    0    |    0    |    0    |    0    |    0    |
|   sext   |               OP2_V_2_fu_697               |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_5_fu_716                |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_6_fu_720                |    0    |    0    |    0    |    0    |    0    |
|          |             tmp_74_cast_fu_729             |    0    |    0    |    0    |    0    |    0    |
|          |             OP1_V_2_cast_fu_744            |    0    |    0    |    0    |    0    |    0    |
|          |                rhs_V_fu_774                |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                            |    0    |    7    |  12.936 |   828   |   2494  |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         Ex_V_reg_1004        |    8   |
|     OP1_V_2_cast_reg_1087    |   62   |
|     OP2_V_3_cast_reg_1092    |   62   |
|       closepath_reg_965      |    1   |
|hls_sin_cos_K0_V_addr_reg_1037|    8   |
|hls_sin_cos_K1_V_addr_reg_1042|    8   |
|hls_sin_cos_K1_V_load_reg_1062|   23   |
|hls_sin_cos_K2_V_addr_reg_1047|    8   |
|hls_sin_cos_K2_V_load_reg_1067|   15   |
|        isNeg_reg_1010        |    1   |
|        loc_V_1_reg_960       |   23   |
|         loc_V_reg_953        |    8   |
|         p_0_reg_1097         |   31   |
|     p_Result_i3_i_reg_989    |   18   |
|      p_Result_s_reg_948      |    1   |
|       p_Val2_13_reg_984      |   49   |
|       p_Val2_16_reg_994      |   31   |
|       p_Val2_23_reg_970      |    3   |
|      p_Val2_24_reg_1016      |   31   |
|       p_Val2_3_reg_1021      |   17   |
|       p_Val2_s_reg_1057      |   30   |
|        r_V_1_reg_1102        |    9   |
|         r_V_reg_1082         |   32   |
|      sin_basis_reg_1031      |    1   |
|        tmp_12_reg_999        |    1   |
|        tmp_1_reg_1052        |   17   |
|        tmp_3_reg_1072        |   24   |
|        tmp_4_reg_1077        |   16   |
|         tmp_7_reg_222        |    1   |
|        tmp_s_reg_1026        |    9   |
+------------------------------+--------+
|             Total            |   548  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_193         |  p0  |   2  |   8  |   16   ||    8    |
|         grp_access_fu_205         |  p0  |   2  |   8  |   16   ||    8    |
|         grp_access_fu_217         |  p0  |   2  |   8  |   16   ||    8    |
| grp_dut_my_to_float_31_1_s_fu_287 |  p1  |   2  |  31  |   62   ||    31   |
| grp_dut_my_to_float_31_1_s_fu_287 |  p2  |   2  |   9  |   18   ||    9    |
|             grp_fu_751            |  p0  |   2  |  32  |   64   ||    32   |
|             grp_fu_751            |  p1  |   2  |  31  |   62   ||    31   |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   254  ||  10.997 ||   127   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    7   |   12   |   828  |  2494  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   10   |    -   |   127  |
|  Register |    -   |    -   |    -   |   548  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   23   |  1376  |  2621  |
+-----------+--------+--------+--------+--------+--------+
