INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/XlinixVivadoProjects/Lab 6/Lab6.srcs/sources_1/new/AU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/XlinixVivadoProjects/Lab 7/Lab7.srcs/sources_1/new/AU_7_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_7_seg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/XlinixVivadoProjects/Lab 6/Lab6.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/XlinixVivadoProjects/Lab 6/Lab6.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/XlinixVivadoProjects/Lab 6/Lab6.srcs/sources_1/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/XlinixVivadoProjects/Lab 6/Lab6.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/XlinixVivadoProjects/Lab 6/Lab6.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/XlinixVivadoProjects/Lab 7/Lab7.srcs/sim_1/new/AU_7_seg_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_7_seg_Sim
