Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c1235377e3842e78055c06b679e867a --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rat_alu_behav xil_defaultlib.rat_alu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.srcs/sources_1/new/rat_alu.vhd:155]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit rat_alu in library work failed.
