[{"DBLP title": "VESPA: Variability emulation for System-on-Chip performance analysis.", "DBLP authors": ["Vivek Joy Kozhikkottu", "Rangharajan Venkatesan", "Anand Raghunathan", "Sujit Dey"], "year": 2011, "MAG papers": [{"PaperId": 2130935887, "PaperTitle": "vespa variability emulation for system on chip performance analysis", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"purdue university": 3.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware on-line task allocation for 3D multi-core processor throughput optimization.", "DBLP authors": ["Chiao-Ling Lung", "Yi-Lun Ho", "Ding-Ming Kwai", "Shih-Chieh Chang"], "year": 2011, "MAG papers": [{"PaperId": 2147036932, "PaperTitle": "thermal aware on line task allocation for 3d multi core processor throughput optimization", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"national tsing hua university": 3.0, "industrial technology research institute": 1.0}}], "source": "ES"}, {"DBLP title": "An endurance-enhanced Flash Translation Layer via reuse for NAND flash memory storage systems.", "DBLP authors": ["Yi Wang", "Duo Liu", "Zhiwei Qin", "Zili Shao"], "year": 2011, "MAG papers": [{"PaperId": 2162400329, "PaperTitle": "an endurance enhanced flash translation layer via reuse for nand flash memory storage systems", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"hong kong polytechnic university": 4.0}}], "source": "ES"}, {"DBLP title": "Register allocation for simultaneous reduction of energy and peak temperature on registers.", "DBLP authors": ["Tiantian Liu", "Alex Orailoglu", "Chun Jason Xue", "Minming Li"], "year": 2011, "MAG papers": [{"PaperId": 2150244954, "PaperTitle": "register allocation for simultaneous reduction of energy and peak temperature on registers", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california san diego": 1.0, "city university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "A parallel Hamiltonian eigensolver for passivity characterization and enforcement of large interconnect macromodels.", "DBLP authors": ["L. Gobbato", "Alessandro Chinea", "Stefano Grivet-Talocia"], "year": 2011, "MAG papers": [{"PaperId": 2120938933, "PaperTitle": "a parallel hamiltonian eigensolver for passivity characterization and enforcement of large interconnect macromodels", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "Fast statistical analysis of RC nets subject to manufacturing variabilities.", "DBLP authors": ["Yu Bi", "Kees-Jan van der Kolk", "Jorge Fernandez Villena", "Lu\u00eds Miguel Silveira", "Nick van der Meijs"], "year": 2011, "MAG papers": [{"PaperId": 2156762580, "PaperTitle": "fast statistical analysis of rc nets subject to manufacturing variabilities", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"delft university of technology": 3.0, "inesc id": 2.0}}], "source": "ES"}, {"DBLP title": "A scaled random walk solver for fast power grid analysis.", "DBLP authors": ["Baktash Boghrati", "Sachin S. Sapatnekar"], "year": 2011, "MAG papers": [{"PaperId": 2164819599, "PaperTitle": "a scaled random walk solver for fast power grid analysis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "A block-diagonal structured model reduction scheme for power grid networks.", "DBLP authors": ["Zheng Zhang", "Xiang Hu", "Chung-Kuan Cheng", "Ngai Wong"], "year": 2011, "MAG papers": [{"PaperId": 2144506055, "PaperTitle": "a block diagonal structured model reduction scheme for power grid networks", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of hong kong": 1.0, "university of california san diego": 2.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Time redundant parity for low-cost transient error detection.", "DBLP authors": ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2011, "MAG papers": [{"PaperId": 2164916364, "PaperTitle": "time redundant parity for low cost transient error detection", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Cross-layer optimized placement and routing for FPGA soft error mitigation.", "DBLP authors": ["Keheng Huang", "Yu Hu", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 2104556558, "PaperTitle": "cross layer optimized placement and routing for fpga soft error mitigation", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "Trigonometric method to handle realistic error probabilities in logic circuits.", "DBLP authors": ["Chien-Chih Yu", "John P. Hayes"], "year": 2011, "MAG papers": [{"PaperId": 2133736344, "PaperTitle": "trigonometric method to handle realistic error probabilities in logic circuits", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs).", "DBLP authors": ["Mahdi Fazeli", "Seyed Nematollah Ahmadian", "Seyed Ghassem Miremadi", "Hossein Asadi", "Mehdi Baradaran Tahoori"], "year": 2011, "MAG papers": [{"PaperId": 2146543277, "PaperTitle": "soft error rate estimation of digital circuits in the presence of multiple event transients mets", "Year": 2011, "CitationCount": 50, "EstimatedCitation": 80, "Affiliations": {"sharif university of technology": 4.0, "karlsruhe institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "FlexRay switch scheduling - A networking concept for electric vehicles.", "DBLP authors": ["Martin Lukasiewycz", "Samarjit Chakraborty", "Paul Milbredt"], "year": 2011, "MAG papers": [{"PaperId": 2167572376, "PaperTitle": "flexray switch scheduling a networking concept for electric vehicles", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"technische universitat munchen": 2.0, "audi": 1.0}}], "source": "ES"}, {"DBLP title": "A reconfiguration approach for fault-tolerant FlexRay networks.", "DBLP authors": ["Kay Klobedanz", "Andreas K\u00f6nig", "Wolfgang M\u00fcller"], "year": 2011, "MAG papers": [{"PaperId": 2168763284, "PaperTitle": "a reconfiguration approach for fault tolerant flexray networks", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of paderborn": 3.0}}], "source": "ES"}, {"DBLP title": "Simplified programming of faulty sensor networks via code transformation and run-time interval computation.", "DBLP authors": ["Lan S. Bai", "Robert P. Dick", "Peter A. Dinda", "Pai H. Chou"], "year": 2011, "MAG papers": [{"PaperId": 2153527039, "PaperTitle": "simplified programming of faulty sensor networks via code transformation and run time interval computation", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northwestern university": 1.0, "university of michigan": 2.0, "university of california irvine": 1.0}}], "source": "ES"}, {"DBLP title": "Parallel accelerators for GlimmerHMM bioinformatics algorithm.", "DBLP authors": ["Nafsika Chrysanthou", "Grigorios Chrysos", "Euripides Sotiriades", "Ioannis Papaefstathiou"], "year": 2011, "MAG papers": [{"PaperId": 2164824418, "PaperTitle": "parallel accelerators for glimmerhmm bioinformatics algorithm", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of crete": 4.0}}], "source": "ES"}, {"DBLP title": "An efficient on-line task allocation algorithm for QoS and energy efficiency in multicore multimedia platforms.", "DBLP authors": ["Francesco Paterna", "Andrea Acquaviva", "Alberto Caprara", "Francesco Papariello", "Giuseppe Desoli", "Luca Benini"], "year": 2011, "MAG papers": [{"PaperId": 2169995654, "PaperTitle": "an efficient on line task allocation algorithm for qos and energy efficiency in multicore multimedia platforms", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"stmicroelectronics": 2.0, "university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "Sub-clock power-gating technique for minimising leakage power during active mode.", "DBLP authors": ["Jatin N. Mistry", "Bashir M. Al-Hashimi", "David Flynn", "Stephen Hill"], "year": 2011, "MAG papers": [{"PaperId": 2145376025, "PaperTitle": "sub clock power gating technique for minimising leakage power during active mode", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "An automated data structure migration concept - From CAN to Ethernet/IP in automotive embedded systems (CANoverIP).", "DBLP authors": ["Andreas Kern", "Thilo Streichert", "J\u00fcrgen Teich"], "year": 2011, "MAG papers": [{"PaperId": 2140606069, "PaperTitle": "an automated data structure migration concept from can to ethernet ip in automotive embedded systems canoverip", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of erlangen nuremberg": 1.0, "daimler ag": 2.0}}], "source": "ES"}, {"DBLP title": "Formal specification and systematic model-driven testing of embedded automotive systems.", "DBLP authors": ["Sebastian Siegl", "Kai-Steffen Jens Hielscher", "Reinhard German", "Christian Berger"], "year": 2011, "MAG papers": [{"PaperId": 2126812511, "PaperTitle": "formal specification and systematic model driven testing of embedded automotive systems", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Topologically homogeneous power-performance heterogeneous multicore systems.", "DBLP authors": ["Koushik Chakraborty", "Sanghamitra Roy"], "year": 2011, "MAG papers": [{"PaperId": 2063211615, "PaperTitle": "topologically homogeneous power performance heterogeneous multicore systems", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"utah state university": 2.0}}], "source": "ES"}, {"DBLP title": "Variability-aware duty cycle scheduling in long running embedded sensing systems.", "DBLP authors": ["Lucas Francisco Wanner", "Rahul Balani", "Sadaf Zahedi", "Charwak Apte", "Puneet Gupta", "Mani B. Srivastava"], "year": 2011, "MAG papers": [{"PaperId": 2058896295, "PaperTitle": "variability aware duty cycle scheduling in long running embedded sensing systems", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of california los angeles": 6.0}}], "source": "ES"}, {"DBLP title": "Reliability-aware thermal management for hard real-time applications on multi-core processors.", "DBLP authors": ["Vinay Hanumaiah", "Sarma B. K. Vrudhula"], "year": 2011, "MAG papers": [{"PaperId": 2141831349, "PaperTitle": "reliability aware thermal management for hard real time applications on multi core processors", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Clause simplification through dominator analysis.", "DBLP authors": ["HyoJung Han", "HoonSang Jin", "Fabio Somenzi"], "year": 2011, "MAG papers": [{"PaperId": 2154991830, "PaperTitle": "clause simplification through dominator analysis", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of colorado boulder": 2.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Integration of orthogonal QBF solving techniques.", "DBLP authors": ["Sven Reimer", "Florian Pigorsch", "Christoph Scholl", "Bernd Becker"], "year": 2011, "MAG papers": [{"PaperId": 2113826173, "PaperTitle": "integration of orthogonal qbf solving techniques", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "STABLE: A new QF-BV SMT solver for hard verification problems combining Boolean reasoning with computer algebra.", "DBLP authors": ["Evgeny Pavlenko", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz", "Alexander Dreyer", "Frank Seelisch", "Gert-Martin Greuel"], "year": 2011, "MAG papers": [{"PaperId": 2401798051, "PaperTitle": "stable a new qf bv smt solver for hard verification problems combining boolean reasoning with computer algebra", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaiserslautern university of technology": 6.0}}, {"PaperId": 2079983062, "PaperTitle": "stable a new qf bv smt solver for hard verification problems combining boolean reasoning with computer algebra", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 53, "Affiliations": {"kaiserslautern university of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Empirical design bugs prediction for verification.", "DBLP authors": ["Qi Guo", "Tianshi Chen", "Haihua Shen", "Yunji Chen", "Yue Wu", "Weiwu Hu"], "year": 2011, "MAG papers": [{"PaperId": 2168285243, "PaperTitle": "empirical design bugs prediction for verification", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chinese academy of sciences": 6.0}}], "source": "ES"}, {"DBLP title": "Decision ordering based property decomposition for functional test generation.", "DBLP authors": ["Mingsong Chen", "Prabhat Mishra"], "year": 2011, "MAG papers": [{"PaperId": 2161299870, "PaperTitle": "decision ordering based property decomposition for functional test generation", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of florida": 1.0, "east china normal university": 1.0}}], "source": "ES"}, {"DBLP title": "Towards coverage closure: Using GoldMine assertions for generating design validation stimulus.", "DBLP authors": ["Lingyi Liu", "David Sheridan", "William Tuohy", "Shobha Vasudevan"], "year": 2011, "MAG papers": [{"PaperId": 2164062153, "PaperTitle": "towards coverage closure using goldmine assertions for generating design validation stimulus", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Scalable hybrid verification for embedded software.", "DBLP authors": ["J\u00f6rg Behrend", "Djones Lettnin", "Patrick Heckeler", "J\u00fcrgen Ruf", "Thomas Kropf", "Wolfgang Rosenstiel"], "year": 2011, "MAG papers": [{"PaperId": 2120892287, "PaperTitle": "scalable hybrid verification for embedded software", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of tubingen": 6.0}}], "source": "ES"}, {"DBLP title": "Diagnosing scan chain timing faults through statistical feature analysis of scan images.", "DBLP authors": ["Mingjing Chen", "Alex Orailoglu"], "year": 2011, "MAG papers": [{"PaperId": 2171769187, "PaperTitle": "diagnosing scan chain timing faults through statistical feature analysis of scan images", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Design-for-test methodology for non-scan at-speed testing.", "DBLP authors": ["Mainak Banga", "Nikhil P. Rahagude", "Michael S. Hsiao"], "year": 2011, "MAG papers": [{"PaperId": 2101898892, "PaperTitle": "design for test methodology for non scan at speed testing", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"virginia tech": 3.0}}], "source": "ES"}, {"DBLP title": "A clock-gating based capture power droop reduction methodology for at-speed scan testing.", "DBLP authors": ["Bo Yang", "Amit Sanghani", "Shantanu Sarangi", "Chunsheng Liu"], "year": 2011, "MAG papers": [{"PaperId": 2154781197, "PaperTitle": "a clock gating based capture power droop reduction methodology for at speed scan testing", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"advanced micro devices": 1.0, "nvidia": 2.0, "altera": 1.0}}], "source": "ES"}, {"DBLP title": "Pruning infeasible paths for tight WCRT analysis of synchronous programs.", "DBLP authors": ["Sidharta Andalam", "Partha S. Roop", "Alain Girault"], "year": 2011, "MAG papers": [{"PaperId": 2146642094, "PaperTitle": "pruning infeasible paths for tight wcrt analysis of synchronous programs", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of auckland": 2.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Fast and accurate resource conflict simulation for performance analysis of multi-core systems.", "DBLP authors": ["Stefan Stattelmann", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2011, "MAG papers": [{"PaperId": 2107643420, "PaperTitle": "fast and accurate resource conflict simulation for performance analysis of multi core systems", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of tubingen": 1.0, "forschungszentrum informatik": 2.0}}], "source": "ES"}, {"DBLP title": "An approach to improve accuracy of source-level TLMs of embedded software.", "DBLP authors": ["Zhonglei Wang", "Kun Lu", "Andreas Herkersdorf"], "year": 2011, "MAG papers": [{"PaperId": 2141740031, "PaperTitle": "an approach to improve accuracy of source level tlms of embedded software", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Host-compiled multicore RTOS simulator for embedded real-time software development.", "DBLP authors": ["Parisa Razaghi", "Andreas Gerstlauer"], "year": 2011, "MAG papers": [{"PaperId": 2150771490, "PaperTitle": "host compiled multicore rtos simulator for embedded real time software development", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "A flexible high throughput multi-ASIP architecture for LDPC and turbo decoding.", "DBLP authors": ["Purushotham Murugappa", "Rachid Al-Khayat", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2011, "MAG papers": [{"PaperId": 2132083341, "PaperTitle": "a flexible high throughput multi asip architecture for ldpc and turbo decoding", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"ecole nationale superieure des telecommunications de bretagne": 4.0}}], "source": "ES"}, {"DBLP title": "A low-power VLIW processor for 3GPP-LTE complex numbers processing.", "DBLP authors": ["Christian Bernard", "Fabien Clermidy"], "year": 2011, "MAG papers": [{"PaperId": 2127684052, "PaperTitle": "a low power vliw processor for 3gpp lte complex numbers processing", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Architecture and FPGA-implementation of a high throughput K+-Best detector.", "DBLP authors": ["Nils Heidmann", "Till Wiegand", "Steffen Paul"], "year": 2011, "MAG papers": [{"PaperId": 2150897383, "PaperTitle": "architecture and fpga implementation of a high throughput k best detector", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "An energy-efficient 64-QAM MIMO detector for emerging wireless standards.", "DBLP authors": ["Nariman Moezzi Madani", "Thorlindur Thorolfsson", "Joseph Crop", "Patrick Chiang", "W. Rhett Davis"], "year": 2011, "MAG papers": [{"PaperId": 2135751260, "PaperTitle": "an energy efficient 64 qam mimo detector for emerging wireless standards", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"north carolina state university": 3.0, "oregon state university": 2.0}}], "source": "ES"}, {"DBLP title": "Buffering implications for the design space of streaming MEMS storage.", "DBLP authors": ["Mohammed G. Khatib", "Leon Abelmann"], "year": 2011, "MAG papers": [{"PaperId": 2113436459, "PaperTitle": "buffering implications for the design space of streaming mems storage", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of twente": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient RC power grid verification using node elimination.", "DBLP authors": ["Ankit Goyal", "Farid N. Najm"], "year": 2011, "MAG papers": [{"PaperId": 2149200766, "PaperTitle": "efficient rc power grid verification using node elimination", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "A novel TSV topology for many-tier 3D power-delivery networks.", "DBLP authors": ["Michael B. Healy", "Sung Kyu Lim"], "year": 2011, "MAG papers": [{"PaperId": 1969191661, "PaperTitle": "a novel tsv topology for many tier 3d power delivery networks", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Cost-efficient fault-tolerant decoder for hybrid nanoelectronic memories.", "DBLP authors": ["Nor Zaidi Haron", "Said Hamdioui"], "year": 2011, "MAG papers": [{"PaperId": 2139677920, "PaperTitle": "cost efficient fault tolerant decoder for hybrid nanoelectronic memories", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "DynOAA - Dynamic offset adaptation algorithm for improving response times of CAN systems.", "DBLP authors": ["Tobias Ziermann", "J\u00fcrgen Teich", "Zoran Salcic"], "year": 2011, "MAG papers": [{"PaperId": 2034577959, "PaperTitle": "dynoaa dynamic offset adaptation algorithm for improving response times of can systems", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of erlangen nuremberg": 2.0, "university of auckland": 1.0}}], "source": "ES"}, {"DBLP title": "A sensor fusion algorithm for an integrated angular position estimation with inertial measurement units.", "DBLP authors": ["Simone Sabatelli", "Francesco Sechi", "Luca Fanucci", "Alessandro Rocchi"], "year": 2011, "MAG papers": [{"PaperId": 2099066500, "PaperTitle": "a sensor fusion algorithm for an integrated angular position estimation with inertial measurement units", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of pisa": 1.0}}], "source": "ES"}, {"DBLP title": "Speeding-up SIMD instructions dynamic binary translation in embedded processor simulation.", "DBLP authors": ["Luc Michel", "Nicolas Fournel", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2011, "MAG papers": [{"PaperId": 2110138575, "PaperTitle": "speeding up simd instructions dynamic binary translation in embedded processor simulation", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"centre national de la recherche scientifique": 3.0}}], "source": "ES"}, {"DBLP title": "System-level energy-efficient scheduling for hard real-time embedded systems.", "DBLP authors": ["Linwei Niu"], "year": 2011, "MAG papers": [{"PaperId": 2161414442, "PaperTitle": "system level energy efficient scheduling for hard real time embedded systems", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"claflin university": 1.0}}], "source": "ES"}, {"DBLP title": "Timing error statistics for energy-efficient robust DSP systems.", "DBLP authors": ["Rami A. Abdallah", "Yu-Hung Lee", "Naresh R. Shanbhag"], "year": 2011, "MAG papers": [{"PaperId": 2150548599, "PaperTitle": "timing error statistics for energy efficient robust dsp systems", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "An energy-efficient 3D CMP design with fine-grained voltage scaling.", "DBLP authors": ["Jishen Zhao", "Xiangyu Dong", "Yuan Xie"], "year": 2011, "MAG papers": [{"PaperId": 2116283643, "PaperTitle": "an energy efficient 3d cmp design with fine grained voltage scaling", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Optimized model checking of multiple properties.", "DBLP authors": ["Gianpiero Cabodi", "Sergio Nocco"], "year": 2011, "MAG papers": [{"PaperId": 2160443552, "PaperTitle": "optimized model checking of multiple properties", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "A new distributed event-driven gate-level HDL simulation by accurate prediction.", "DBLP authors": ["Dusung Kim", "Maciej J. Ciesielski", "Seiyang Yang"], "year": 2011, "MAG papers": [{"PaperId": 2138567459, "PaperTitle": "a new distributed event driven gate level hdl simulation by accurate prediction", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"pusan national university": 1.0, "university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Circuit and DFT techniques for robust and low cost qualification of a mixed-signal SoC with integrated power management system.", "DBLP authors": ["Lakshmanan Balasubramanian", "Puneet Sabbarwal", "R. K. Mittal", "Prakash Narayanan", "R. K. Dash", "A. D. Kudari", "S. Manian", "Sudhir Polarouthu", "Harikrishna Parthasarathy", "R. C. Vijayaraghavan", "S. Turkewadikar"], "year": 2011, "MAG papers": [{"PaperId": 2126681429, "PaperTitle": "circuit and dft techniques for robust and low cost qualification of a mixed signal soc with integrated power management system", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas instruments": 11.0}}], "source": "ES"}, {"DBLP title": "A 3D reconfigurable platform for 4G telecom applications.", "DBLP authors": ["Walid Lafi", "Didier Lattard", "Ahmed Amine Jerraya"], "year": 2011, "MAG papers": [{"PaperId": 2048342216, "PaperTitle": "a 3d reconfigurable platform for 4g telecom applications", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An LOCV-based static timing analysis considering spatial correlations of power supply variations.", "DBLP authors": ["Susumu Kobayashi", "Kenichi Horiuchi"], "year": 2011, "MAG papers": [{"PaperId": 1969797388, "PaperTitle": "an locv based static timing analysis considering spatial correlations of power supply variations", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"renesas electronics": 2.0}}], "source": "ES"}, {"DBLP title": "Compiling SyncCharts to Synchronous C.", "DBLP authors": ["Claus Traulsen", "T. Amende", "Reinhard von Hanxleden"], "year": 2011, "MAG papers": [{"PaperId": 2127432103, "PaperTitle": "compiling synccharts to synchronous c", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of kiel": 3.0}}], "source": "ES"}, {"DBLP title": "Optimization of stateful hardware acceleration in hybrid architectures.", "DBLP authors": ["Xiaotao Chang", "Yike Ma", "Hubertus Franke", "Kun Wang", "Rui Hou", "Hao Yu", "Terry Nelms"], "year": 2011, "MAG papers": [{"PaperId": 2363493417, "PaperTitle": "optimization of stateful hardware acceleration in hybrid architectures", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2157726562, "PaperTitle": "optimization of stateful hardware acceleration in hybrid architectures", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 6.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Formal reset recovery slack calculation at the register transfer level.", "DBLP authors": ["Chih-Neng Chung", "Chia-Wei Chang", "Kai-Hui Chang", "Sy-Yen Kuo"], "year": 2011, "MAG papers": [{"PaperId": 2095777628, "PaperTitle": "formal reset recovery slack calculation at the register transfer level", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 2.0, "national central university": 1.0}}], "source": "ES"}, {"DBLP title": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "DBLP authors": ["Alain Fourmigue", "Giovanni Beltrame", "Gabriela Nicolescu", "El Mostapha Aboulhamid", "Ian O&aposConnor"], "year": 2011, "MAG papers": [{"PaperId": 2163916301, "PaperTitle": "multi granularity thermal evaluation of 3d mpsoc architectures", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ecole polytechnique de montreal": 5.0}}], "source": "ES"}, {"DBLP title": "Two methods for 24 Gbps test signal synthesis.", "DBLP authors": ["David C. Keezer", "Carl Edward Gray"], "year": 2011, "MAG papers": [{"PaperId": 2014046113, "PaperTitle": "two methods for 24 gbps test signal synthesis", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "3D-ICML: A 3D bipolar ReRAM design with interleaved complementary memory layers.", "DBLP authors": ["Yi-Chung Chen", "Hai Li", "Yiran Chen", "Robinson E. Pino"], "year": 2011, "MAG papers": [{"PaperId": 2136317727, "PaperTitle": "3d icml a 3d bipolar reram design with interleaved complementary memory layers", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"new york university": 2.0, "air force research laboratory": 1.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Architectural exploration of 3D FPGAs towards a better balance between area and delay.", "DBLP authors": ["Chia-I Chen", "Bau-Cheng Lee", "Juinn-Dar Huang"], "year": 2011, "MAG papers": [{"PaperId": 2124786677, "PaperTitle": "architectural exploration of 3d fpgas towards a better balance between area and delay", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "NoC-MPU: A secure architecture for flexible co-hosting on shared memory MPSoCs.", "DBLP authors": ["Joel Porquet", "Alain Greiner", "Christian Schwarz"], "year": 2011, "MAG papers": [{"PaperId": 2133628626, "PaperTitle": "noc mpu a secure architecture for flexible co hosting on shared memory mpsocs", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 59, "Affiliations": {"pierre and marie curie university": 2.0}}], "source": "ES"}, {"DBLP title": "Early chip planning cockpit.", "DBLP authors": ["Jeonghee Shin", "John A. Darringer", "Guojie Luo", "Alan J. Weger", "C. L. Johnson"], "year": 2011, "MAG papers": [{"PaperId": 2113528946, "PaperTitle": "early chip planning cockpit", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ibm": 5.0}}], "source": "ES"}, {"DBLP title": "Power reduction via near-optimal library-based cell-size selection.", "DBLP authors": ["Mohammad Rahman", "Hiran Tennakoon", "Carl Sechen"], "year": 2011, "MAG papers": [{"PaperId": 2148292098, "PaperTitle": "power reduction via near optimal library based cell size selection", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of texas at dallas": 3.0}}], "source": "ES"}, {"DBLP title": "Scalable packet classification via GPU metaprogramming.", "DBLP authors": ["Kang Kang", "Y. S. Deng"], "year": 2011, "MAG papers": [{"PaperId": 2123797870, "PaperTitle": "scalable packet classification via gpu metaprogramming", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Battery-supercapacitor hybrid system for high-rate pulsed load applications.", "DBLP authors": ["Donghwa Shin", "Younghyun Kim", "Jaeam Seo", "Naehyuck Chang", "Yanzhi Wang", "Massoud Pedram"], "year": 2011, "MAG papers": [{"PaperId": 2141643015, "PaperTitle": "battery supercapacitor hybrid system for high rate pulsed load applications", "Year": 2011, "CitationCount": 69, "EstimatedCitation": 127, "Affiliations": {"seoul national university": 4.0, "university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Feedback based droop mitigation.", "DBLP authors": ["Salvatore Pontarelli", "Marco Ottavi", "Adelio Salsano", "Kamran Zarrineh"], "year": 2011, "MAG papers": [{"PaperId": 1996545464, "PaperTitle": "feedback based droop mitigation", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of rome tor vergata": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "A 0.964mW digital hearing aid system.", "DBLP authors": ["Peng Qiao", "Henk Corporaal", "Menno Lindwer"], "year": 2011, "MAG papers": [{"PaperId": 2151842079, "PaperTitle": "a 0 964mw digital hearing aid system", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"eindhoven university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "HypoEnergy. Hybrid supercapacitor-battery power-supply optimization for Energy efficiency.", "DBLP authors": ["Azalia Mirhoseini", "Farinaz Koushanfar"], "year": 2011, "MAG papers": [{"PaperId": 2126598521, "PaperTitle": "hypoenergy hybrid supercapacitor battery power supply optimization for energy efficiency", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Fine-grain OpenMP runtime support with explicit communication hardware primitives.", "DBLP authors": ["Pranav Tendulkar", "Vassilis Papaefstathiou", "George Nikiforos", "Stamatis G. Kavadias", "Dimitrios S. Nikolopoulos", "Manolis Katevenis"], "year": 2011, "MAG papers": [{"PaperId": 2129037439, "PaperTitle": "fine grain openmp runtime support with explicit communication hardware primitives", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Transition-Time-Relation based capture-safety checking for at-speed scan test generation.", "DBLP authors": ["Kohei Miyase", "Xiaoqing Wen", "Masao Aso", "Hiroshi Furukawa", "Yuta Yamato", "Seiji Kajihara"], "year": 2011, "MAG papers": [{"PaperId": 2115895773, "PaperTitle": "transition time relation based capture safety checking for at speed scan test generation", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "2D and 3D integration with organic and silicon electronics.", "DBLP authors": ["Clinton K. Landrock", "Badr Omrane", "Yindar Chuo", "Bozena Kaminska", "Jeydmer Aristizabal"], "year": 2011, "MAG papers": [{"PaperId": 2123451541, "PaperTitle": "2d and 3d integration with organic and silicon electronics", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Ultra low-power photovoltaic MPPT technique for indoor and outdoor wireless sensor nodes.", "DBLP authors": ["Alex S. Weddell", "Geoff V. Merrett", "Bashir M. Al-Hashimi"], "year": 2011, "MAG papers": [{"PaperId": 2127522781, "PaperTitle": "ultra low power photovoltaic mppt technique for indoor and outdoor wireless sensor nodes", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "A fault-tolerant deadlock-free adaptive routing for on chip interconnects.", "DBLP authors": ["Fabien Chaix", "Dimiter Avresky", "Nacer-Eddine Zergainoh", "Michael Nicolaidis"], "year": 2011, "MAG papers": [{"PaperId": 2123951243, "PaperTitle": "a fault tolerant deadlock free adaptive routing for on chip interconnects", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "DBLP authors": ["Alexandre M. Amory", "Luciano Ost", "C\u00e9sar A. M. Marcon", "Fernando Gehm Moraes", "Marcelo Lubaszewski"], "year": 2011, "MAG papers": [{"PaperId": 2163061423, "PaperTitle": "evaluating energy consumption of homogeneous mpsocs using spare tiles", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universidade federal do rio grande do sul": 1.0, "pontificia universidade catolica do rio grande do sul": 4.0}}], "source": "ES"}, {"DBLP title": "Improving the efficiency of a hardware transactional memory on an NoC-based MPSoC.", "DBLP authors": ["Leonardo Kunz", "Gustavo Gir\u00e3o", "Fl\u00e1vio Rech Wagner"], "year": 2011, "MAG papers": [{"PaperId": 2163636407, "PaperTitle": "improving the efficiency of a hardware transactional memory on an noc based mpsoc", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"universidade federal do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "Analytical model for SRAM dynamic write-ability degradation due to gate oxide breakdown.", "DBLP authors": ["Vikas Chandra", "Robert C. Aitken"], "year": 2011, "MAG papers": [{"PaperId": 2156315648, "PaperTitle": "analytical model for sram dynamic write ability degradation due to gate oxide breakdown", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Multi-level attacks: An emerging security concern for cryptographic hardware.", "DBLP authors": ["Subidh Ali", "Rajat Subhra Chakraborty", "Debdeep Mukhopadhyay", "Swarup Bhunia"], "year": 2011, "MAG papers": [{"PaperId": 2165172455, "PaperTitle": "multi level attacks an emerging security concern for cryptographic hardware", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"case western reserve university": 1.0, "indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "A new reversible design of BCD adder.", "DBLP authors": ["Himanshu Thapliyal", "N. Ranganathan"], "year": 2011, "MAG papers": [{"PaperId": 2162006447, "PaperTitle": "a new reversible design of bcd adder", "Year": 2011, "CitationCount": 48, "EstimatedCitation": 69, "Affiliations": {"university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "jTLM: An experimentation framework for the simulation of transaction-level models of Systems-on-Chip.", "DBLP authors": ["Giovanni Funchal", "Matthieu Moy"], "year": 2011, "MAG papers": [{"PaperId": 2168236892, "PaperTitle": "jtlm an experimentation framework for the simulation of transaction level models of systems on chip", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"stmicroelectronics": 1.0}}], "source": "ES"}, {"DBLP title": "Ensuring correctness of analog circuits in presence of noise and process variations using pattern matching.", "DBLP authors": ["Rajeev Narayanan", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2011, "MAG papers": [{"PaperId": 2125102200, "PaperTitle": "ensuring correctness of analog circuits in presence of noise and process variations using pattern matching", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"concordia university": 3.0}}], "source": "ES"}, {"DBLP title": "A multi-objective decision-theoretic exploration algorithm for platform-based design.", "DBLP authors": ["Giovanni Beltrame", "Gabriela Nicolescu"], "year": 2011, "MAG papers": [{"PaperId": 2167102679, "PaperTitle": "a multi objective decision theoretic exploration algorithm for platform based design", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ecole polytechnique de montreal": 2.0}}], "source": "ES"}, {"DBLP title": "Predicting bus contention effects on energy and performance in multi-processor SoCs.", "DBLP authors": ["Sandro Penolazzi", "Ingo Sander", "Ahmed Hemani"], "year": 2011, "MAG papers": [{"PaperId": 2125484986, "PaperTitle": "predicting bus contention effects on energy and performance in multi processor socs", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"royal institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A specialized low-cost vectorized loop buffer for embedded processors.", "DBLP authors": ["Libo Huang", "Zhiying Wang", "Li Shen", "Hongyi Lu", "Nong Xiao", "Cong Liu"], "year": 2011, "MAG papers": [{"PaperId": 2138232997, "PaperTitle": "a specialized low cost vectorized loop buffer for embedded processors", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national university of defense technology": 6.0}}], "source": "ES"}, {"DBLP title": "Determining the minimal number of lines for large reversible circuits.", "DBLP authors": ["Robert Wille", "Oliver Kesz\u00f6cze", "Rolf Drechsler"], "year": 2011, "MAG papers": [{"PaperId": 2124643479, "PaperTitle": "determining the minimal number of lines for large reversible circuits", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 51, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic applications on reconfigurable systems: From UML model design to FPGAs implementation.", "DBLP authors": ["Jorgiano Vidal", "Florent de Lamotte", "Guy Gogniat", "Jean-Philippe Diguet", "S\u00e9bastien Guillet"], "year": 2011, "MAG papers": [{"PaperId": 2164143126, "PaperTitle": "dynamic applications on reconfigurable systems from uml model design to fpgas implementation", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"european university of brittany": 5.0}}], "source": "ES"}, {"DBLP title": "A symbolic technique for automated characterization of the uniqueness and similarity of analog circuit design features.", "DBLP authors": ["Cristian Ferent", "Alex Doboli"], "year": 2011, "MAG papers": [{"PaperId": 2150162792, "PaperTitle": "a symbolic technique for automated characterization of the uniqueness and similarity of analog circuit design features", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"stony brook university": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient Quantum-Dot Cellular Automata adder.", "DBLP authors": ["Francesco Bruschi", "Francesco Perini", "Vincenzo Rana", "Donatella Sciuto"], "year": 2011, "MAG papers": [{"PaperId": 2109786631, "PaperTitle": "an efficient quantum dot cellular automata adder", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"polytechnic university of milan": 4.0}}], "source": "ES"}, {"DBLP title": "Priority division: A high-speed shared-memory bus arbitration with bounded latency.", "DBLP authors": ["Hardik Shah", "Andreas Raabe", "Alois C. Knoll"], "year": 2011, "MAG papers": [{"PaperId": 2113130027, "PaperTitle": "priority division a high speed shared memory bus arbitration with bounded latency", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "System-level modeling of a mixed-signal System on Chip for Wireless Sensor Networks.", "DBLP authors": ["Gilmar S. Beserra", "Jos\u00e9 Edil G. de Medeiros", "Arthur M. Sampaio", "Jos\u00e9 Camargo da Costa"], "year": 2011, "MAG papers": [{"PaperId": 2101308959, "PaperTitle": "system level modeling of a mixed signal system on chip for wireless sensor networks", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of brasilia": 4.0}}], "source": "ES"}, {"DBLP title": "A UML 2-based hardware-software co-design framework for body sensor network applications.", "DBLP authors": ["Zhenxin Sun", "Chi-Tsai Yeh", "Weng-Fai Wong"], "year": 2011, "MAG papers": [{"PaperId": 2119062323, "PaperTitle": "a uml 2 based hardware software co design framework for body sensor network applications", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national university of singapore": 2.0, "national sun yat sen university": 1.0}}], "source": "ES"}, {"DBLP title": "An area-efficient multi-level single-track pipeline template.", "DBLP authors": ["Pankaj Golani", "Peter A. Beerel"], "year": 2011, "MAG papers": [{"PaperId": 2155147849, "PaperTitle": "an area efficient multi level single track pipeline template", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Slack-aware scheduling on Coarse Grained Reconfigurable Arrays.", "DBLP authors": ["Giovanni Ansaloni", "Laura Pozzi", "Kazuyuki Tanimura", "Nikil D. Dutt"], "year": 2011, "MAG papers": [{"PaperId": 2122149881, "PaperTitle": "slack aware scheduling on coarse grained reconfigurable arrays", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of lugano": 2.0, "university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Timing variation-aware custom instruction extension technique.", "DBLP authors": ["Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2011, "MAG papers": [{"PaperId": 2016784345, "PaperTitle": "timing variation aware custom instruction extension technique", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of tehran": 2.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Pseudo circuit model for representing uncertainty in waveforms.", "DBLP authors": ["Ashish Nigam", "Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"], "year": 2011, "MAG papers": [{"PaperId": 2110091239, "PaperTitle": "pseudo circuit model for representing uncertainty in waveforms", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"delft university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "A global postsynthesis optimization method for combinational circuits.", "DBLP authors": ["Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina"], "year": 2011, "MAG papers": [{"PaperId": 2107870906, "PaperTitle": "a global postsynthesis optimization method for combinational circuits", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An algorithm to improve accuracy of criticality in statistical static timing analysis.", "DBLP authors": ["Shuji Tsukiyama", "Masahiro Fukui"], "year": 2011, "MAG papers": [{"PaperId": 2096935871, "PaperTitle": "an algorithm to improve accuracy of criticality in statistical static timing analysis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ritsumeikan university": 1.0, "chuo university": 1.0}}], "source": "ES"}, {"DBLP title": "An approach for dynamic selection of synthesis transformations based on Markov Decision Processes.", "DBLP authors": ["Tobias Welp", "Andreas Kuehlmann"], "year": 2011, "MAG papers": [{"PaperId": 2159905915, "PaperTitle": "an approach for dynamic selection of synthesis transformations based on markov decision processes", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "Modelling circuit performance variations due to statistical variability: Monte Carlo static timing analysis.", "DBLP authors": ["Michael Merrett", "Plamen Asenov", "Yangang Wang", "Mark Zwolinski", "Dave Reid", "Campbell Millar", "Scott Roy", "Zhenyu Liu", "Stephen B. Furber", "Asen Asenov"], "year": 2011, "MAG papers": [{"PaperId": 2128009350, "PaperTitle": "modelling circuit performance variations due to statistical variability monte carlo static timing analysis", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of manchester": 2.0, "university of glasgow": 5.0, "university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "Enabling improved power management in multicore processors through clustered DVFS.", "DBLP authors": ["T. Kolpe", "Antonia Zhai", "Sachin S. Sapatnekar"], "year": 2011, "MAG papers": [{"PaperId": 2139893873, "PaperTitle": "enabling improved power management in multicore processors through clustered dvfs", "Year": 2011, "CitationCount": 75, "EstimatedCitation": 112, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic thermal management in 3D multi-core architecture through run-time adaptation.", "DBLP authors": ["Fazal Hameed", "Mohammad Abdullah Al Faruque", "J\u00f6rg Henkel"], "year": 2011, "MAG papers": [{"PaperId": 2113790294, "PaperTitle": "dynamic thermal management in 3d multi core architecture through run time adaptation", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Distributed hardware matcher framework for SoC survivability.", "DBLP authors": ["Ilya Wagner", "Shih-Lien Lu"], "year": 2011, "MAG papers": [{"PaperId": 2170404314, "PaperTitle": "distributed hardware matcher framework for soc survivability", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 2.0}}], "source": "ES"}, {"DBLP title": "A cost-effective substantial-impact-filter based method to tolerate voltage emergencies.", "DBLP authors": ["Songjun Pan", "Yu Hu", "Xing Hu", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 2108999265, "PaperTitle": "a cost effective substantial impact filter based method to tolerate voltage emergencies", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Interpolation sequences revisited.", "DBLP authors": ["Gianpiero Cabodi", "Sergio Nocco", "Stefano Quer"], "year": 2011, "MAG papers": [{"PaperId": 2162271173, "PaperTitle": "interpolation sequences revisited", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "Automated debugging of SystemVerilog assertions.", "DBLP authors": ["Brian Keng", "Sean Safarpour", "Andreas G. Veneris"], "year": 2011, "MAG papers": [{"PaperId": 2124933793, "PaperTitle": "automated debugging of systemverilog assertions", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Counterexample-guided SMT-driven optimal buffer sizing.", "DBLP authors": ["Bryan A. Brady", "Daniel E. Holcomb", "Sanjit A. Seshia"], "year": 2011, "MAG papers": [{"PaperId": 2164549255, "PaperTitle": "counterexample guided smt driven optimal buffer sizing", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california berkeley": 3.0}}], "source": "ES"}, {"DBLP title": "DOM: A Data-dependency-Oriented Modeling approach for efficient simulation of OS preemptive scheduling.", "DBLP authors": ["Peng-Chih Wang", "Meng-Huan Wu", "Ren-Song Tsay"], "year": 2011, "MAG papers": [{"PaperId": 2130827605, "PaperTitle": "dom a data dependency oriented modeling approach for efficient simulation of os preemptive scheduling", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Cycle-count-accurate processor modeling for fast and accurate system-level simulation.", "DBLP authors": ["Chen Kang Lo", "Li-Chun Chen", "Meng-Huan Wu", "Ren-Song Tsay"], "year": 2011, "MAG papers": [{"PaperId": 2132481498, "PaperTitle": "cycle count accurate processor modeling for fast and accurate system level simulation", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "A shared-variable-based synchronization approach to efficient cache coherence simulation for multi-core systems.", "DBLP authors": ["Cheng-Yang Fu", "Meng-Huan Wu", "Ren-Song Tsay"], "year": 2011, "MAG papers": [{"PaperId": 2124392085, "PaperTitle": "a shared variable based synchronization approach to efficient cache coherence simulation for multi core systems", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Speeding Up MPSoC virtual platform simulation by Ultra Synchronization Checking Method.", "DBLP authors": ["Yu-Fu Yeh", "Chung-Yang Huang", "Chi-An Wu", "Hsin-Cheng Lin"], "year": 2011, "MAG papers": [{"PaperId": 2096494420, "PaperTitle": "speeding up mpsoc virtual platform simulation by ultra synchronization checking method", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "An all-digital built-in self-test technique for transfer function characterization of RF PLLs.", "DBLP authors": ["Ping-Ying Wang", "Hsiu-Ming Chang", "Kwang-Ting Cheng"], "year": 2011, "MAG papers": [{"PaperId": 2162342448, "PaperTitle": "an all digital built in self test technique for transfer function characterization of rf plls", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"mediatek": 1.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "A true power detector for RF PA built-in calibration and testing.", "DBLP authors": ["Pedro Fonseca da Mota", "Jos\u00e9 Machado da Silva"], "year": 2011, "MAG papers": [{"PaperId": 2096190877, "PaperTitle": "a true power detector for rf pa built in calibration and testing", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of porto": 2.0}}], "source": "ES"}, {"DBLP title": "Test time reduction in analogue/mixed-signal devices by defect oriented testing: An industrial example.", "DBLP authors": ["Hamidreza Hashempour", "Jos Dohmen", "Bratislav Tasic", "Bram Kruseman", "Camelia Hora", "Maikel van Beurden", "Yizi Xing"], "year": 2011, "MAG papers": [{"PaperId": 2039267132, "PaperTitle": "test time reduction in analogue mixed signal devices by defect oriented testing an industrial example", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"nxp semiconductors": 7.0}}], "source": "ES"}, {"DBLP title": "Testing of high-speed DACs using PRBS generation with \"Alternate-Bit-Tapping\".", "DBLP authors": ["Mohit Singh", "Mahendra Sakare", "Shalabh Gupta"], "year": 2011, "MAG papers": [{"PaperId": 2130580636, "PaperTitle": "testing of high speed dacs using prbs generation with alternate bit tapping", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"indian institute of technology bombay": 3.0}}], "source": "ES"}, {"DBLP title": "Statistical thermal evaluation and mitigation techniques for 3D Chip-Multiprocessors in the presence of process variations.", "DBLP authors": ["Da-Cheng Juan", "Siddharth Garg", "Diana Marculescu"], "year": 2011, "MAG papers": [{"PaperId": 2110544243, "PaperTitle": "statistical thermal evaluation and mitigation techniques for 3d chip multiprocessors in the presence of process variations", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"carnegie mellon university": 2.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "Design space exploration for 3D-stacked DRAMs.", "DBLP authors": ["Christian Weis", "Norbert Wehn", "Igor Loi", "Luca Benini"], "year": 2011, "MAG papers": [{"PaperId": 2149142646, "PaperTitle": "design space exploration for 3d stacked drams", "Year": 2011, "CitationCount": 47, "EstimatedCitation": 57, "Affiliations": {"university of bologna": 2.0, "kaiserslautern university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Analytical heat transfer model for thermal through-silicon vias.", "DBLP authors": ["Hu Xu", "Vasilis F. Pavlidis", "Giovanni De Micheli"], "year": 2011, "MAG papers": [{"PaperId": 2107487634, "PaperTitle": "analytical heat transfer model for thermal through silicon vias", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "A new architecture for power network in 3D IC.", "DBLP authors": ["Hsien-Te Chen", "Hong-Long Lin", "Zi-Cheng Wang", "TingTing Hwang"], "year": 2011, "MAG papers": [{"PaperId": 2146176401, "PaperTitle": "a new architecture for power network in 3d ic", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"national tsing hua university": 4.0}}], "source": "ES"}, {"DBLP title": "Achieving composability in NoC-based MPSoCs through QoS management at software level.", "DBLP authors": ["Everton Carara", "Gabriel Marchesan Almeida", "Gilles Sassatelli", "Fernando Gehm Moraes"], "year": 2011, "MAG papers": [{"PaperId": 2120172220, "PaperTitle": "achieving composability in noc based mpsocs through qos management at software level", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"pontificia universidade catolica do rio grande do sul": 2.0}}], "source": "ES"}, {"DBLP title": "Supporting non-contiguous processor allocation in mesh-based CMPs using virtual point-to-point links.", "DBLP authors": ["Marjan Asadinia", "Mehdi Modarressi", "Arash Tavakkol", "Hamid Sarbazi-Azad"], "year": 2011, "MAG papers": [{"PaperId": 2139391061, "PaperTitle": "supporting non contiguous processor allocation in mesh based cmps using virtual point to point links", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"sharif university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "DBLP authors": ["Markus Winter", "Gerhard P. Fettweis"], "year": 2011, "MAG papers": [{"PaperId": 2120242077, "PaperTitle": "guaranteed service virtual channel allocation in nocs for run time task scheduling", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 51, "Affiliations": {"vodafone": 2.0}}], "source": "ES"}, {"DBLP title": "An FPGA bridge preserving traffic quality of service for on-chip network-based systems.", "DBLP authors": ["Ashkan Beyranvand Nejad", "Matias Escudero Martinez", "Kees Goossens"], "year": 2011, "MAG papers": [{"PaperId": 2053105481, "PaperTitle": "an fpga bridge preserving traffic quality of service for on chip network based systems", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"eindhoven university of technology": 1.0, "delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Power-driven global routing for multi-supply voltage domains.", "DBLP authors": ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeff T. Linderoth"], "year": 2011, "MAG papers": [{"PaperId": 2164812572, "PaperTitle": "power driven global routing for multi supply voltage domains", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Obstacle-aware multiple-source rectilinear Steiner tree with electromigration and IR-drop avoidance.", "DBLP authors": ["Jin-Tai Yan", "Zhi-Wei Chen"], "year": 2011, "MAG papers": [{"PaperId": 2156895672, "PaperTitle": "obstacle aware multiple source rectilinear steiner tree with electromigration and ir drop avoidance", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"chung hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Steiner tree based rotary clock routing with bounded skew and capacitive load balancing.", "DBLP authors": ["Jianchao Lu", "Vinayak Honkote", "Xin Chen", "Baris Taskin"], "year": 2011, "MAG papers": [{"PaperId": 2103943364, "PaperTitle": "steiner tree based rotary clock routing with bounded skew and capacitive load balancing", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"drexel university": 4.0}}], "source": "ES"}, {"DBLP title": "On routing fixed escaped boundary pins for high speed boards.", "DBLP authors": ["Tsung-Ying Tsai", "Ren-Jie Lee", "Ching-Yu Chin", "Chung-Yi Kuan", "Hung-Ming Chen", "Yoji Kajitani"], "year": 2011, "MAG papers": [{"PaperId": 2107816610, "PaperTitle": "on routing fixed escaped boundary pins for high speed boards", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"national chiao tung university": 4.0, "university of kitakyushu": 1.0, "global unichip corporation": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic write limited minimum operating voltage for nanoscale SRAMs.", "DBLP authors": ["Satyanand Nalam", "Vikas Chandra", "Robert C. Aitken", "Benton H. Calhoun"], "year": 2011, "MAG papers": [{"PaperId": 2126918373, "PaperTitle": "dynamic write limited minimum operating voltage for nanoscale srams", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of virginia": 2.0}}], "source": "ES"}, {"DBLP title": "Variation aware dynamic power management for chip multiprocessor architectures.", "DBLP authors": ["Mohammad Ghasemazar", "Massoud Pedram"], "year": 2011, "MAG papers": [{"PaperId": 2159941490, "PaperTitle": "variation aware dynamic power management for chip multiprocessor architectures", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Leakage aware energy minimization for real-time systems under the maximum temperature constraint.", "DBLP authors": ["Huang Huang", "Gang Quan"], "year": 2011, "MAG papers": [{"PaperId": 2111318677, "PaperTitle": "leakage aware energy minimization for real time systems under the maximum temperature constraint", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"florida international university": 2.0}}], "source": "ES"}, {"DBLP title": "Multi-objective Tabu Search based topology generation technique for application-specific Network-on-Chip architectures.", "DBLP authors": ["Anita Tino", "Gul N. Khan"], "year": 2011, "MAG papers": [{"PaperId": 2104746706, "PaperTitle": "multi objective tabu search based topology generation technique for application specific network on chip architectures", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"ryerson university": 2.0}}], "source": "ES"}, {"DBLP title": "A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters.", "DBLP authors": ["Abbas Rahimi", "Igor Loi", "Mohammad Reza Kakoee", "Luca Benini"], "year": 2011, "MAG papers": [{"PaperId": 2132829148, "PaperTitle": "a fully synthesizable single cycle interconnection network for shared l1 processor clusters", "Year": 2011, "CitationCount": 96, "EstimatedCitation": 123, "Affiliations": {"university of bologna": 3.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Run-time deadlock detection in networks-on-chip using coupled transitive closure networks.", "DBLP authors": ["Ra&aposed Al-Dujaily", "Terrence S. T. Mak", "Fei Xia", "Alexandre Yakovlev", "Maurizio Palesi"], "year": 2011, "MAG papers": [{"PaperId": 2102714421, "PaperTitle": "run time deadlock detection in networks on chip using coupled transitive closure networks", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"newcastle university": 4.0}}], "source": "ES"}, {"DBLP title": "CARAT: Context-aware runtime adaptive task migration for multi core architectures.", "DBLP authors": ["Janmartin Jahn", "Mohammad Abdullah Al Faruque", "J\u00f6rg Henkel"], "year": 2011, "MAG papers": [{"PaperId": 2149345710, "PaperTitle": "carat context aware runtime adaptive task migration for multi core architectures", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A rule-based static dataflow clustering algorithm for efficient embedded software synthesis.", "DBLP authors": ["Joachim Falk", "Christian Zebelein", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2011, "MAG papers": [{"PaperId": 2104200053, "PaperTitle": "a rule based static dataflow clustering algorithm for efficient embedded software synthesis", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "Demand code paging for NAND flash in MMU-less embedded systems.", "DBLP authors": ["Jos\u00e9 Baiocchi", "Bruce R. Childers"], "year": 2011, "MAG papers": [{"PaperId": 2125262106, "PaperTitle": "demand code paging for nand flash in mmu less embedded systems", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Flow-based partitioning and position constraints in VLSI placement.", "DBLP authors": ["Markus Struzyna"], "year": 2011, "MAG papers": [{"PaperId": 2142093901, "PaperTitle": "flow based partitioning and position constraints in vlsi placement", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of bonn": 1.0}}], "source": "ES"}, {"DBLP title": "Integrated circuit white space redistribution for temperature optimization.", "DBLP authors": ["Yuankai Chen", "Hai Zhou", "Robert P. Dick"], "year": 2011, "MAG papers": [{"PaperId": 2123415763, "PaperTitle": "integrated circuit white space redistribution for temperature optimization", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northwestern university": 2.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Timing-constrained I/O buffer placement for flip-chip designs.", "DBLP authors": ["Zhi-Wei Chen", "Jin-Tai Yan"], "year": 2011, "MAG papers": [{"PaperId": 2126997714, "PaperTitle": "timing constrained i o buffer placement for flip chip designs", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chung hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "DBLP authors": ["Licheng Xue", "Weixing Ji", "Qi Zuo", "Yang Zhang"], "year": 2011, "MAG papers": [{"PaperId": 2168404555, "PaperTitle": "floorplanning exploration and performance evaluation of a new network on chip", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"beijing institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Worst-case temperature analysis for real-time systems.", "DBLP authors": ["Devendra Rai", "Hoeseok Yang", "Iuliana Bacivarov", "Jian-Jia Chen", "Lothar Thiele"], "year": 2011, "MAG papers": [{"PaperId": 2141680349, "PaperTitle": "worst case temperature analysis for real time systems", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0, "karlsruhe institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Black-box leakage power modeling for cell library and SRAM compiler.", "DBLP authors": ["Chun-Kai Tseng", "Shi-Yu Huang", "Chia-Chien Weng", "Shan-Chien Fang", "Ji-Jan Chen"], "year": 2011, "MAG papers": [{"PaperId": 2148716765, "PaperTitle": "black box leakage power modeling for cell library and sram compiler", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 3.0, "industrial technology research institute": 1.0}}], "source": "ES"}, {"DBLP title": "Clock gating optimization with delay-matching.", "DBLP authors": ["Shih-Jung Hsu", "Rung-Bin Lin"], "year": 2011, "MAG papers": [{"PaperId": 2145918722, "PaperTitle": "clock gating optimization with delay matching", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"yuan ze university": 2.0}}], "source": "ES"}, {"DBLP title": "A low complexity stopping criterion for reducing power consumption in turbo decoders.", "DBLP authors": ["Pallavi Reddy", "Fabien Clermidy", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2011, "MAG papers": [{"PaperId": 2133313229, "PaperTitle": "a low complexity stopping criterion for reducing power consumption in turbo decoders", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A novel tag access scheme for low power L2 cache.", "DBLP authors": ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"], "year": 2011, "MAG papers": [{"PaperId": 2110516623, "PaperTitle": "a novel tag access scheme for low power l2 cache", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"pohang university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "DBLP authors": ["Alessandro Strano", "Crisp\u00edn G\u00f3mez Requena", "Daniele Ludovici", "Michele Favalli", "Mar\u00eda Engracia G\u00f3mez", "Davide Bertozzi"], "year": 2011, "MAG papers": [{"PaperId": 2119264875, "PaperTitle": "exploiting network on chip structural redundancy for a cooperative and scalable built in self test architecture", "Year": 2011, "CitationCount": 43, "EstimatedCitation": 58, "Affiliations": {"university of ferrara": 4.0, "polytechnic university of valencia": 2.0}}], "source": "ES"}, {"DBLP title": "ReliNoC: A reliable network for priority-based on-chip communication.", "DBLP authors": ["Mohammad Reza Kakoee", "Valeria Bertacco", "Luca Benini"], "year": 2011, "MAG papers": [{"PaperId": 1993810327, "PaperTitle": "relinoc a reliable network for priority based on chip communication", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of michigan": 1.0, "university of bologna": 2.0}}], "source": "ES"}, {"DBLP title": "FARM: Fault-aware resource management in NoC-based multiprocessor platforms.", "DBLP authors": ["Chen-Ling Chou", "Radu Marculescu"], "year": 2011, "MAG papers": [{"PaperId": 2112199513, "PaperTitle": "farm fault aware resource management in noc based multiprocessor platforms", "Year": 2011, "CitationCount": 86, "EstimatedCitation": 131, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "On diagnosis of multiple faults using compacted responses.", "DBLP authors": ["Jing Ye", "Yu Hu", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 2153719086, "PaperTitle": "on diagnosis of multiple faults using compacted responses", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "On multiplexed signal tracing for post-silicon debug.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2011, "MAG papers": [{"PaperId": 2132978148, "PaperTitle": "on multiplexed signal tracing for post silicon debug", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Eliminating data invalidation in debugging multiple-clock chips.", "DBLP authors": ["Jianliang Gao", "Yinhe Han", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 2121357476, "PaperTitle": "eliminating data invalidation in debugging multiple clock chips", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "Parallelization of while loops in nested loop programs for shared-memory multiprocessor systems.", "DBLP authors": ["Stefan J. Geuns", "Marco Jan Gerrit Bekooij", "Tjerk Bijlsma", "Henk Corporaal"], "year": 2011, "MAG papers": [{"PaperId": 2127799876, "PaperTitle": "parallelization of while loops in nested loop programs for shared memory multiprocessor systems", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"nxp semiconductors": 1.0, "eindhoven university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Gemma in April: A matrix-like parallel programming architecture on OpenCL.", "DBLP authors": ["Tianji Wu", "Di Wu", "Yu Wang", "Xiaorui Zhang", "Hong Luo", "Ningyi Xu", "Huazhong Yang"], "year": 2011, "MAG papers": [{"PaperId": 2131224891, "PaperTitle": "gemma in april a matrix like parallel programming architecture on opencl", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 6.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Evaluating the potential of graphics processors for high performance embedded computing.", "DBLP authors": ["Shuai Mu", "Chenxi Wang", "Ming Liu", "Dongdong Li", "Maohua Zhu", "Xiaoliang Chen", "Xiang Xie", "Yangdong Deng"], "year": 2011, "MAG papers": [{"PaperId": 2155719919, "PaperTitle": "evaluating the potential of graphics processors for high performance embedded computing", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"beihang university": 2.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Virtual Manycore platforms: Moving towards 100+ processor cores.", "DBLP authors": ["Rainer Leupers", "Lieven Eeckhout", "Grant Martin", "Frank Schirrmeister", "Nigel P. Topham", "Xiaotao Chen"], "year": 2011, "MAG papers": [{"PaperId": 1975660784, "PaperTitle": "virtual manycore platforms moving towards 100 processor cores", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"huawei": 1.0, "synopsys": 1.0, "tensilica": 1.0, "ghent university": 1.0, "rwth aachen university": 1.0, "university of edinburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Powering and communicating with mm-size implants.", "DBLP authors": ["Jan M. Rabaey", "Michael Mark", "David Chen", "Christopher Sutardja", "Chongxuan Tang", "Suraj Gowda", "Mark Wagner", "Dan Werthimer"], "year": 2011, "MAG papers": [{"PaperId": 2151445124, "PaperTitle": "powering and communicating with mm size implants", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 61, "Affiliations": {"university of california berkeley": 8.0}}], "source": "ES"}, {"DBLP title": "An antenna-filter codesign for cardiac implants.", "DBLP authors": ["Emeric de Foucauld", "Jean-Baptiste David", "Christophe Delaveaud", "Pascal Ciais"], "year": 2011, "MAG papers": [{"PaperId": 2135641911, "PaperTitle": "an antenna filter codesign for cardiac implants", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Design implications of memristor-based RRAM cross-point structures.", "DBLP authors": ["Cong Xu", "Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"], "year": 2011, "MAG papers": [{"PaperId": 2102255233, "PaperTitle": "design implications of memristor based rram cross point structures", "Year": 2011, "CitationCount": 175, "EstimatedCitation": 262, "Affiliations": {"pennsylvania state university": 3.0, "hewlett packard": 1.0}}], "source": "ES"}, {"DBLP title": "Robust 6T Si tunneling transistor SRAM design.", "DBLP authors": ["Xuebei Yang", "Kartik Mohanram"], "year": 2011, "MAG papers": [{"PaperId": 2132688693, "PaperTitle": "robust 6t si tunneling transistor sram design", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory.", "DBLP authors": ["Jingtong Hu", "Chun Jason Xue", "Qingfeng Zhuge", "Wei-Che Tseng", "Edwin Hsing-Mean Sha"], "year": 2011, "MAG papers": [{"PaperId": 2154553951, "PaperTitle": "towards energy efficient hybrid on chip scratch pad memory with non volatile memory", "Year": 2011, "CitationCount": 86, "EstimatedCitation": 104, "Affiliations": {"hunan university": 1.0, "university of texas at dallas": 3.0, "city university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "A new reconfigurable clock-gating technique for low power SRAM-based FPGAs.", "DBLP authors": ["Luca Sterpone", "Luigi Carro", "Debora Matos", "Stephan Wong", "F. Fakhar"], "year": 2011, "MAG papers": [{"PaperId": 2167739795, "PaperTitle": "a new reconfigurable clock gating technique for low power sram based fpgas", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"delft university of technology": 2.0, "universidade federal do rio grande do sul": 2.0, "polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "Controlled timing-error acceptance for low energy IDCT design.", "DBLP authors": ["Ku He", "Andreas Gerstlauer", "Michael Orshansky"], "year": 2011, "MAG papers": [{"PaperId": 2119574650, "PaperTitle": "controlled timing error acceptance for low energy idct design", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Energy parsimonious circuit design through probabilistic pruning.", "DBLP authors": ["Lingamneni Avinash", "Christian C. Enz", "Jean-Luc Nagel", "Krishna V. Palem", "Christian Piguet"], "year": 2011, "MAG papers": [{"PaperId": 2109489315, "PaperTitle": "energy parsimonious circuit design through probabilistic pruning", "Year": 2011, "CitationCount": 86, "EstimatedCitation": 123, "Affiliations": {"rice university": 3.0}}], "source": "ES"}, {"DBLP title": "Stage number optimization for switched capacitor power converters in micro-scale energy harvesting.", "DBLP authors": ["Chao Lu", "Sang Phill Park", "Vijay Raghunathan", "Kaushik Roy"], "year": 2011, "MAG papers": [{"PaperId": 2100898812, "PaperTitle": "stage number optimization for switched capacitor power converters in micro scale energy harvesting", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "DBLP authors": ["Naoya Onizawa", "Atsushi Matsumoto", "Takahiro Hanyu"], "year": 2011, "MAG papers": [{"PaperId": 2072566983, "PaperTitle": "interconnect fault resilient delay insensitive asynchronous communication link based on current flow monitoring", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tohoku university": 3.0}}], "source": "ES"}, {"DBLP title": "VANDAL: A tool for the design specification of nanophotonic networks.", "DBLP authors": ["Gilbert Hendry", "Johnnie Chan", "Luca P. Carloni", "Keren Bergman"], "year": 2011, "MAG papers": [{"PaperId": 2116687521, "PaperTitle": "vandal a tool for the design specification of nanophotonic networks", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"columbia university": 4.0}}], "source": "ES"}, {"DBLP title": "Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology.", "DBLP authors": ["S\u00e9bastien Le Beux", "Jelena Trajkovic", "Ian O&aposConnor", "Gabriela Nicolescu", "Guy Bois", "Pierre G. Paulin"], "year": 2011, "MAG papers": [{"PaperId": 2150018637, "PaperTitle": "optical ring network on chip ornoc architecture and design methodology", "Year": 2011, "CitationCount": 86, "EstimatedCitation": 130, "Affiliations": {"stmicroelectronics": 1.0, "ecole polytechnique de montreal": 3.0, "ecole centrale de lyon": 2.0}}], "source": "ES"}, {"DBLP title": "Multidimensional parametric test set optimization of wafer probe data for predicting in field failures and setting tighter test limits.", "DBLP authors": ["Dragoljub Gagi Drmanac", "Nik Sumikawa", "LeRoy Winemberg", "Li-C. Wang", "Magdy S. Abadir"], "year": 2011, "MAG papers": [{"PaperId": 2131302668, "PaperTitle": "multidimensional parametric test set optimization of wafer probe data for predicting in field failures and setting tighter test limits", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california santa barbara": 3.0, "freescale semiconductor": 2.0}}], "source": "ES"}, {"DBLP title": "On design of test structures for lithographic process corner identification.", "DBLP authors": ["Aswin Sreedhar", "Sandip Kundu"], "year": 2011, "MAG papers": [{"PaperId": 2115973567, "PaperTitle": "on design of test structures for lithographic process corner identification", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "An electrical test method for MEMS convective accelerometers: Development and evaluation.", "DBLP authors": ["Ahmed Amine Rekik", "Florence Aza\u00efs", "Norbert Dumas", "Fr\u00e9d\u00e9rick Mailly", "Pascal Nouet"], "year": 2011, "MAG papers": [{"PaperId": 2151698398, "PaperTitle": "an electrical test method for mems convective accelerometers development and evaluation", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"centre national de la recherche scientifique": 5.0}}], "source": "ES"}, {"DBLP title": "Correlating inline data with final test outcomes in analog/RF devices.", "DBLP authors": ["Nathan Kupp", "Mustapha Slamani", "Yiorgos Makris"], "year": 2011, "MAG papers": [{"PaperId": 2100758165, "PaperTitle": "correlating inline data with final test outcomes in analog rf devices", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"yale university": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Systematic design of a programmable low-noise CMOS neural interface for cell activity recording.", "DBLP authors": ["Carolina Mora Lopez", "Silke Musa", "Carmen Bartic", "Robert Puers", "Georges G. E. Gielen", "Wolfgang Eberle"], "year": 2011, "MAG papers": [{"PaperId": 2151006429, "PaperTitle": "systematic design of a programmable low noise cmos neural interface for cell activity recording", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"katholieke universiteit leuven": 6.0}}], "source": "ES"}, {"DBLP title": "A real-time compressed sensing-based personal electrocardiogram monitoring system.", "DBLP authors": ["Karim Kanoun", "Hossein Mamaghanian", "Nadia Khaled", "David Atienza"], "year": 2011, "MAG papers": [{"PaperId": 1965686981, "PaperTitle": "a real time compressed sensing based personal electrocardiogram monitoring system", "Year": 2011, "CitationCount": 55, "EstimatedCitation": 81, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0}}], "source": "ES"}, {"DBLP title": "A distributed and self-calibrating model-predictive controller for energy and thermal management of high-performance multicores.", "DBLP authors": ["Andrea Bartolini", "Matteo Cacciari", "Andrea Tilli", "Luca Benini"], "year": 2011, "MAG papers": [{"PaperId": 2118348944, "PaperTitle": "a distributed and self calibrating model predictive controller for energy and thermal management of high performance multicores", "Year": 2011, "CitationCount": 62, "EstimatedCitation": 90, "Affiliations": {"university of bologna": 4.0}}], "source": "ES"}, {"DBLP title": "An effective multi-source energy harvester for low power applications.", "DBLP authors": ["Davide Carli", "Davide Brunelli", "Luca Benini", "Massimiliano Ruggeri"], "year": 2011, "MAG papers": [{"PaperId": 2128360701, "PaperTitle": "an effective multi source energy harvester for low power applications", "Year": 2011, "CitationCount": 54, "EstimatedCitation": 96, "Affiliations": {"university of bologna": 1.0, "university of ferrara": 1.0, "national research council": 1.0}}], "source": "ES"}, {"DBLP title": "Composing heterogeneous components for system-wide performance analysis.", "DBLP authors": ["Simon Perathoner", "Kai Lampka", "Lothar Thiele"], "year": 2011, "MAG papers": [{"PaperId": 2157214313, "PaperTitle": "composing heterogeneous components for system wide performance analysis", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "Re-engineering cyber-physical control applications for hybrid communication protocols.", "DBLP authors": ["Dip Goswami", "Reinhard Schneider", "Samarjit Chakraborty"], "year": 2011, "MAG papers": [{"PaperId": 2107119196, "PaperTitle": "re engineering cyber physical control applications for hybrid communication protocols", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Precise WCET calculation in highly variant real-time systems.", "DBLP authors": ["Pascal Montag", "Sebastian Altmeyer"], "year": 2011, "MAG papers": [{"PaperId": 2142910937, "PaperTitle": "precise wcet calculation in highly variant real time systems", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"saarland university": 1.0, "daimler ag": 1.0}}], "source": "ES"}, {"DBLP title": "Optimal scheduling of switched FlexRay networks.", "DBLP authors": ["Thijs Schenkelaars", "Bart Vermeulen", "Kees Goossens"], "year": 2011, "MAG papers": [{"PaperId": 2143176045, "PaperTitle": "optimal scheduling of switched flexray networks", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"eindhoven university of technology": 2.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "On the efficacy of NBTI mitigation techniques.", "DBLP authors": ["Tuck-Boon Chan", "John Sartori", "Puneet Gupta", "Rakesh Kumar"], "year": 2011, "MAG papers": [{"PaperId": 2153998895, "PaperTitle": "on the efficacy of nbti mitigation techniques", "Year": 2011, "CitationCount": 62, "EstimatedCitation": 87, "Affiliations": {"university of california los angeles": 2.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Partitioned cache architectures for reduced NBTI-induced aging.", "DBLP authors": ["Andrea Calimera", "Mirko Loghi", "Enrico Macii", "Massimo Poncino"], "year": 2011, "MAG papers": [{"PaperId": 2146787584, "PaperTitle": "partitioned cache architectures for reduced nbti induced aging", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "Adaptive voltage over-scaling for resilient applications.", "DBLP authors": ["Philipp Klaus Krause", "Ilia Polian"], "year": 2011, "MAG papers": [{"PaperId": 2105216798, "PaperTitle": "adaptive voltage over scaling for resilient applications", "Year": 2011, "CitationCount": 54, "EstimatedCitation": 72, "Affiliations": {"university of passau": 1.0, "goethe university frankfurt": 1.0}}], "source": "ES"}, {"DBLP title": "Design of voltage-scalable meta-functions for approximate computing.", "DBLP authors": ["Debabrata Mohapatra", "Vinay K. Chippa", "Anand Raghunathan", "Kaushik Roy"], "year": 2011, "MAG papers": [{"PaperId": 2124616298, "PaperTitle": "design of voltage scalable meta functions for approximate computing", "Year": 2011, "CitationCount": 131, "EstimatedCitation": 204, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "MLP aware heterogeneous memory system.", "DBLP authors": ["S. Phadke", "S. Narayanasamy"], "year": 2011, "MAG papers": [{"PaperId": 2119473230, "PaperTitle": "mlp aware heterogeneous memory system", "Year": 2011, "CitationCount": 85, "EstimatedCitation": 110, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Impact of process variation on endurance algorithms for wear-prone memories.", "DBLP authors": ["Alexandre Peixoto Ferreira", "Santiago Bock", "Bruce R. Childers", "Rami G. Melhem", "Daniel Moss\u00e9"], "year": 2011, "MAG papers": [{"PaperId": 2129972704, "PaperTitle": "impact of process variation on endurance algorithms for wear prone memories", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ibm": 1.0, "university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "Flex memory: Exploiting and managing abundant off-chip optical bandwidth.", "DBLP authors": ["Ying Wang", "Lei Zhang", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 2127386991, "PaperTitle": "flex memory exploiting and managing abundant off chip optical bandwidth", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Scratchpad memory optimizations for digital signal processing applications.", "DBLP authors": ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "year": 2011, "MAG papers": [{"PaperId": 2148662752, "PaperTitle": "scratchpad memory optimizations for digital signal processing applications", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of wisconsin madison": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Robustness analysis of 6T SRAMs in memory retention mode under PVT variations.", "DBLP authors": ["Elena I. Vatajelu", "Joan Figueras"], "year": 2011, "MAG papers": [{"PaperId": 2040089377, "PaperTitle": "robustness analysis of 6t srams in memory retention mode under pvt variations", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"polytechnic university of catalonia": 2.0}}], "source": "ES"}, {"DBLP title": "Stability optimization of embedded 8T SRAMs using Word-Line Voltage modulation.", "DBLP authors": ["Bartomeu Alorda", "Gabriel Torrens", "Sebasti\u00e0 A. Bota", "Jaume Segura"], "year": 2011, "MAG papers": [{"PaperId": 2118244559, "PaperTitle": "stability optimization of embedded 8t srams using word line voltage modulation", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Proactive recovery for BTI in high-k SRAM cells.", "DBLP authors": ["Lin Li", "Youtao Zhang", "Jun Yang"], "year": 2011, "MAG papers": [{"PaperId": 2137421961, "PaperTitle": "proactive recovery for bti in high k sram cells", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "The potential of reconfigurable hardware for HPC cryptanalysis of SHA-1.", "DBLP authors": ["Alessandro Cilardo"], "year": 2011, "MAG papers": [{"PaperId": 2108986349, "PaperTitle": "the potential of reconfigurable hardware for hpc cryptanalysis of sha 1", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of naples federico ii": 1.0}}], "source": "ES"}, {"DBLP title": "Enhancement of simple electro-magnetic attacks by pre-characterization in frequency domain and demodulation techniques.", "DBLP authors": ["Olivier Meynard", "Denis R\u00e9al", "Florent Flament", "Sylvain Guilley", "Naofumi Homma", "Jean-Luc Danger"], "year": 2011, "MAG papers": [{"PaperId": 2134518757, "PaperTitle": "enhancement of simple electro magnetic attacks by pre characterization in frequency domain and demodulation techniques", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"telecom paristech": 4.0, "tohoku university": 1.0}}], "source": "ES"}, {"DBLP title": "LOEDAR: A low cost error detection and recovery scheme for ECC.", "DBLP authors": ["Kun Ma", "Kaijie Wu"], "year": 2011, "MAG papers": [{"PaperId": 2096417573, "PaperTitle": "loedar a low cost error detection and recovery scheme for ecc", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of illinois at chicago": 2.0}}], "source": "ES"}, {"DBLP title": "Low-cost fault detection method for ECC using Montgomery powering ladder.", "DBLP authors": ["Dusko Karaklajic", "Junfeng Fan", "J\u00f6rn-Marc Schmidt", "Ingrid Verbauwhede"], "year": 2011, "MAG papers": [{"PaperId": 2141973478, "PaperTitle": "low cost fault detection method for ecc using montgomery powering ladder", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"katholieke universiteit leuven": 3.0, "graz university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Using contract-based component specifications for virtual integration testing and architecture design.", "DBLP authors": ["Werner Damm", "Hardi Hungar", "Bernhard Josko", "Thomas Peikenkamp", "Ingo Stierand"], "year": 2011, "MAG papers": [{"PaperId": 2140252453, "PaperTitle": "using contract based component specifications for virtual integration testing and architecture design", "Year": 2011, "CitationCount": 80, "EstimatedCitation": 123, "Affiliations": {"offis": 4.0, "university of oldenburg": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient mask optimization method based on homotopy continuation technique.", "DBLP authors": ["Frank Liu", "Xiaokang Shi"], "year": 2011, "MAG papers": [{"PaperId": 2144873182, "PaperTitle": "an efficient mask optimization method based on homotopy continuation technique", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of texas at austin": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Waste-aware dilution and mixing of biochemical samples with digital microfluidic biochips.", "DBLP authors": ["Sudip Roy", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"], "year": 2011, "MAG papers": [{"PaperId": 2098665512, "PaperTitle": "waste aware dilution and mixing of biochemical samples with digital microfluidic biochips", "Year": 2011, "CitationCount": 49, "EstimatedCitation": 60, "Affiliations": {"indian institute of technology kharagpur": 1.0, "duke university": 1.0, "indian statistical institute": 1.0}}], "source": "ES"}, {"DBLP title": "High-temperature (>500\u00b0C) reconfigurable computing using silicon carbide NEMS switches.", "DBLP authors": ["Xinmu Wang", "Seetharam Narasimhan", "Aswin Raghav Krishna", "Francis G. Wolff", "Srihari Rajgopal", "Te-Hao Lee", "Mehran Mehregany", "Swarup Bhunia"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Case study: Alleviating hotspots and improving chip reliability via carbon nanotube thermal interface.", "DBLP authors": ["Wei Zhang", "Jiale Huang", "Shengqi Yang", "Pallav Gupta"], "year": 2011, "MAG papers": [{"PaperId": 2120455343, "PaperTitle": "case study alleviating hotspots and improving chip reliability via carbon nanotube thermal interface", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"shanghai university": 2.0, "intel": 1.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Verifying dynamic aspects of UML models.", "DBLP authors": ["Mathias Soeken", "Robert Wille", "Rolf Drechsler"], "year": 2011, "MAG papers": [{"PaperId": 2178736915, "PaperTitle": "verifying dynamic aspects of uml models", "Year": 2011, "CitationCount": 51, "EstimatedCitation": 78, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Automated construction of fast and accurate system-level models for wireless sensor networks.", "DBLP authors": ["Lan S. Bai", "Robert P. Dick", "Pai H. Chou", "Peter A. Dinda"], "year": 2011, "MAG papers": [{"PaperId": 2152745429, "PaperTitle": "automated construction of fast and accurate system level models for wireless sensor networks", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"northwestern university": 1.0, "university of michigan": 2.0, "university of california irvine": 1.0}}], "source": "ES"}, {"DBLP title": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "DBLP authors": ["Leandro Soares Indrusiak", "Osmar Marchi dos Santos"], "year": 2011, "MAG papers": [{"PaperId": 2171631389, "PaperTitle": "fast and accurate transaction level model of a wormhole network on chip with priority preemptive virtual channel arbitration", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of york": 2.0}}], "source": "ES"}, {"DBLP title": "A high-level analytical model for application specific CMP design exploration.", "DBLP authors": ["Andrew Cassidy", "Kai Yu", "Haolang Zhou", "Andreas G. Andreou"], "year": 2011, "MAG papers": [{"PaperId": 2139315799, "PaperTitle": "a high level analytical model for application specific cmp design exploration", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"johns hopkins university": 3.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Global optimization of integrated transformers for high frequency microwave circuits using a Gaussian process based surrogate model.", "DBLP authors": ["Bo Liu", "Ying He", "Patrick Reynaert", "Georges G. E. Gielen"], "year": 2011, "MAG papers": [{"PaperId": 2121200747, "PaperTitle": "global optimization of integrated transformers for high frequency microwave circuits using a gaussian process based surrogate model", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"katholieke universiteit leuven": 4.0}}], "source": "ES"}, {"DBLP title": "A method for fast jitter tolerance analysis of high-speed PLLs.", "DBLP authors": ["Stefan Erb", "Wolfgang Pribyl"], "year": 2011, "MAG papers": [{"PaperId": 2163049683, "PaperTitle": "a method for fast jitter tolerance analysis of high speed plls", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"graz university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "SAMURAI: An accurate method for modelling and simulating non-stationary Random Telegraph Noise in SRAMs.", "DBLP authors": ["Aadithya V. Karthik", "Alper Demir", "Sriramkumar Venugopalan", "Jaijeet S. Roychowdhury"], "year": 2011, "MAG papers": [{"PaperId": 2158513165, "PaperTitle": "samurai an accurate method for modelling and simulating non stationary random telegraph noise in srams", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of california berkeley": 3.0, "koc university": 1.0}}], "source": "ES"}, {"DBLP title": "A workflow for runtime adaptive task allocation on heterogeneous MPSoCs.", "DBLP authors": ["Jia Huang", "Andreas Raabe", "Christian Buckl", "Alois C. Knoll"], "year": 2011, "MAG papers": [{"PaperId": 2095963177, "PaperTitle": "a workflow for runtime adaptive task allocation on heterogeneous mpsocs", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient scheduling of real-time tasks on cluster-based multicores.", "DBLP authors": ["Fanxin Kong", "Wang Yi", "Qingxu Deng"], "year": 2011, "MAG papers": [{"PaperId": 2152696988, "PaperTitle": "energy efficient scheduling of real time tasks on cluster based multicores", "Year": 2011, "CitationCount": 48, "EstimatedCitation": 74, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "E-RoC: Embedded RAIDs-on-Chip for low power distributed dynamically managed reliable memories.", "DBLP authors": ["Luis Angel D. Bathen", "Nikil D. Dutt"], "year": 2011, "MAG papers": [{"PaperId": 2121745311, "PaperTitle": "e roc embedded raids on chip for low power distributed dynamically managed reliable memories", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Understanding the role of buildings in a smart microgrid.", "DBLP authors": ["Yuvraj Agarwal", "Thomas Weng", "Rajesh K. Gupta"], "year": 2011, "MAG papers": [{"PaperId": 2157527466, "PaperTitle": "understanding the role of buildings in a smart microgrid", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Theoretical modeling of the Itoh-Tsujii Inversion algorithm for enhanced performance on k-LUT based FPGAs.", "DBLP authors": ["Sujoy Sinha Roy", "Chester Rebeiro", "Debdeep Mukhopadhyay"], "year": 2011, "MAG papers": [{"PaperId": 2108882106, "PaperTitle": "theoretical modeling of the itoh tsujii inversion algorithm for enhanced performance on k lut based fpgas", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "SHARC: A streaming model for FPGA accelerators and its application to Saliency.", "DBLP authors": ["Srinidhi Kestur", "Dharav Dantara", "Vijaykrishnan Narayanan"], "year": 2011, "MAG papers": [{"PaperId": 2170681877, "PaperTitle": "sharc a streaming model for fpga accelerators and its application to saliency", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "A reconfigurable, pipelined, conflict directed jumping search SAT solver.", "DBLP authors": ["Mona Safar", "M. Watheq El-Kharashi", "Mohamed Shalan", "Ashraf Salem"], "year": 2011, "MAG papers": [{"PaperId": 2113692904, "PaperTitle": "a reconfigurable pipelined conflict directed jumping search sat solver", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"american university in cairo": 1.0, "ain shams university": 2.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing the cost of redundant execution in safety-critical systems using relaxed dedication.", "DBLP authors": ["Brett H. Meyer", "Nishant J. George", "Benton H. Calhoun", "John Lach", "Kevin Skadron"], "year": 2011, "MAG papers": [{"PaperId": 2146763352, "PaperTitle": "reducing the cost of redundant execution in safety critical systems using relaxed dedication", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of virginia": 5.0}}], "source": "ES"}, {"DBLP title": "Frugal but flexible multicore topologies in support of resource variation-driven adaptivity.", "DBLP authors": ["Chengmo Yang", "Alex Orailoglu"], "year": 2011, "MAG papers": [{"PaperId": 2132874832, "PaperTitle": "frugal but flexible multicore topologies in support of resource variation driven adaptivity", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 1.0, "university of delaware": 1.0}}], "source": "ES"}, {"DBLP title": "Minority-Game-based resource allocation for run-time reconfigurable multi-core processors.", "DBLP authors": ["Muhammad Shafique", "Lars Bauer", "Waheed Ahmed", "J\u00f6rg Henkel"], "year": 2011, "MAG papers": [{"PaperId": 2146894102, "PaperTitle": "minority game based resource allocation for run time reconfigurable multi core processors", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Accelerated simulation of tunable vibration energy harvesting systems using a linearised state-space technique.", "DBLP authors": ["Leran Wang", "Tom J. Kazmierski", "Bashir M. Al-Hashimi", "Alex S. Weddell", "Geoff V. Merrett", "Ivo N. Ayala-Garcia"], "year": 2011, "MAG papers": [{"PaperId": 2119879470, "PaperTitle": "accelerated simulation of tunable vibration energy harvesting systems using a linearised state space technique", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of southampton": 6.0}}], "source": "ES"}, {"DBLP title": "Simulation based tuning of system specification.", "DBLP authors": ["Yaseen Zaidi", "Christoph Grimm", "Jan Haase"], "year": 2011, "MAG papers": [{"PaperId": 2164459140, "PaperTitle": "simulation based tuning of system specification", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"vienna university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "An extension to SystemC-A to support mixed-technology systems with distributed components.", "DBLP authors": ["Chenxu Zhao", "Tom J. Kazmierski"], "year": 2011, "MAG papers": [{"PaperId": 2153663172, "PaperTitle": "an extension to systemc a to support mixed technology systems with distributed components", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "Stochastic circuit reliability analysis.", "DBLP authors": ["Elie Maricau", "Georges G. E. Gielen"], "year": 2011, "MAG papers": [{"PaperId": 2099835127, "PaperTitle": "stochastic circuit reliability analysis", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "As-Robust-As-Possible test generation in the presence of small delay defects using pseudo-Boolean optimization.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Rolf Drechsler"], "year": 2011, "MAG papers": [{"PaperId": 2161054100, "PaperTitle": "as robust as possible test generation in the presence of small delay defects using pseudo boolean optimization", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Built-in generation of functional broadside tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2011, "MAG papers": [{"PaperId": 2066559551, "PaperTitle": "built in generation of functional broadside tests", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "SAT-based fault coverage evaluation in the presence of unknown values.", "DBLP authors": ["Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2011, "MAG papers": [{"PaperId": 2171920205, "PaperTitle": "sat based fault coverage evaluation in the presence of unknown values", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of stuttgart": 2.0}}], "source": "ES"}, {"DBLP title": "When to stop verification?: Statistical trade-off between expected loss and simulation cost.", "DBLP authors": ["Sumit Kumar Jha", "Christopher James Langmead", "Swarup Mohalik", "S. Ramesh"], "year": 2011, "MAG papers": [{"PaperId": 2136951299, "PaperTitle": "when to stop verification statistical trade off between expected loss and simulation cost", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"general motors": 2.0, "university of central florida": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Resynchronization of Cyclo-Static Dataflow graphs.", "DBLP authors": ["Joost P. H. M. Hausmans", "Marco Jan Gerrit Bekooij", "Henk Corporaal"], "year": 2011, "MAG papers": [{"PaperId": 1984255137, "PaperTitle": "resynchronization of cyclo static dataflow graphs", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"eindhoven university of technology": 2.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Pipeline schedule synthesis for real-time streaming tasks with inter/intra-instance precedence constraints.", "DBLP authors": ["Yi-Sheng Chiu", "Chi-Sheng Shih", "Shih-Hao Hung"], "year": 2011, "MAG papers": [{"PaperId": 2141978601, "PaperTitle": "pipeline schedule synthesis for real time streaming tasks with inter intra instance precedence constraints", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-modulated computing.", "DBLP authors": ["Alex Yakovlev"], "year": 2011, "MAG papers": [{"PaperId": 2051934751, "PaperTitle": "energy modulated computing", "Year": 2011, "CitationCount": 40, "EstimatedCitation": 81, "Affiliations": {"newcastle university": 1.0}}], "source": "ES"}, {"DBLP title": "I2CRF: Incremental interconnect customization for embedded reconfigurable fabrics.", "DBLP authors": ["Jonghee W. Yoon", "Jongeun Lee", "Jaewan Jung", "Sanghyun Park", "Yongjoo Kim", "Yunheung Paek", "Doosan Cho"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "MARC II: A parametrized speculative multi-ported memory subsystem for reconfigurable computers.", "DBLP authors": ["Holger Lange", "Thorsten Wink", "Andreas Koch"], "year": 2011, "MAG papers": [{"PaperId": 2095643031, "PaperTitle": "marc ii a parametrized speculative multi ported memory subsystem for reconfigurable computers", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"technische universitat darmstadt": 3.0}}], "source": "ES"}, {"DBLP title": "Targeting code diversity with run-time adjustable issue-slots in a chip multiprocessor.", "DBLP authors": ["Fakhar Anjam", "Muhammad Faisal Nadeem", "Stephan Wong"], "year": 2011, "MAG papers": [{"PaperId": 2153202373, "PaperTitle": "targeting code diversity with run time adjustable issue slots in a chip multiprocessor", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "An efficient algorithm for multi-domain clock skew scheduling.", "DBLP authors": ["Yanling Zhi", "Wai-Shing Luk", "Hai Zhou", "Changhao Yan", "Hengliang Zhu", "Xuan Zeng"], "year": 2011, "MAG papers": [{"PaperId": 1981792495, "PaperTitle": "an efficient algorithm for multi domain clock skew scheduling", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"fudan university": 6.0}}], "source": "ES"}, {"DBLP title": "A delay-insensitive bus-invert code and hardware support for robust asynchronous global communication.", "DBLP authors": ["Melinda Y. Agyekum", "Steven M. Nowick"], "year": 2011, "MAG papers": [{"PaperId": 2162348875, "PaperTitle": "a delay insensitive bus invert code and hardware support for robust asynchronous global communication", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"columbia university": 2.0}}], "source": "ES"}, {"DBLP title": "Redressing timing issues for speed-independent circuits in deep submicron age.", "DBLP authors": ["Yu Li", "Terrence S. T. Mak", "Alex Yakovlev"], "year": 2011, "MAG papers": [{"PaperId": 2166754476, "PaperTitle": "redressing timing issues for speed independent circuits in deep submicron age", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"newcastle university": 3.0}}], "source": "ES"}, {"DBLP title": "Realistic performance-constrained pipelining in high-level synthesis.", "DBLP authors": ["Alex Kondratyev", "Luciano Lavagno", "Mike Meyer", "Yosinori Watanabe"], "year": 2011, "MAG papers": [{"PaperId": 2118578839, "PaperTitle": "realistic performance constrained pipelining in high level synthesis", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"cadence design systems": 4.0}}], "source": "ES"}, {"DBLP title": "Optimisation of mutually exclusive arithmetic sum-of-products.", "DBLP authors": ["Theo Drane", "George A. Constantinides"], "year": 2011, "MAG papers": [{"PaperId": 2157346315, "PaperTitle": "optimisation of mutually exclusive arithmetic sum of products", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"imperial college london": 1.0, "university of hertfordshire": 1.0}}], "source": "ES"}, {"DBLP title": "Intermediate representations for controllers in chip generators.", "DBLP authors": ["Kyle Kelley", "Megan Wachs", "Andrew Danowitz", "P. Stevenson", "Stephen Richardson", "Mark Horowitz"], "year": 2011, "MAG papers": [{"PaperId": 2163622439, "PaperTitle": "intermediate representations for controllers in chip generators", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"stanford university": 6.0}}], "source": "ES"}, {"DBLP title": "Power optimization in heterogenous datapaths.", "DBLP authors": ["Alberto A. Del Barrio", "Seda Ogrenci Memik", "Mar\u00eda C. Molina", "Jos\u00e9 M. Mend\u00edas", "Rom\u00e1n Hermida"], "year": 2011, "MAG papers": [{"PaperId": 2164609528, "PaperTitle": "power optimization in heterogenous datapaths", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"complutense university of madrid": 4.0, "northwestern university": 1.0}}], "source": "ES"}, {"DBLP title": "Abstract state machines as an intermediate representation for high-level synthesis.", "DBLP authors": ["Rohit Sinha", "Hiren D. Patel"], "year": 2011, "MAG papers": [{"PaperId": 2117703006, "PaperTitle": "abstract state machines as an intermediate representation for high level synthesis", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of waterloo": 2.0}}], "source": "ES"}, {"DBLP title": "Design automation for IEEE P1687.", "DBLP authors": ["Farrokh Ghani Zadegan", "Urban Ingelsson", "Gunnar Carlsson", "Erik Larsson"], "year": 2011, "MAG papers": [{"PaperId": 2143586611, "PaperTitle": "design automation for ieee p1687", "Year": 2011, "CitationCount": 46, "EstimatedCitation": 60, "Affiliations": {"linkoping university": 3.0, "ericsson": 1.0}}], "source": "ES"}, {"DBLP title": "On testing prebond dies with incomplete clock networks in a 3D IC using DLLs.", "DBLP authors": ["Michael Buttrick", "Sandip Kundu"], "year": 2011, "MAG papers": [{"PaperId": 2126405773, "PaperTitle": "on testing prebond dies with incomplete clock networks in a 3d ic using dlls", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Hyper-graph based partitioning to reduce DFT cost for pre-bond 3D-IC testing.", "DBLP authors": ["Amit Kumar", "Sudhakar M. Reddy", "Irith Pomeranz", "Bernd Becker"], "year": 2011, "MAG papers": [{"PaperId": 2018400787, "PaperTitle": "hyper graph based partitioning to reduce dft cost for pre bond 3d ic testing", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of iowa": 2.0, "purdue university": 1.0, "university of freiburg": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive test optimization through real time learning of test effectiveness.", "DBLP authors": ["Baris Arslan", "Alex Orailoglu"], "year": 2011, "MAG papers": [{"PaperId": 1997151065, "PaperTitle": "adaptive test optimization through real time learning of test effectiveness", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "A high-performance parallel implementation of the Chambolle algorithm.", "DBLP authors": ["Abdulkadir Akin", "Ivan Beretta", "A. A. Nacci", "Vincenzo Rana", "Marco D. Santambrogio", "David Atienza"], "year": 2011, "MAG papers": [{"PaperId": 2172020115, "PaperTitle": "a high performance parallel implementation of the chambolle algorithm", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"polytechnic university of milan": 2.0, "ecole polytechnique federale de lausanne": 4.0}}], "source": "ES"}, {"DBLP title": "Depth-directed hardware object detection.", "DBLP authors": ["Christos Kyrkou", "Christos Ttofis", "Theocharis Theocharides"], "year": 2011, "MAG papers": [{"PaperId": 2129097904, "PaperTitle": "depth directed hardware object detection", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of cyprus": 3.0}}], "source": "ES"}, {"DBLP title": "Multi-level pipelined parallel hardware architecture for high throughput motion and disparity estimation in Multiview Video Coding.", "DBLP authors": ["Bruno Zatt", "Muhammad Shafique", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2011, "MAG papers": [{"PaperId": 2151403961, "PaperTitle": "multi level pipelined parallel hardware architecture for high throughput motion and disparity estimation in multiview video coding", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"karlsruhe institute of technology": 3.0, "universidade federal do rio grande do sul": 1.0}}], "source": "ES"}, {"DBLP title": "An integrated platform for advanced diagnostics.", "DBLP authors": ["Giovanni De Micheli", "Sara S. Ghoreishizadeh", "Cristina Boero", "F. Valgimigli", "Sandro Carrara"], "year": 2011, "MAG papers": [{"PaperId": 2104302203, "PaperTitle": "an integrated platform for advanced diagnostics", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0}}], "source": "ES"}, {"DBLP title": "X-SENSE: Sensing in extreme environments.", "DBLP authors": ["Jan Beutel", "Bernhard Buchli", "Federico Ferrari", "Matthias Keller", "Marco Zimmerling", "Lothar Thiele"], "year": 2011, "MAG papers": [{"PaperId": 2102430527, "PaperTitle": "x sense sensing in extreme environments", "Year": 2011, "CitationCount": 45, "EstimatedCitation": 65, "Affiliations": {"eth zurich": 5.0}}], "source": "ES"}, {"DBLP title": "Towards thermally-aware design of 3D MPSoCs with inter-tier cooling.", "DBLP authors": ["Mohamed M. Sabry", "Arvind Sridhar", "David Atienza", "Yuksel Temiz", "Yusuf Leblebici", "S. Szczukiewicz", "Navid Borhani", "John Richard Thome", "Thomas Brunschwiler", "Bruno Michel"], "year": 2011, "MAG papers": [{"PaperId": 2095657014, "PaperTitle": "towards thermally aware design of 3d mpsocs with inter tier cooling", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ecole polytechnique federale de lausanne": 8.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Analog circuit reliability in sub-32 nanometer CMOS: Analysis and mitigation.", "DBLP authors": ["Georges G. E. Gielen", "Elie Maricau", "Pieter De Wit"], "year": 2011, "MAG papers": [{"PaperId": 2133831885, "PaperTitle": "analog circuit reliability in sub 32 nanometer cmos analysis and mitigation", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 53, "Affiliations": {"katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Statistical aspects of NBTI/PBTI and impact on SRAM yield.", "DBLP authors": ["Asen Asenov", "Andrew R. Brown", "Binjie Cheng"], "year": 2011, "MAG papers": [{"PaperId": 2135629107, "PaperTitle": "statistical aspects of nbti pbti and impact on sram yield", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of glasgow": 3.0}}], "source": "ES"}, {"DBLP title": "Mathematical approach based on a \"Design of Experiment\" to simulate process variations.", "DBLP authors": ["Eric Remond", "Eric Nercessian", "Christophe Bernicot", "Rayan Mina"], "year": 2011, "MAG papers": [{"PaperId": 2129705310, "PaperTitle": "mathematical approach based on a design of experiment to simulate process variations", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"stmicroelectronics": 4.0}}], "source": "ES"}, {"DBLP title": "System-assisted analog mixed-signal design.", "DBLP authors": ["Naresh R. Shanbhag", "Andrew C. Singer"], "year": 2011, "MAG papers": [{"PaperId": 2113755879, "PaperTitle": "system assisted analog mixed signal design", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Start-up for Spartan-6 FPGAs using Dynamic Partial Reconfiguration.", "DBLP authors": ["Joachim Meyer", "Juanjo Noguera", "Michael H\u00fcbner", "Lars Braun", "Oliver Sander", "R. M. Gil", "Rodney Stewart", "J\u00fcrgen Becker"], "year": 2011, "MAG papers": [{"PaperId": 2114494919, "PaperTitle": "fast start up for spartan 6 fpgas using dynamic partial reconfiguration", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"xilinx": 2.0, "university of alcala": 1.0, "karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Loop distribution for K-loops on Reconfigurable Architectures.", "DBLP authors": ["Ozana Silvia Dragomir", "Koen Bertels"], "year": 2011, "MAG papers": [{"PaperId": 2155731617, "PaperTitle": "loop distribution for k loops on reconfigurable architectures", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "mRTS: Run-time system for reconfigurable processors with multi-grained instruction-set extensions.", "DBLP authors": ["Waheed Ahmed", "Muhammad Shafique", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2011, "MAG papers": [{"PaperId": 2112255157, "PaperTitle": "mrts run time system for reconfigurable processors with multi grained instruction set extensions", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Reliability-driven don't care assignment for logic synthesis.", "DBLP authors": ["Andrew Zukoski", "Mihir R. Choudhury", "Kartik Mohanram"], "year": 2011, "MAG papers": [{"PaperId": 2102849483, "PaperTitle": "reliability driven don t care assignment for logic synthesis", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"rice university": 3.0}}], "source": "ES"}, {"DBLP title": "A new circuit simplification method for error tolerant applications.", "DBLP authors": ["Doochul Shin", "Sandeep K. Gupta"], "year": 2011, "MAG papers": [{"PaperId": 2153848924, "PaperTitle": "a new circuit simplification method for error tolerant applications", "Year": 2011, "CitationCount": 58, "EstimatedCitation": 89, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Aging-aware timing analysis and optimization considering path sensitization.", "DBLP authors": ["Kai-Chiang Wu", "Diana Marculescu"], "year": 2011, "MAG papers": [{"PaperId": 2166089199, "PaperTitle": "aging aware timing analysis and optimization considering path sensitization", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient parameter variation sampling for architecture simulations.", "DBLP authors": ["Feng Lu", "Russ Joseph", "Goce Trajcevski", "Song Liu"], "year": 2011, "MAG papers": [{"PaperId": 2163119624, "PaperTitle": "efficient parameter variation sampling for architecture simulations", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"northwestern university": 4.0}}], "source": "ES"}, {"DBLP title": "Temporal parallel simulation: A fast gate-level HDL simulation using higher level models.", "DBLP authors": ["Dusung Kim", "Maciej J. Ciesielski", "Kyuho Shim", "Seiyang Yang"], "year": 2011, "MAG papers": [{"PaperId": 2163722168, "PaperTitle": "temporal parallel simulation a fast gate level hdl simulation using higher level models", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"pusan national university": 2.0, "university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "A unified methodology for pre-silicon verification and post-silicon validation.", "DBLP authors": ["Allon Adir", "Shady Copty", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Avi Ziv", "Charles Meissner", "John Schumann"], "year": 2011, "MAG papers": [{"PaperId": 2147524308, "PaperTitle": "a unified methodology for pre silicon verification and post silicon validation", "Year": 2011, "CitationCount": 44, "EstimatedCitation": 74, "Affiliations": {"ibm": 8.0}}], "source": "ES"}, {"DBLP title": "Efficient validation input generation in RTL by hybridized source code analysis.", "DBLP authors": ["Lingyi Liu", "Shobha Vasudevan"], "year": 2011, "MAG papers": [{"PaperId": 2111979321, "PaperTitle": "efficient validation input generation in rtl by hybridized source code analysis", "Year": 2011, "CitationCount": 53, "EstimatedCitation": 72, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient and scalable STA tool with direct path estimation and exhaustive sensitization vector exploration for optimal delay computation.", "DBLP authors": ["Salvador Barcelo", "Xavier Gili", "Sebasti\u00e0 A. Bota", "Jaume Segura"], "year": 2011, "MAG papers": [{"PaperId": 2171407599, "PaperTitle": "an efficient and scalable sta tool with direct path estimation and exhaustive sensitization vector exploration for optimal delay computation", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A confidence-driven model for error-resilient computing.", "DBLP authors": ["Chia-Hsiang Chen", "Yejoong Kim", "Zhengya Zhang", "David T. Blaauw", "Dennis Sylvester", "Helia Naeimi", "Sumeet Sandhu"], "year": 2011, "MAG papers": [{"PaperId": 2135174628, "PaperTitle": "a confidence driven model for error resilient computing", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"intel": 2.0, "university of michigan": 5.0}}], "source": "ES"}, {"DBLP title": "Eliminating speed penalty in ECC protected memories.", "DBLP authors": ["Michael Nicolaidis", "Thierry Bonnoit", "Nacer-Eddine Zergainoh"], "year": 2011, "MAG papers": [{"PaperId": 2098867093, "PaperTitle": "eliminating speed penalty in ecc protected memories", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"centre national de la recherche scientifique": 3.0}}], "source": "ES"}, {"DBLP title": "Error correcting code analysis for cache memory high reliability and performance.", "DBLP authors": ["Daniele Rossi", "N. Timoncini", "M. Spica", "Cecilia Metra"], "year": 2011, "MAG papers": [{"PaperId": 2163405479, "PaperTitle": "error correcting code analysis for cache memory high reliability and performance", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 51, "Affiliations": {"cypress semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Error prediction based on concurrent self-test and reduced slack time.", "DBLP authors": ["Valentin Gherman", "J. Massas", "Samuel Evain", "St\u00e9phane Chevobbe", "Yannick Bonhomme"], "year": 2011, "MAG papers": [{"PaperId": 2126310216, "PaperTitle": "error prediction based on concurrent self test and reduced slack time", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Physically unclonable functions for embeded security based on lithographic variation.", "DBLP authors": ["Aswin Sreedhar", "Sandip Kundu"], "year": 2011, "MAG papers": [{"PaperId": 2144973015, "PaperTitle": "physically unclonable functions for embeded security based on lithographic variation", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "RON: An on-chip ring oscillator network for hardware Trojan detection.", "DBLP authors": ["Xuehui Zhang", "Mohammad Tehranipoor"], "year": 2011, "MAG papers": [{"PaperId": 2113436456, "PaperTitle": "ron an on chip ring oscillator network for hardware trojan detection", "Year": 2011, "CitationCount": 100, "EstimatedCitation": 130, "Affiliations": {"university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "Arithmetic logic units with high error detection rates to counteract fault attacks.", "DBLP authors": ["Marcel Medwed", "Stefan Mangard"], "year": 2011, "MAG papers": [{"PaperId": 2142017081, "PaperTitle": "arithmetic logic units with high error detection rates to counteract fault attacks", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"infineon technologies": 1.0, "universite catholique de louvain": 1.0}}], "source": "ES"}, {"DBLP title": "Data-oriented performance analysis of SHA-3 candidates on FPGA accelerated computers.", "DBLP authors": ["Zhimin Chen", "Xu Guo", "Ambuj Sinha", "Patrick Schaumont"], "year": 2011, "MAG papers": [{"PaperId": 2161791794, "PaperTitle": "data oriented performance analysis of sha 3 candidates on fpga accelerated computers", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"virginia tech": 4.0}}], "source": "ES"}, {"DBLP title": "Sustainability through massively integrated computing: Are we ready to break the energy efficiency wall for single-chip platforms?", "DBLP authors": ["Partha Pratim Pande", "Fabien Clermidy", "Diego Puschini", "Imen Mansouri", "Paul Bogdan", "Radu Marculescu", "Amlan Ganguly"], "year": 2011, "MAG papers": [{"PaperId": 2159518056, "PaperTitle": "sustainability through massively integrated computing are we ready to break the energy efficiency wall for single chip platforms", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"carnegie mellon university": 2.0, "rochester institute of technology": 1.0, "washington state university": 1.0}}], "source": "ES"}, {"DBLP title": "Automated constraint-driven topology synthesis for analog circuits.", "DBLP authors": ["Oliver Mitea", "Markus Meissner", "Lars Hedrich", "P. Jores"], "year": 2011, "MAG papers": [{"PaperId": 2137033438, "PaperTitle": "automated constraint driven topology synthesis for analog circuits", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"goethe university frankfurt": 3.0, "bosch": 1.0}}], "source": "ES"}, {"DBLP title": "A new method for automated generation of compensation networks - The EDA Designer Finger.", "DBLP authors": ["Ralf Sommer", "Dominik Krausse", "Eckhard Hennig", "Eric Schaefer", "C. Sporrer"], "year": 2011, "MAG papers": [{"PaperId": 2142272480, "PaperTitle": "a new method for automated generation of compensation networks the eda designer finger", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"infineon technologies": 1.0}}], "source": "ES"}, {"DBLP title": "Generator based approach for analog circuit and layout design and optimization.", "DBLP authors": ["Achim Graupner", "Roland Jancke", "Reimund Wittmann"], "year": 2011, "MAG papers": [{"PaperId": 2102933388, "PaperTitle": "generator based approach for analog circuit and layout design and optimization", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"fraunhofer society": 1.0}}], "source": "ES"}]