
Sentry_uarm_2020_new_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000982c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a8  080099e0  080099e0  000199e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c88  08009c88  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08009c88  08009c88  00019c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c90  08009c90  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c90  08009c90  00019c90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009c94  08009c94  00019c94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009c98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004384  20000078  08009d10  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200043fc  08009d10  000243fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000203f0  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004528  00000000  00000000  00040498  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015a8  00000000  00000000  000449c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013a0  00000000  00000000  00045f68  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027f8b  00000000  00000000  00047308  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000141b9  00000000  00000000  0006f293  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e3428  00000000  00000000  0008344c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00166874  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000629c  00000000  00000000  001668f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080099c4 	.word	0x080099c4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	080099c4 	.word	0x080099c4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b972 	b.w	8000eb4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	4688      	mov	r8, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14b      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4615      	mov	r5, r2
 8000bfa:	d967      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0720 	rsb	r7, r2, #32
 8000c06:	fa01 f302 	lsl.w	r3, r1, r2
 8000c0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c0e:	4095      	lsls	r5, r2
 8000c10:	ea47 0803 	orr.w	r8, r7, r3
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c20:	fa1f fc85 	uxth.w	ip, r5
 8000c24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18eb      	adds	r3, r5, r3
 8000c36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c3a:	f080 811b 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8118 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c44:	3f02      	subs	r7, #2
 8000c46:	442b      	add	r3, r5
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5c:	45a4      	cmp	ip, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	192c      	adds	r4, r5, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8107 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c6a:	45a4      	cmp	ip, r4
 8000c6c:	f240 8104 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c70:	3802      	subs	r0, #2
 8000c72:	442c      	add	r4, r5
 8000c74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c78:	eba4 040c 	sub.w	r4, r4, ip
 8000c7c:	2700      	movs	r7, #0
 8000c7e:	b11e      	cbz	r6, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c6 4300 	strd	r4, r3, [r6]
 8000c88:	4639      	mov	r1, r7
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0xbe>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80eb 	beq.w	8000e6e <__udivmoddi4+0x286>
 8000c98:	2700      	movs	r7, #0
 8000c9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c9e:	4638      	mov	r0, r7
 8000ca0:	4639      	mov	r1, r7
 8000ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca6:	fab3 f783 	clz	r7, r3
 8000caa:	2f00      	cmp	r7, #0
 8000cac:	d147      	bne.n	8000d3e <__udivmoddi4+0x156>
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d302      	bcc.n	8000cb8 <__udivmoddi4+0xd0>
 8000cb2:	4282      	cmp	r2, r0
 8000cb4:	f200 80fa 	bhi.w	8000eac <__udivmoddi4+0x2c4>
 8000cb8:	1a84      	subs	r4, r0, r2
 8000cba:	eb61 0303 	sbc.w	r3, r1, r3
 8000cbe:	2001      	movs	r0, #1
 8000cc0:	4698      	mov	r8, r3
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	d0e0      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000cc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cca:	e7dd      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000ccc:	b902      	cbnz	r2, 8000cd0 <__udivmoddi4+0xe8>
 8000cce:	deff      	udf	#255	; 0xff
 8000cd0:	fab2 f282 	clz	r2, r2
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f040 808f 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cda:	1b49      	subs	r1, r1, r5
 8000cdc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ce0:	fa1f f885 	uxth.w	r8, r5
 8000ce4:	2701      	movs	r7, #1
 8000ce6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cf0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cf4:	fb08 f10c 	mul.w	r1, r8, ip
 8000cf8:	4299      	cmp	r1, r3
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfc:	18eb      	adds	r3, r5, r3
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4299      	cmp	r1, r3
 8000d06:	f200 80cd 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1a59      	subs	r1, r3, r1
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x14c>
 8000d24:	192c      	adds	r4, r5, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x14a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80b6 	bhi.w	8000e9e <__udivmoddi4+0x2b6>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e79f      	b.n	8000c7e <__udivmoddi4+0x96>
 8000d3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d42:	40bb      	lsls	r3, r7
 8000d44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d5c:	4325      	orrs	r5, r4
 8000d5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d62:	0c2c      	lsrs	r4, r5, #16
 8000d64:	fb08 3319 	mls	r3, r8, r9, r3
 8000d68:	fa1f fa8e 	uxth.w	sl, lr
 8000d6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d70:	fb09 f40a 	mul.w	r4, r9, sl
 8000d74:	429c      	cmp	r4, r3
 8000d76:	fa02 f207 	lsl.w	r2, r2, r7
 8000d7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1e 0303 	adds.w	r3, lr, r3
 8000d84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d88:	f080 8087 	bcs.w	8000e9a <__udivmoddi4+0x2b2>
 8000d8c:	429c      	cmp	r4, r3
 8000d8e:	f240 8084 	bls.w	8000e9a <__udivmoddi4+0x2b2>
 8000d92:	f1a9 0902 	sub.w	r9, r9, #2
 8000d96:	4473      	add	r3, lr
 8000d98:	1b1b      	subs	r3, r3, r4
 8000d9a:	b2ad      	uxth	r5, r5
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000da8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dac:	45a2      	cmp	sl, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1e 0404 	adds.w	r4, lr, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	d26b      	bcs.n	8000e92 <__udivmoddi4+0x2aa>
 8000dba:	45a2      	cmp	sl, r4
 8000dbc:	d969      	bls.n	8000e92 <__udivmoddi4+0x2aa>
 8000dbe:	3802      	subs	r0, #2
 8000dc0:	4474      	add	r4, lr
 8000dc2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dc6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dca:	eba4 040a 	sub.w	r4, r4, sl
 8000dce:	454c      	cmp	r4, r9
 8000dd0:	46c2      	mov	sl, r8
 8000dd2:	464b      	mov	r3, r9
 8000dd4:	d354      	bcc.n	8000e80 <__udivmoddi4+0x298>
 8000dd6:	d051      	beq.n	8000e7c <__udivmoddi4+0x294>
 8000dd8:	2e00      	cmp	r6, #0
 8000dda:	d069      	beq.n	8000eb0 <__udivmoddi4+0x2c8>
 8000ddc:	ebb1 050a 	subs.w	r5, r1, sl
 8000de0:	eb64 0403 	sbc.w	r4, r4, r3
 8000de4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000de8:	40fd      	lsrs	r5, r7
 8000dea:	40fc      	lsrs	r4, r7
 8000dec:	ea4c 0505 	orr.w	r5, ip, r5
 8000df0:	e9c6 5400 	strd	r5, r4, [r6]
 8000df4:	2700      	movs	r7, #0
 8000df6:	e747      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000df8:	f1c2 0320 	rsb	r3, r2, #32
 8000dfc:	fa20 f703 	lsr.w	r7, r0, r3
 8000e00:	4095      	lsls	r5, r2
 8000e02:	fa01 f002 	lsl.w	r0, r1, r2
 8000e06:	fa21 f303 	lsr.w	r3, r1, r3
 8000e0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e0e:	4338      	orrs	r0, r7
 8000e10:	0c01      	lsrs	r1, r0, #16
 8000e12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e16:	fa1f f885 	uxth.w	r8, r5
 8000e1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e22:	fb07 f308 	mul.w	r3, r7, r8
 8000e26:	428b      	cmp	r3, r1
 8000e28:	fa04 f402 	lsl.w	r4, r4, r2
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x256>
 8000e2e:	1869      	adds	r1, r5, r1
 8000e30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e34:	d22f      	bcs.n	8000e96 <__udivmoddi4+0x2ae>
 8000e36:	428b      	cmp	r3, r1
 8000e38:	d92d      	bls.n	8000e96 <__udivmoddi4+0x2ae>
 8000e3a:	3f02      	subs	r7, #2
 8000e3c:	4429      	add	r1, r5
 8000e3e:	1acb      	subs	r3, r1, r3
 8000e40:	b281      	uxth	r1, r0
 8000e42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e4e:	fb00 f308 	mul.w	r3, r0, r8
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x27e>
 8000e56:	1869      	adds	r1, r5, r1
 8000e58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e5c:	d217      	bcs.n	8000e8e <__udivmoddi4+0x2a6>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d915      	bls.n	8000e8e <__udivmoddi4+0x2a6>
 8000e62:	3802      	subs	r0, #2
 8000e64:	4429      	add	r1, r5
 8000e66:	1ac9      	subs	r1, r1, r3
 8000e68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e6c:	e73b      	b.n	8000ce6 <__udivmoddi4+0xfe>
 8000e6e:	4637      	mov	r7, r6
 8000e70:	4630      	mov	r0, r6
 8000e72:	e709      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e74:	4607      	mov	r7, r0
 8000e76:	e6e7      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e78:	4618      	mov	r0, r3
 8000e7a:	e6fb      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e7c:	4541      	cmp	r1, r8
 8000e7e:	d2ab      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e84:	eb69 020e 	sbc.w	r2, r9, lr
 8000e88:	3801      	subs	r0, #1
 8000e8a:	4613      	mov	r3, r2
 8000e8c:	e7a4      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e8e:	4660      	mov	r0, ip
 8000e90:	e7e9      	b.n	8000e66 <__udivmoddi4+0x27e>
 8000e92:	4618      	mov	r0, r3
 8000e94:	e795      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e96:	4667      	mov	r7, ip
 8000e98:	e7d1      	b.n	8000e3e <__udivmoddi4+0x256>
 8000e9a:	4681      	mov	r9, r0
 8000e9c:	e77c      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	442c      	add	r4, r5
 8000ea2:	e747      	b.n	8000d34 <__udivmoddi4+0x14c>
 8000ea4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea8:	442b      	add	r3, r5
 8000eaa:	e72f      	b.n	8000d0c <__udivmoddi4+0x124>
 8000eac:	4638      	mov	r0, r7
 8000eae:	e708      	b.n	8000cc2 <__udivmoddi4+0xda>
 8000eb0:	4637      	mov	r7, r6
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0xa0>

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <Chassis_Task_Func>:
* @brief Function implementing the Chassis_Task thread.
* @param argument: Not used
* @retval None
*/
void Chassis_Task_Func(void const * argument)
{
 8000eb8:	b590      	push	{r4, r7, lr}
 8000eba:	b089      	sub	sp, #36	; 0x24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN Chassis_Task_Func */
	buzzer_play_mario(400);
 8000ec0:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000ec4:	f000 fea4 	bl	8001c10 <buzzer_play_mario>


  int32_t direction = CLOCKWISE; // direction of motor
 8000ec8:	2301      	movs	r3, #1
 8000eca:	61fb      	str	r3, [r7, #28]
  double vel = 1000; //Velocity of motor
 8000ecc:	f04f 0300 	mov.w	r3, #0
 8000ed0:	4c05      	ldr	r4, [pc, #20]	; (8000ee8 <Chassis_Task_Func+0x30>)
 8000ed2:	e9c7 3404 	strd	r3, r4, [r7, #16]
  uint32_t cycles_s=5; //Time period is 1 seconds per cycle, 5=5 cycles=5s, the timer is controlled by TIM13
 8000ed6:	2305      	movs	r3, #5
 8000ed8:	60fb      	str	r3, [r7, #12]
  for(;;)
  {

	 // Forever loop
	  motor_move_period(cycles_s, vel, direction);
 8000eda:	69f9      	ldr	r1, [r7, #28]
 8000edc:	ed97 0b04 	vldr	d0, [r7, #16]
 8000ee0:	68f8      	ldr	r0, [r7, #12]
 8000ee2:	f000 f803 	bl	8000eec <motor_move_period>
 8000ee6:	e7f8      	b.n	8000eda <Chassis_Task_Func+0x22>
 8000ee8:	408f4000 	.word	0x408f4000

08000eec <motor_move_period>:
 * 		initial_direction: initial direction for motors
 *
 * @ Return: Null
 * @ Author: Haoran, Adan
 */
void motor_move_period(uint32_t cycles, double vel, int32_t initial_direction){
 8000eec:	b5b0      	push	{r4, r5, r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	ed87 0b00 	vstr	d0, [r7]
 8000ef8:	60b9      	str	r1, [r7, #8]
	int32_t direction;

	//If first loop
	if (first_loop){
 8000efa:	4b27      	ldr	r3, [pc, #156]	; (8000f98 <motor_move_period+0xac>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <motor_move_period+0x1a>
		direction = initial_direction;
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	617b      	str	r3, [r7, #20]
	else{

	}
	//TIMEBASE = (APBxTIMCLK / (Prescaler + 1)) / (Period + 1) (Hertz)
	//currently set 1 Hz, if want 0.1s, set Prescaler of TIM13 to 839 (10 Hz)
	if(direction == CLOCKWISE){
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d115      	bne.n	8000f38 <motor_move_period+0x4c>
		HAL_GPIO_WritePin(LD_A_GPIO_Port,LD_A_Pin,GPIO_PIN_RESET);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f12:	4822      	ldr	r0, [pc, #136]	; (8000f9c <motor_move_period+0xb0>)
 8000f14:	f003 f978 	bl	8004208 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD_B_GPIO_Port,LD_B_Pin,GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2180      	movs	r1, #128	; 0x80
 8000f1c:	481f      	ldr	r0, [pc, #124]	; (8000f9c <motor_move_period+0xb0>)
 8000f1e:	f003 f973 	bl	8004208 <HAL_GPIO_WritePin>
		// Clockwise Direction
		// give time counter here
		if (period_counter >= cycles) {
 8000f22:	4b1f      	ldr	r3, [pc, #124]	; (8000fa0 <motor_move_period+0xb4>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	68fa      	ldr	r2, [r7, #12]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	d805      	bhi.n	8000f38 <motor_move_period+0x4c>
			period_counter = 0;
 8000f2c:	4b1c      	ldr	r3, [pc, #112]	; (8000fa0 <motor_move_period+0xb4>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
			direction = COUNTER_CLOCKWISE;
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295
 8000f36:	617b      	str	r3, [r7, #20]
		}
	}
	if(direction == COUNTER_CLOCKWISE){
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f3e:	d109      	bne.n	8000f54 <motor_move_period+0x68>
		// Counter Clockwise Direction
		if (period_counter >= cycles){
 8000f40:	4b17      	ldr	r3, [pc, #92]	; (8000fa0 <motor_move_period+0xb4>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	68fa      	ldr	r2, [r7, #12]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d804      	bhi.n	8000f54 <motor_move_period+0x68>
			period_counter = 0;
 8000f4a:	4b15      	ldr	r3, [pc, #84]	; (8000fa0 <motor_move_period+0xb4>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
			direction = CLOCKWISE;
 8000f50:	2301      	movs	r3, #1
 8000f52:	617b      	str	r3, [r7, #20]
		}
	}
	//Calculate velocity via direction * speed
	vel = direction*vel;
 8000f54:	6978      	ldr	r0, [r7, #20]
 8000f56:	f7ff faed 	bl	8000534 <__aeabi_i2d>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f62:	f7ff fb51 	bl	8000608 <__aeabi_dmul>
 8000f66:	4602      	mov	r2, r0
 8000f68:	460b      	mov	r3, r1
 8000f6a:	e9c7 2300 	strd	r2, r3, [r7]

	//Send velocity to motor
	//and function should be written to control the RPM rather than just setting raw value
	Motor_set_raw_value(&motor_data[0], vel);
 8000f6e:	ed97 0b00 	vldr	d0, [r7]
 8000f72:	480c      	ldr	r0, [pc, #48]	; (8000fa4 <motor_move_period+0xb8>)
 8000f74:	f000 fd8a 	bl	8001a8c <Motor_set_raw_value>
	Motor_set_raw_value(&motor_data[1], -vel);
 8000f78:	683c      	ldr	r4, [r7, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8000f80:	ec45 4b10 	vmov	d0, r4, r5
 8000f84:	4808      	ldr	r0, [pc, #32]	; (8000fa8 <motor_move_period+0xbc>)
 8000f86:	f000 fd81 	bl	8001a8c <Motor_set_raw_value>
	osDelay(1);
 8000f8a:	2001      	movs	r0, #1
 8000f8c:	f005 fb4d 	bl	800662a <osDelay>
}
 8000f90:	bf00      	nop
 8000f92:	3718      	adds	r7, #24
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bdb0      	pop	{r4, r5, r7, pc}
 8000f98:	2000418c 	.word	0x2000418c
 8000f9c:	40021800 	.word	0x40021800
 8000fa0:	200002e8 	.word	0x200002e8
 8000fa4:	20004084 	.word	0x20004084
 8000fa8:	200040a0 	.word	0x200040a0
 8000fac:	00000000 	.word	0x00000000

08000fb0 <Gimbal_Task_Function>:
int16_t current_angle;
//Velocity, from -30000 to 30000
int16_t velocity;

void Gimbal_Task_Function(void const * argument)
{
 8000fb0:	b590      	push	{r4, r7, lr}
 8000fb2:	ed2d 8b02 	vpush	{d8}
 8000fb6:	b091      	sub	sp, #68	; 0x44
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN Gimbal_Task_Function */
  double vmax=30000;
 8000fbc:	a490      	add	r4, pc, #576	; (adr r4, 8001200 <Gimbal_Task_Function+0x250>)
 8000fbe:	e9d4 3400 	ldrd	r3, r4, [r4]
 8000fc2:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
  double max_angle=4096;
 8000fc6:	f04f 0300 	mov.w	r3, #0
 8000fca:	4c83      	ldr	r4, [pc, #524]	; (80011d8 <Gimbal_Task_Function+0x228>)
 8000fcc:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
  int16_t init_complete=-3000; //For the first init_complete*osDelay [ms], initialize gimbal state
 8000fd0:	f24f 4348 	movw	r3, #62536	; 0xf448
 8000fd4:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t pitch_change_counter=0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	87fb      	strh	r3, [r7, #62]	; 0x3e

  int16_t patrol_dir=1;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	87bb      	strh	r3, [r7, #60]	; 0x3c

  //Init comm pack
  comm_pack.yaw_data = 0;
 8000fde:	4b7f      	ldr	r3, [pc, #508]	; (80011dc <Gimbal_Task_Function+0x22c>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
  comm_pack.pitch_data = 0;
 8000fe4:	4b7d      	ldr	r3, [pc, #500]	; (80011dc <Gimbal_Task_Function+0x22c>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	605a      	str	r2, [r3, #4]
  comm_pack.dist_data = 0;
 8000fea:	4b7c      	ldr	r3, [pc, #496]	; (80011dc <Gimbal_Task_Function+0x22c>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	609a      	str	r2, [r3, #8]
  comm_pack.fire_cmd = 0;
 8000ff0:	4b7a      	ldr	r3, [pc, #488]	; (80011dc <Gimbal_Task_Function+0x22c>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	611a      	str	r2, [r3, #16]
  comm_pack.target_num = 0;
 8000ff6:	4b79      	ldr	r3, [pc, #484]	; (80011dc <Gimbal_Task_Function+0x22c>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	60da      	str	r2, [r3, #12]
  /* Infinite loop */
	//buzzer_play_chromatic(100);
	//buzzer_play_mario(200);
	//int16_t message=7500;

	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000ffc:	2102      	movs	r1, #2
 8000ffe:	4878      	ldr	r0, [pc, #480]	; (80011e0 <Gimbal_Task_Function+0x230>)
 8001000:	f002 fc05 	bl	800380e <HAL_CAN_ActivateNotification>

	//HAL_UART_Receive_IT(&husart6, pdata, (PACKLEN+1));
	printf("Gimbal App is on! \r\n");
 8001004:	4877      	ldr	r0, [pc, #476]	; (80011e4 <Gimbal_Task_Function+0x234>)
 8001006:	f006 fd69 	bl	8007adc <puts>
	velocity=3000;
 800100a:	4b77      	ldr	r3, [pc, #476]	; (80011e8 <Gimbal_Task_Function+0x238>)
 800100c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001010:	801a      	strh	r2, [r3, #0]
	abs_pitch=0;
 8001012:	4a76      	ldr	r2, [pc, #472]	; (80011ec <Gimbal_Task_Function+0x23c>)
 8001014:	f04f 0300 	mov.w	r3, #0
 8001018:	f04f 0400 	mov.w	r4, #0
 800101c:	e9c2 3400 	strd	r3, r4, [r2]
	abs_yaw=0;
 8001020:	4a73      	ldr	r2, [pc, #460]	; (80011f0 <Gimbal_Task_Function+0x240>)
 8001022:	f04f 0300 	mov.w	r3, #0
 8001026:	f04f 0400 	mov.w	r4, #0
 800102a:	e9c2 3400 	strd	r3, r4, [r2]
/*
	uint16_t counter=0;*/

	//End of variables that doesn't work

  for (int i=0;i<3000;++i){
 800102e:	2300      	movs	r3, #0
 8001030:	63bb      	str	r3, [r7, #56]	; 0x38
 8001032:	e02d      	b.n	8001090 <Gimbal_Task_Function+0xe0>
			Motor_pid_set_angle(&motor_data[4], INIT_YAW, vmax/max_angle,0,0);
 8001034:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001038:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800103c:	f7ff fc0e 	bl	800085c <__aeabi_ddiv>
 8001040:	4603      	mov	r3, r0
 8001042:	460c      	mov	r4, r1
 8001044:	4618      	mov	r0, r3
 8001046:	4621      	mov	r1, r4
 8001048:	f7ff fd8e 	bl	8000b68 <__aeabi_d2iz>
 800104c:	4601      	mov	r1, r0
 800104e:	2300      	movs	r3, #0
 8001050:	2200      	movs	r2, #0
 8001052:	ed9f 0b5b 	vldr	d0, [pc, #364]	; 80011c0 <Gimbal_Task_Function+0x210>
 8001056:	4867      	ldr	r0, [pc, #412]	; (80011f4 <Gimbal_Task_Function+0x244>)
 8001058:	f000 fc16 	bl	8001888 <Motor_pid_set_angle>
			Motor_pid_set_angle(&motor_data[5], INIT_PITCH, vmax/max_angle,0,0);
 800105c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001060:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001064:	f7ff fbfa 	bl	800085c <__aeabi_ddiv>
 8001068:	4603      	mov	r3, r0
 800106a:	460c      	mov	r4, r1
 800106c:	4618      	mov	r0, r3
 800106e:	4621      	mov	r1, r4
 8001070:	f7ff fd7a 	bl	8000b68 <__aeabi_d2iz>
 8001074:	4601      	mov	r1, r0
 8001076:	2300      	movs	r3, #0
 8001078:	2200      	movs	r2, #0
 800107a:	ed9f 0b51 	vldr	d0, [pc, #324]	; 80011c0 <Gimbal_Task_Function+0x210>
 800107e:	485e      	ldr	r0, [pc, #376]	; (80011f8 <Gimbal_Task_Function+0x248>)
 8001080:	f000 fc02 	bl	8001888 <Motor_pid_set_angle>
			osDelay(1);
 8001084:	2001      	movs	r0, #1
 8001086:	f005 fad0 	bl	800662a <osDelay>
  for (int i=0;i<3000;++i){
 800108a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800108c:	3301      	adds	r3, #1
 800108e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001092:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001096:	4293      	cmp	r3, r2
 8001098:	ddcc      	ble.n	8001034 <Gimbal_Task_Function+0x84>
	  	   * 		since we do not know the freq of pack coming, doing this ensures every pack can be set to motor,
	  	   * 		rather than directly entering next uart interrupt.
	  	   *
	  	   * 		SweepAndPatrol may be put in for loop here, as the target num varible will be the quit signal of sweep mode.
	  	   */
	  	  if(comm_pack.target_num == 0){
 800109a:	4b50      	ldr	r3, [pc, #320]	; (80011dc <Gimbal_Task_Function+0x22c>)
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d150      	bne.n	8001144 <Gimbal_Task_Function+0x194>
	  		  pitch_change_counter++;
 80010a2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80010a4:	3301      	adds	r3, #1
 80010a6:	87fb      	strh	r3, [r7, #62]	; 0x3e
	  		  if (pitch_change_counter>MAX_PITCH_CHANGE_TIME*1000){
 80010a8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80010aa:	f242 7210 	movw	r2, #10000	; 0x2710
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d905      	bls.n	80010be <Gimbal_Task_Function+0x10e>
	  			  patrol_dir=patrol_dir*-1;
 80010b2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80010b4:	425b      	negs	r3, r3
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	87bb      	strh	r3, [r7, #60]	; 0x3c
	  			  pitch_change_counter=0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	87fb      	strh	r3, [r7, #62]	; 0x3e
	  		  }

	  		  if (patrol_dir==-1){
 80010be:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 80010c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c6:	d11e      	bne.n	8001106 <Gimbal_Task_Function+0x156>
	  			  Motor_pid_set_angle(&motor_data[5],FRONT_ANGLE,vmax/max_angle,0,0);
 80010c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80010cc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80010d0:	f7ff fbc4 	bl	800085c <__aeabi_ddiv>
 80010d4:	4603      	mov	r3, r0
 80010d6:	460c      	mov	r4, r1
 80010d8:	4618      	mov	r0, r3
 80010da:	4621      	mov	r1, r4
 80010dc:	f7ff fd44 	bl	8000b68 <__aeabi_d2iz>
 80010e0:	4601      	mov	r1, r0
 80010e2:	2300      	movs	r3, #0
 80010e4:	2200      	movs	r2, #0
 80010e6:	ed9f 0b38 	vldr	d0, [pc, #224]	; 80011c8 <Gimbal_Task_Function+0x218>
 80010ea:	4843      	ldr	r0, [pc, #268]	; (80011f8 <Gimbal_Task_Function+0x248>)
 80010ec:	f000 fbcc 	bl	8001888 <Motor_pid_set_angle>
	  			  HAL_GPIO_WritePin(GPIOG, LD_C_Pin, RESET);
 80010f0:	2200      	movs	r2, #0
 80010f2:	2140      	movs	r1, #64	; 0x40
 80010f4:	4841      	ldr	r0, [pc, #260]	; (80011fc <Gimbal_Task_Function+0x24c>)
 80010f6:	f003 f887 	bl	8004208 <HAL_GPIO_WritePin>
	  			  HAL_GPIO_WritePin(GPIOG, LD_D_Pin, SET);
 80010fa:	2201      	movs	r2, #1
 80010fc:	2120      	movs	r1, #32
 80010fe:	483f      	ldr	r0, [pc, #252]	; (80011fc <Gimbal_Task_Function+0x24c>)
 8001100:	f003 f882 	bl	8004208 <HAL_GPIO_WritePin>
 8001104:	e056      	b.n	80011b4 <Gimbal_Task_Function+0x204>
	  		  }
	  		  else{
	  			  Motor_pid_set_angle(&motor_data[5],BACK_ANGLE,vmax/max_angle,0,0);
 8001106:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800110a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800110e:	f7ff fba5 	bl	800085c <__aeabi_ddiv>
 8001112:	4603      	mov	r3, r0
 8001114:	460c      	mov	r4, r1
 8001116:	4618      	mov	r0, r3
 8001118:	4621      	mov	r1, r4
 800111a:	f7ff fd25 	bl	8000b68 <__aeabi_d2iz>
 800111e:	4601      	mov	r1, r0
 8001120:	2300      	movs	r3, #0
 8001122:	2200      	movs	r2, #0
 8001124:	ed9f 0b2a 	vldr	d0, [pc, #168]	; 80011d0 <Gimbal_Task_Function+0x220>
 8001128:	4833      	ldr	r0, [pc, #204]	; (80011f8 <Gimbal_Task_Function+0x248>)
 800112a:	f000 fbad 	bl	8001888 <Motor_pid_set_angle>
	  			  HAL_GPIO_WritePin(GPIOG, LD_D_Pin, RESET);
 800112e:	2200      	movs	r2, #0
 8001130:	2120      	movs	r1, #32
 8001132:	4832      	ldr	r0, [pc, #200]	; (80011fc <Gimbal_Task_Function+0x24c>)
 8001134:	f003 f868 	bl	8004208 <HAL_GPIO_WritePin>
	  			  HAL_GPIO_WritePin(GPIOG, LD_C_Pin, SET);
 8001138:	2201      	movs	r2, #1
 800113a:	2140      	movs	r1, #64	; 0x40
 800113c:	482f      	ldr	r0, [pc, #188]	; (80011fc <Gimbal_Task_Function+0x24c>)
 800113e:	f003 f863 	bl	8004208 <HAL_GPIO_WritePin>
 8001142:	e037      	b.n	80011b4 <Gimbal_Task_Function+0x204>
	  		  // Activate Sweep&Patrol mode
	  		  //SweepAndPatrol();

	  	  }
	  	  else{
	  		 pitch_change_counter=0; //If there is a target, restart pitch counter
 8001144:	2300      	movs	r3, #0
 8001146:	87fb      	strh	r3, [r7, #62]	; 0x3e
	//	  	  strcpy(temp_pdata, pdata);
	//		  comm_pack=parse_all(temp_pdata);
	//		  HAL_UART_Transmit(&husart6, (char*)pdata, (PACKLEN+1),50);
	//		  HAL_UART_Transmit(&husart6, (char*)temp, 17,50);

			  if (comm_pack.pack_cond==PACKCOR){
 8001148:	4b24      	ldr	r3, [pc, #144]	; (80011dc <Gimbal_Task_Function+0x22c>)
 800114a:	695b      	ldr	r3, [r3, #20]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d131      	bne.n	80011b4 <Gimbal_Task_Function+0x204>
				  //buzzer_play_c1(500);
				  //printf("InsideTask -> Yaw: %d;\t Pitch: %d; \t%s\r\n", (int16_t)angle_preprocess(&motor_data[4], comm_pack.yaw_data), (int16_t)angle_preprocess(&motor_data[5], comm_pack.pitch_data), pdata);
				  // Guess the following function should be called only if the pack is correct?
				  Motor_pid_set_angle(&motor_data[4], abs_yaw, vmax/max_angle,0,0);
 8001150:	4b27      	ldr	r3, [pc, #156]	; (80011f0 <Gimbal_Task_Function+0x240>)
 8001152:	ed93 8b00 	vldr	d8, [r3]
 8001156:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800115a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800115e:	f7ff fb7d 	bl	800085c <__aeabi_ddiv>
 8001162:	4603      	mov	r3, r0
 8001164:	460c      	mov	r4, r1
 8001166:	4618      	mov	r0, r3
 8001168:	4621      	mov	r1, r4
 800116a:	f7ff fcfd 	bl	8000b68 <__aeabi_d2iz>
 800116e:	4601      	mov	r1, r0
 8001170:	2300      	movs	r3, #0
 8001172:	2200      	movs	r2, #0
 8001174:	eeb0 0a48 	vmov.f32	s0, s16
 8001178:	eef0 0a68 	vmov.f32	s1, s17
 800117c:	481d      	ldr	r0, [pc, #116]	; (80011f4 <Gimbal_Task_Function+0x244>)
 800117e:	f000 fb83 	bl	8001888 <Motor_pid_set_angle>
				  Motor_pid_set_angle(&motor_data[5], abs_pitch, vmax/max_angle,0,0);
 8001182:	4b1a      	ldr	r3, [pc, #104]	; (80011ec <Gimbal_Task_Function+0x23c>)
 8001184:	ed93 8b00 	vldr	d8, [r3]
 8001188:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800118c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001190:	f7ff fb64 	bl	800085c <__aeabi_ddiv>
 8001194:	4603      	mov	r3, r0
 8001196:	460c      	mov	r4, r1
 8001198:	4618      	mov	r0, r3
 800119a:	4621      	mov	r1, r4
 800119c:	f7ff fce4 	bl	8000b68 <__aeabi_d2iz>
 80011a0:	4601      	mov	r1, r0
 80011a2:	2300      	movs	r3, #0
 80011a4:	2200      	movs	r2, #0
 80011a6:	eeb0 0a48 	vmov.f32	s0, s16
 80011aa:	eef0 0a68 	vmov.f32	s1, s17
 80011ae:	4812      	ldr	r0, [pc, #72]	; (80011f8 <Gimbal_Task_Function+0x248>)
 80011b0:	f000 fb6a 	bl	8001888 <Motor_pid_set_angle>
			  //Motor_set_raw_value(&motor_data[4],-3000);
			  //osDelay(1);
	  	  }
		  //Motor_pid_set_angle(&motor_data[4], abs_yaw, vmax/max_angle,0,0);
		  //Motor_pid_set_angle(&motor_data[5], abs_pitch, vmax/max_angle,0,0);
		  osDelay(1);
 80011b4:	2001      	movs	r0, #1
 80011b6:	f005 fa38 	bl	800662a <osDelay>
	  	  if(comm_pack.target_num == 0){
 80011ba:	e76e      	b.n	800109a <Gimbal_Task_Function+0xea>
 80011bc:	f3af 8000 	nop.w
	...
 80011cc:	40540000 	.word	0x40540000
 80011d0:	00000000 	.word	0x00000000
 80011d4:	40718000 	.word	0x40718000
 80011d8:	40b00000 	.word	0x40b00000
 80011dc:	20004254 	.word	0x20004254
 80011e0:	20004190 	.word	0x20004190
 80011e4:	080099e0 	.word	0x080099e0
 80011e8:	20004242 	.word	0x20004242
 80011ec:	20004238 	.word	0x20004238
 80011f0:	20004248 	.word	0x20004248
 80011f4:	200040f4 	.word	0x200040f4
 80011f8:	20004110 	.word	0x20004110
 80011fc:	40021800 	.word	0x40021800
 8001200:	00000000 	.word	0x00000000
 8001204:	40dd4c00 	.word	0x40dd4c00

08001208 <HAL_UART_RxCpltCallback>:
  }

  /* USER CODE END Gimbal_Task_Function */
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001208:	b5b0      	push	{r4, r5, r7, lr}
 800120a:	b088      	sub	sp, #32
 800120c:	af00      	add	r7, sp, #0
 800120e:	61f8      	str	r0, [r7, #28]
	 // When enter this callback function, the variable pdata has been filled with the received data.
	 // Thus parse it directly.
	  //HAL_UART_Transmit(&husart6, 'Inter',5,0xFFFF);
	  HAL_GPIO_TogglePin(GPIOG, LD_H_Pin);
 8001210:	2102      	movs	r1, #2
 8001212:	481b      	ldr	r0, [pc, #108]	; (8001280 <HAL_UART_RxCpltCallback+0x78>)
 8001214:	f003 f811 	bl	800423a <HAL_GPIO_TogglePin>
	  comm_pack=parse_all(pdata);
 8001218:	4c1a      	ldr	r4, [pc, #104]	; (8001284 <HAL_UART_RxCpltCallback+0x7c>)
 800121a:	463b      	mov	r3, r7
 800121c:	491a      	ldr	r1, [pc, #104]	; (8001288 <HAL_UART_RxCpltCallback+0x80>)
 800121e:	4618      	mov	r0, r3
 8001220:	f000 f8e2 	bl	80013e8 <parse_all>
 8001224:	4625      	mov	r5, r4
 8001226:	463c      	mov	r4, r7
 8001228:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800122a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800122c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001230:	e885 0003 	stmia.w	r5, {r0, r1}
	  abs_yaw=angle_preprocess(&motor_data[4], comm_pack.yaw_data);
 8001234:	4b13      	ldr	r3, [pc, #76]	; (8001284 <HAL_UART_RxCpltCallback+0x7c>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	b21b      	sxth	r3, r3
 800123a:	4619      	mov	r1, r3
 800123c:	4813      	ldr	r0, [pc, #76]	; (800128c <HAL_UART_RxCpltCallback+0x84>)
 800123e:	f000 f82f 	bl	80012a0 <angle_preprocess>
 8001242:	eeb0 7a40 	vmov.f32	s14, s0
 8001246:	eef0 7a60 	vmov.f32	s15, s1
 800124a:	4b11      	ldr	r3, [pc, #68]	; (8001290 <HAL_UART_RxCpltCallback+0x88>)
 800124c:	ed83 7b00 	vstr	d7, [r3]
	  abs_pitch=angle_preprocess(&motor_data[5], comm_pack.pitch_data);
 8001250:	4b0c      	ldr	r3, [pc, #48]	; (8001284 <HAL_UART_RxCpltCallback+0x7c>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	b21b      	sxth	r3, r3
 8001256:	4619      	mov	r1, r3
 8001258:	480e      	ldr	r0, [pc, #56]	; (8001294 <HAL_UART_RxCpltCallback+0x8c>)
 800125a:	f000 f821 	bl	80012a0 <angle_preprocess>
 800125e:	eeb0 7a40 	vmov.f32	s14, s0
 8001262:	eef0 7a60 	vmov.f32	s15, s1
 8001266:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <HAL_UART_RxCpltCallback+0x90>)
 8001268:	ed83 7b00 	vstr	d7, [r3]
	  //
//	  printf("%s \r\n", pdata);
//	  if(comm_pack.pack_cond == PACKCOR)
//		  printf("Yaw: %d;\t Pitch: %d; \t%s\r\n", (int16_t)angle_preprocess(&motor_data[4], comm_pack.yaw_data), (int16_t)angle_preprocess(&motor_data[5], comm_pack.pitch_data), pdata);
//	  // Enable the uart interrupt again
	  HAL_UART_Receive_IT(&husart6, (char*)pdata, (PACKLEN));
 800126c:	2210      	movs	r2, #16
 800126e:	4906      	ldr	r1, [pc, #24]	; (8001288 <HAL_UART_RxCpltCallback+0x80>)
 8001270:	480a      	ldr	r0, [pc, #40]	; (800129c <HAL_UART_RxCpltCallback+0x94>)
 8001272:	f004 fb1d 	bl	80058b0 <HAL_UART_Receive_IT>
}
 8001276:	bf00      	nop
 8001278:	3720      	adds	r7, #32
 800127a:	46bd      	mov	sp, r7
 800127c:	bdb0      	pop	{r4, r5, r7, pc}
 800127e:	bf00      	nop
 8001280:	40021800 	.word	0x40021800
 8001284:	20004254 	.word	0x20004254
 8001288:	2000426c 	.word	0x2000426c
 800128c:	200040f4 	.word	0x200040f4
 8001290:	20004248 	.word	0x20004248
 8001294:	20004110 	.word	0x20004110
 8001298:	20004238 	.word	0x20004238
 800129c:	20004374 	.word	0x20004374

080012a0 <angle_preprocess>:


double angle_preprocess(Motor* motor, int16_t recieved_angle){
 80012a0:	b590      	push	{r4, r7, lr}
 80012a2:	b08d      	sub	sp, #52	; 0x34
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	460b      	mov	r3, r1
 80012aa:	807b      	strh	r3, [r7, #2]
	Motor temp_motor_buffer;
	int16_t rx_angle;
	int16_t input_angle;
	int16_t target_angle;
	input_angle=round(recieved_angle*8192/360);
 80012ac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80012b0:	035b      	lsls	r3, r3, #13
 80012b2:	4a22      	ldr	r2, [pc, #136]	; (800133c <angle_preprocess+0x9c>)
 80012b4:	fb82 1203 	smull	r1, r2, r2, r3
 80012b8:	441a      	add	r2, r3
 80012ba:	1212      	asrs	r2, r2, #8
 80012bc:	17db      	asrs	r3, r3, #31
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff f937 	bl	8000534 <__aeabi_i2d>
 80012c6:	4603      	mov	r3, r0
 80012c8:	460c      	mov	r4, r1
 80012ca:	4618      	mov	r0, r3
 80012cc:	4621      	mov	r1, r4
 80012ce:	f7ff fc4b 	bl	8000b68 <__aeabi_d2iz>
 80012d2:	4603      	mov	r3, r0
 80012d4:	85fb      	strh	r3, [r7, #46]	; 0x2e

	get_Motor_buffer(motor, &temp_motor_buffer);
 80012d6:	f107 030c 	add.w	r3, r7, #12
 80012da:	4619      	mov	r1, r3
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f000 fa85 	bl	80017ec <get_Motor_buffer>
	rx_angle=temp_motor_buffer.motor_feedback.rx_angle;
 80012e2:	8bbb      	ldrh	r3, [r7, #28]
 80012e4:	85bb      	strh	r3, [r7, #44]	; 0x2c

	target_angle=input_angle + rx_angle;
 80012e6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80012e8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80012ea:	4413      	add	r3, r2
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	857b      	strh	r3, [r7, #42]	; 0x2a
	target_angle=(8192+target_angle) % 8192;
 80012f0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80012f4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80012f8:	425a      	negs	r2, r3
 80012fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80012fe:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001302:	bf58      	it	pl
 8001304:	4253      	negpl	r3, r2
 8001306:	857b      	strh	r3, [r7, #42]	; 0x2a

	return (double)(target_angle*360/8192);
 8001308:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800130c:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8001310:	fb02 f303 	mul.w	r3, r2, r3
 8001314:	2b00      	cmp	r3, #0
 8001316:	da02      	bge.n	800131e <angle_preprocess+0x7e>
 8001318:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 800131c:	331f      	adds	r3, #31
 800131e:	135b      	asrs	r3, r3, #13
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff f907 	bl	8000534 <__aeabi_i2d>
 8001326:	4603      	mov	r3, r0
 8001328:	460c      	mov	r4, r1
 800132a:	ec44 3b17 	vmov	d7, r3, r4
}
 800132e:	eeb0 0a47 	vmov.f32	s0, s14
 8001332:	eef0 0a67 	vmov.f32	s1, s15
 8001336:	3734      	adds	r7, #52	; 0x34
 8001338:	46bd      	mov	sp, r7
 800133a:	bd90      	pop	{r4, r7, pc}
 800133c:	b60b60b7 	.word	0xb60b60b7

08001340 <parse_pack_indv>:
 * 			     pos: The position of the last byte of the currently extracted data, e.g. yaw.
 * 			     lens: the length of current data, e.g. yaw.
 * @ Return:
 * @ Author: Haoran Qi, Created on: Jan, 2022
 */
int32_t parse_pack_indv(char* pack, int pos, int lens){
 8001340:	b5b0      	push	{r4, r5, r7, lr}
 8001342:	b08a      	sub	sp, #40	; 0x28
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
	char pdata_temp[PACKLEN]; //pack content size + '\0'
	    int32_t data = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	627b      	str	r3, [r7, #36]	; 0x24
	    memcpy(pdata_temp, pack, PACKLEN);
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	f107 0410 	add.w	r4, r7, #16
 8001356:	6818      	ldr	r0, [r3, #0]
 8001358:	6859      	ldr	r1, [r3, #4]
 800135a:	689a      	ldr	r2, [r3, #8]
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	c40f      	stmia	r4!, {r0, r1, r2, r3}

	    if (pdata_temp[0] == 0x41){ //check received correct pack head frame， modify here to 0xAA in real world test
 8001360:	7c3b      	ldrb	r3, [r7, #16]
 8001362:	2b41      	cmp	r3, #65	; 0x41
 8001364:	d134      	bne.n	80013d0 <parse_pack_indv+0x90>
			for(int i=0; i<lens; i++){
 8001366:	2300      	movs	r3, #0
 8001368:	623b      	str	r3, [r7, #32]
 800136a:	e02c      	b.n	80013c6 <parse_pack_indv+0x86>
	            data += (int32_t)((pdata_temp[pos-i-1] - '0')*pow(10,i)); // decoding, referring to the vision code.
 800136c:	68ba      	ldr	r2, [r7, #8]
 800136e:	6a3b      	ldr	r3, [r7, #32]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	3b01      	subs	r3, #1
 8001374:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001378:	4413      	add	r3, r2
 800137a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800137e:	3b30      	subs	r3, #48	; 0x30
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff f8d7 	bl	8000534 <__aeabi_i2d>
 8001386:	4604      	mov	r4, r0
 8001388:	460d      	mov	r5, r1
 800138a:	6a38      	ldr	r0, [r7, #32]
 800138c:	f7ff f8d2 	bl	8000534 <__aeabi_i2d>
 8001390:	4602      	mov	r2, r0
 8001392:	460b      	mov	r3, r1
 8001394:	ec43 2b11 	vmov	d1, r2, r3
 8001398:	ed9f 0b11 	vldr	d0, [pc, #68]	; 80013e0 <parse_pack_indv+0xa0>
 800139c:	f007 fabc 	bl	8008918 <pow>
 80013a0:	ec53 2b10 	vmov	r2, r3, d0
 80013a4:	4620      	mov	r0, r4
 80013a6:	4629      	mov	r1, r5
 80013a8:	f7ff f92e 	bl	8000608 <__aeabi_dmul>
 80013ac:	4603      	mov	r3, r0
 80013ae:	460c      	mov	r4, r1
 80013b0:	4618      	mov	r0, r3
 80013b2:	4621      	mov	r1, r4
 80013b4:	f7ff fbd8 	bl	8000b68 <__aeabi_d2iz>
 80013b8:	4602      	mov	r2, r0
 80013ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013bc:	4413      	add	r3, r2
 80013be:	627b      	str	r3, [r7, #36]	; 0x24
			for(int i=0; i<lens; i++){
 80013c0:	6a3b      	ldr	r3, [r7, #32]
 80013c2:	3301      	adds	r3, #1
 80013c4:	623b      	str	r3, [r7, #32]
 80013c6:	6a3a      	ldr	r2, [r7, #32]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	429a      	cmp	r2, r3
 80013cc:	dbce      	blt.n	800136c <parse_pack_indv+0x2c>
 80013ce:	e002      	b.n	80013d6 <parse_pack_indv+0x96>
			}
	    }
		else{
			data = -1;
 80013d0:	f04f 33ff 	mov.w	r3, #4294967295
 80013d4:	627b      	str	r3, [r7, #36]	; 0x24
		}
	    return data;
 80013d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3728      	adds	r7, #40	; 0x28
 80013dc:	46bd      	mov	sp, r7
 80013de:	bdb0      	pop	{r4, r5, r7, pc}
 80013e0:	00000000 	.word	0x00000000
 80013e4:	40240000 	.word	0x40240000

080013e8 <parse_all>:
 *
 * @ Return: Parsed pack
 * @ Author: Wenyuan, Wei Created on: May, 2022
 */
comm_rx_info parse_all(char* pack)
{
 80013e8:	b5b0      	push	{r4, r5, r7, lr}
 80013ea:	b08a      	sub	sp, #40	; 0x28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
	comm_rx_info Sentry_Pack;
	Sentry_Pack.yaw_data = 0;
 80013f2:	2300      	movs	r3, #0
 80013f4:	60fb      	str	r3, [r7, #12]
	Sentry_Pack.pitch_data = 0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	613b      	str	r3, [r7, #16]
	Sentry_Pack.dist_data = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]
	Sentry_Pack.fire_cmd = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	61fb      	str	r3, [r7, #28]
	Sentry_Pack.target_num = 0;
 8001402:	2300      	movs	r3, #0
 8001404:	61bb      	str	r3, [r7, #24]
	Sentry_Pack.pack_cond=PACKERR;
 8001406:	2301      	movs	r3, #1
 8001408:	623b      	str	r3, [r7, #32]
	//unsigned char data;
	//int power;

//	if (strlen(pack) == PACKLEN)
//	{
		if (pack[0] == 0x41) //start with 'A'
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b41      	cmp	r3, #65	; 0x41
 8001410:	d15a      	bne.n	80014c8 <parse_all+0xe0>
		{
			for (int i = 2; i< PACKLEN-1; i++)
 8001412:	2302      	movs	r3, #2
 8001414:	627b      	str	r3, [r7, #36]	; 0x24
 8001416:	e019      	b.n	800144c <parse_all+0x64>
			{
				if(pack[i]>='0' && pack[i] <= '9') // make sure each number is 0~9
 8001418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800141a:	683a      	ldr	r2, [r7, #0]
 800141c:	4413      	add	r3, r2
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b2f      	cmp	r3, #47	; 0x2f
 8001422:	d90b      	bls.n	800143c <parse_all+0x54>
 8001424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001426:	683a      	ldr	r2, [r7, #0]
 8001428:	4413      	add	r3, r2
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	2b39      	cmp	r3, #57	; 0x39
 800142e:	d805      	bhi.n	800143c <parse_all+0x54>
				{
					Sentry_Pack.pack_cond = PACKCOR;
 8001430:	2300      	movs	r3, #0
 8001432:	623b      	str	r3, [r7, #32]
			for (int i = 2; i< PACKLEN-1; i++)
 8001434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001436:	3301      	adds	r3, #1
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
 800143a:	e007      	b.n	800144c <parse_all+0x64>
				}
				else
				{
					Sentry_Pack.pack_cond = PACKERR;
 800143c:	2301      	movs	r3, #1
 800143e:	623b      	str	r3, [r7, #32]
					HAL_GPIO_WritePin(GPIOG, LD_D_Pin, RESET);
 8001440:	2200      	movs	r2, #0
 8001442:	2120      	movs	r1, #32
 8001444:	482b      	ldr	r0, [pc, #172]	; (80014f4 <parse_all+0x10c>)
 8001446:	f002 fedf 	bl	8004208 <HAL_GPIO_WritePin>
					break;
 800144a:	e002      	b.n	8001452 <parse_all+0x6a>
			for (int i = 2; i< PACKLEN-1; i++)
 800144c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800144e:	2b0e      	cmp	r3, #14
 8001450:	dde2      	ble.n	8001418 <parse_all+0x30>
				}
			}

			if(pack[PACKLEN-1]=='0' || pack[PACKLEN-1] == '1') {// fire command is '0' or '1'
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	330f      	adds	r3, #15
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b30      	cmp	r3, #48	; 0x30
 800145a:	d004      	beq.n	8001466 <parse_all+0x7e>
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	330f      	adds	r3, #15
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b31      	cmp	r3, #49	; 0x31
 8001464:	d102      	bne.n	800146c <parse_all+0x84>
				Sentry_Pack.pack_cond = PACKCOR;
 8001466:	2300      	movs	r3, #0
 8001468:	623b      	str	r3, [r7, #32]
 800146a:	e006      	b.n	800147a <parse_all+0x92>
			}
			else
			{
				Sentry_Pack.pack_cond = PACKERR;
 800146c:	2301      	movs	r3, #1
 800146e:	623b      	str	r3, [r7, #32]
				HAL_GPIO_WritePin(GPIOG, LD_E_Pin, RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	2110      	movs	r1, #16
 8001474:	481f      	ldr	r0, [pc, #124]	; (80014f4 <parse_all+0x10c>)
 8001476:	f002 fec7 	bl	8004208 <HAL_GPIO_WritePin>
			}
			//only when the format is correct, parse the packet
			if(Sentry_Pack.pack_cond == PACKCOR)
 800147a:	6a3b      	ldr	r3, [r7, #32]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d12a      	bne.n	80014d6 <parse_all+0xee>
			{
				Sentry_Pack.yaw_data=parse_pack_indv(pack,YAW_POS, DATALEN);
 8001480:	2204      	movs	r2, #4
 8001482:	2106      	movs	r1, #6
 8001484:	6838      	ldr	r0, [r7, #0]
 8001486:	f7ff ff5b 	bl	8001340 <parse_pack_indv>
 800148a:	4603      	mov	r3, r0
 800148c:	60fb      	str	r3, [r7, #12]
				Sentry_Pack.pitch_data=parse_pack_indv(pack,PITCH_POS,DATALEN);
 800148e:	2204      	movs	r2, #4
 8001490:	210a      	movs	r1, #10
 8001492:	6838      	ldr	r0, [r7, #0]
 8001494:	f7ff ff54 	bl	8001340 <parse_pack_indv>
 8001498:	4603      	mov	r3, r0
 800149a:	613b      	str	r3, [r7, #16]
				Sentry_Pack.dist_data=parse_pack_indv(pack,DIST_POS,DATALEN);
 800149c:	2204      	movs	r2, #4
 800149e:	210e      	movs	r1, #14
 80014a0:	6838      	ldr	r0, [r7, #0]
 80014a2:	f7ff ff4d 	bl	8001340 <parse_pack_indv>
 80014a6:	4603      	mov	r3, r0
 80014a8:	617b      	str	r3, [r7, #20]
				Sentry_Pack.target_num=parse_pack_indv(pack,TARGET_POS,STATELEN);
 80014aa:	2201      	movs	r2, #1
 80014ac:	210f      	movs	r1, #15
 80014ae:	6838      	ldr	r0, [r7, #0]
 80014b0:	f7ff ff46 	bl	8001340 <parse_pack_indv>
 80014b4:	4603      	mov	r3, r0
 80014b6:	61bb      	str	r3, [r7, #24]
				Sentry_Pack.fire_cmd=parse_pack_indv(pack,FCMD_POS,STATELEN);
 80014b8:	2201      	movs	r2, #1
 80014ba:	2110      	movs	r1, #16
 80014bc:	6838      	ldr	r0, [r7, #0]
 80014be:	f7ff ff3f 	bl	8001340 <parse_pack_indv>
 80014c2:	4603      	mov	r3, r0
 80014c4:	61fb      	str	r3, [r7, #28]
 80014c6:	e006      	b.n	80014d6 <parse_all+0xee>
			}
		}
		else
		{
			Sentry_Pack.pack_cond = PACKERR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	623b      	str	r3, [r7, #32]
			HAL_GPIO_WritePin(GPIOG, LD_F_Pin, RESET);
 80014cc:	2200      	movs	r2, #0
 80014ce:	2108      	movs	r1, #8
 80014d0:	4808      	ldr	r0, [pc, #32]	; (80014f4 <parse_all+0x10c>)
 80014d2:	f002 fe99 	bl	8004208 <HAL_GPIO_WritePin>
//	else
//	{
//		Sentry_Pack.pack_cond = PACKERR;
//		HAL_GPIO_WritePin(GPIOG, LD_G_Pin, RESET);
//	}
	return Sentry_Pack;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	461d      	mov	r5, r3
 80014da:	f107 040c 	add.w	r4, r7, #12
 80014de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014e6:	e885 0003 	stmia.w	r5, {r0, r1}

}
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	3728      	adds	r7, #40	; 0x28
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bdb0      	pop	{r4, r5, r7, pc}
 80014f2:	bf00      	nop
 80014f4:	40021800 	.word	0x40021800

080014f8 <Shoot_Task_Func>:
//Internal Functions
void shoot_init(void);
void cmd_execute_shoot(double magazine_speed, double fric_speed);

void Shoot_Task_Func(void const * argument)
{
 80014f8:	b590      	push	{r4, r7, lr}
 80014fa:	b087      	sub	sp, #28
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  shoot_init();
 8001500:	f000 f818 	bl	8001534 <shoot_init>
  double fric_wheel_speed_percent=50;
 8001504:	f04f 0300 	mov.w	r3, #0
 8001508:	4c08      	ldr	r4, [pc, #32]	; (800152c <Shoot_Task_Func+0x34>)
 800150a:	e9c7 3404 	strd	r3, r4, [r7, #16]
  double mag_load_speed_percent=10;
 800150e:	f04f 0300 	mov.w	r3, #0
 8001512:	4c07      	ldr	r4, [pc, #28]	; (8001530 <Shoot_Task_Func+0x38>)
 8001514:	e9c7 3402 	strd	r3, r4, [r7, #8]
  for(;;)
  {

	  cmd_execute_shoot(mag_load_speed_percent,fric_wheel_speed_percent);
 8001518:	ed97 1b04 	vldr	d1, [r7, #16]
 800151c:	ed97 0b02 	vldr	d0, [r7, #8]
 8001520:	f000 f832 	bl	8001588 <cmd_execute_shoot>


	  //Motor_set_raw_value(&motor_data[0],1000);
	  //Motor_set_raw_value(&motor_data[3],1000);

	  osDelay(1);
 8001524:	2001      	movs	r0, #1
 8001526:	f005 f880 	bl	800662a <osDelay>
	  cmd_execute_shoot(mag_load_speed_percent,fric_wheel_speed_percent);
 800152a:	e7f5      	b.n	8001518 <Shoot_Task_Func+0x20>
 800152c:	40490000 	.word	0x40490000
 8001530:	40240000 	.word	0x40240000

08001534 <shoot_init>:

  }
  /* USER CODE END 5 */
}

void shoot_init(void){
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
	//Corresponds to pin H and pin F on the PWM board - need to change manually if we change the pins
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8001538:	2100      	movs	r1, #0
 800153a:	4812      	ldr	r0, [pc, #72]	; (8001584 <shoot_init+0x50>)
 800153c:	f003 fb98 	bl	8004c70 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8001540:	2108      	movs	r1, #8
 8001542:	4810      	ldr	r0, [pc, #64]	; (8001584 <shoot_init+0x50>)
 8001544:	f003 fb94 	bl	8004c70 <HAL_TIM_PWM_Start>

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,MAX_PWM_ON_TIME);
 8001548:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <shoot_init+0x50>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f640 0298 	movw	r2, #2200	; 0x898
 8001550:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,MAX_PWM_ON_TIME);
 8001552:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <shoot_init+0x50>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f640 0298 	movw	r2, #2200	; 0x898
 800155a:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(1500);
 800155c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001560:	f005 f863 	bl	800662a <osDelay>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,MIN_PWM_ON_TIME);
 8001564:	4b07      	ldr	r3, [pc, #28]	; (8001584 <shoot_init+0x50>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800156c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,MIN_PWM_ON_TIME);
 800156e:	4b05      	ldr	r3, [pc, #20]	; (8001584 <shoot_init+0x50>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001576:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(1750);
 8001578:	f240 60d6 	movw	r0, #1750	; 0x6d6
 800157c:	f005 f855 	bl	800662a <osDelay>

}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20004044 	.word	0x20004044

08001588 <cmd_execute_shoot>:
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,input);
}

//Shoot function, will spin magazine as well as friction wheels, the inputs represents speed in percent - 100 means 100% speed, 50 means 50% speed
//We'll tune speed at the end to optimize for performance
void cmd_execute_shoot(double magazine_speed, double fric_speed){
 8001588:	b590      	push	{r4, r7, lr}
 800158a:	b087      	sub	sp, #28
 800158c:	af00      	add	r7, sp, #0
 800158e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001592:	ed87 1b00 	vstr	d1, [r7]

	double raw_input=magazine_speed/100*MAG_MOTOR_MAX_SPEED;
 8001596:	f04f 0200 	mov.w	r2, #0
 800159a:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <cmd_execute_shoot+0x50>)
 800159c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80015a0:	f7ff f95c 	bl	800085c <__aeabi_ddiv>
 80015a4:	4603      	mov	r3, r0
 80015a6:	460c      	mov	r4, r1
 80015a8:	4618      	mov	r0, r3
 80015aa:	4621      	mov	r1, r4
 80015ac:	a308      	add	r3, pc, #32	; (adr r3, 80015d0 <cmd_execute_shoot+0x48>)
 80015ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b2:	f7ff f829 	bl	8000608 <__aeabi_dmul>
 80015b6:	4603      	mov	r3, r0
 80015b8:	460c      	mov	r4, r1
 80015ba:	e9c7 3404 	strd	r3, r4, [r7, #16]

	Motor_set_raw_value(&motor_data[3],raw_input);
 80015be:	ed97 0b04 	vldr	d0, [r7, #16]
 80015c2:	4806      	ldr	r0, [pc, #24]	; (80015dc <cmd_execute_shoot+0x54>)
 80015c4:	f000 fa62 	bl	8001a8c <Motor_set_raw_value>
	//osdelay(1000);
	//fric_wheel_set_speed(fric_speed);

}
 80015c8:	bf00      	nop
 80015ca:	371c      	adds	r7, #28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd90      	pop	{r4, r7, pc}
 80015d0:	00000000 	.word	0x00000000
 80015d4:	40c38800 	.word	0x40c38800
 80015d8:	40590000 	.word	0x40590000
 80015dc:	200040d8 	.word	0x200040d8

080015e0 <Timer_Task_Func>:
 */

#include "Timer_App.h"


void Timer_Task_Func(void const * argument){
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b090      	sub	sp, #64	; 0x40
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]

	uint32_t tick;

	for (;;){

		Motor_Data_Read();
 80015e8:	f000 f816 	bl	8001618 <Motor_Data_Read>
		Motor_Data_Sent();
 80015ec:	f000 f87a 	bl	80016e4 <Motor_Data_Sent>
		Motor temp_buffer;
		Motor temp_buffer_3508;
		get_Motor_buffer(&motor_data[4], &temp_buffer);
 80015f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015f4:	4619      	mov	r1, r3
 80015f6:	4806      	ldr	r0, [pc, #24]	; (8001610 <Timer_Task_Func+0x30>)
 80015f8:	f000 f8f8 	bl	80017ec <get_Motor_buffer>
		get_Motor_buffer(&motor_data[0], &temp_buffer_3508);
 80015fc:	f107 0308 	add.w	r3, r7, #8
 8001600:	4619      	mov	r1, r3
 8001602:	4804      	ldr	r0, [pc, #16]	; (8001614 <Timer_Task_Func+0x34>)
 8001604:	f000 f8f2 	bl	80017ec <get_Motor_buffer>
		//Read data complete complete

		//Grab send data from other applications
		//Send data

		osDelay(1);
 8001608:	2001      	movs	r0, #1
 800160a:	f005 f80e 	bl	800662a <osDelay>
	for (;;){
 800160e:	e7eb      	b.n	80015e8 <Timer_Task_Func+0x8>
 8001610:	200040f4 	.word	0x200040f4
 8001614:	20004084 	.word	0x20004084

08001618 <Motor_Data_Read>:


/**
 * This function will read all data from
 */
void Motor_Data_Read() {
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0

	uint8_t motorStatus2[8];
	for (int i=0; i<MOTOR_COUNT; i++) {
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	e052      	b.n	80016ca <Motor_Data_Read+0xb2>
		can_filter_enable(&hcan1);
 8001624:	482c      	ldr	r0, [pc, #176]	; (80016d8 <Motor_Data_Read+0xc0>)
 8001626:	f000 fd19 	bl	800205c <can_filter_enable>

		memcpy(motorStatus2, can_rx_buffer[i],8);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	00db      	lsls	r3, r3, #3
 800162e:	4a2b      	ldr	r2, [pc, #172]	; (80016dc <Motor_Data_Read+0xc4>)
 8001630:	441a      	add	r2, r3
 8001632:	1d3b      	adds	r3, r7, #4
 8001634:	6810      	ldr	r0, [r2, #0]
 8001636:	6851      	ldr	r1, [r2, #4]
 8001638:	c303      	stmia	r3!, {r0, r1}
		motor_data[i].motor_feedback.rx_angle	=(int16_t)(motorStatus2[0] << 8 | motorStatus2[1]);
 800163a:	793b      	ldrb	r3, [r7, #4]
 800163c:	021b      	lsls	r3, r3, #8
 800163e:	b21a      	sxth	r2, r3
 8001640:	797b      	ldrb	r3, [r7, #5]
 8001642:	b21b      	sxth	r3, r3
 8001644:	4313      	orrs	r3, r2
 8001646:	b218      	sxth	r0, r3
 8001648:	4925      	ldr	r1, [pc, #148]	; (80016e0 <Motor_Data_Read+0xc8>)
 800164a:	68fa      	ldr	r2, [r7, #12]
 800164c:	4613      	mov	r3, r2
 800164e:	00db      	lsls	r3, r3, #3
 8001650:	1a9b      	subs	r3, r3, r2
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	440b      	add	r3, r1
 8001656:	3310      	adds	r3, #16
 8001658:	4602      	mov	r2, r0
 800165a:	801a      	strh	r2, [r3, #0]
		motor_data[i].motor_feedback.rx_rpm		=(int16_t)(motorStatus2[2] << 8 | motorStatus2[3]);
 800165c:	79bb      	ldrb	r3, [r7, #6]
 800165e:	021b      	lsls	r3, r3, #8
 8001660:	b21a      	sxth	r2, r3
 8001662:	79fb      	ldrb	r3, [r7, #7]
 8001664:	b21b      	sxth	r3, r3
 8001666:	4313      	orrs	r3, r2
 8001668:	b218      	sxth	r0, r3
 800166a:	491d      	ldr	r1, [pc, #116]	; (80016e0 <Motor_Data_Read+0xc8>)
 800166c:	68fa      	ldr	r2, [r7, #12]
 800166e:	4613      	mov	r3, r2
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	1a9b      	subs	r3, r3, r2
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	440b      	add	r3, r1
 8001678:	3312      	adds	r3, #18
 800167a:	4602      	mov	r2, r0
 800167c:	801a      	strh	r2, [r3, #0]
		motor_data[i].motor_feedback.rx_current =(int16_t)(motorStatus2[4] << 8 | motorStatus2[5]);
 800167e:	7a3b      	ldrb	r3, [r7, #8]
 8001680:	021b      	lsls	r3, r3, #8
 8001682:	b21a      	sxth	r2, r3
 8001684:	7a7b      	ldrb	r3, [r7, #9]
 8001686:	b21b      	sxth	r3, r3
 8001688:	4313      	orrs	r3, r2
 800168a:	b218      	sxth	r0, r3
 800168c:	4914      	ldr	r1, [pc, #80]	; (80016e0 <Motor_Data_Read+0xc8>)
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	4613      	mov	r3, r2
 8001692:	00db      	lsls	r3, r3, #3
 8001694:	1a9b      	subs	r3, r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	440b      	add	r3, r1
 800169a:	3314      	adds	r3, #20
 800169c:	4602      	mov	r2, r0
 800169e:	801a      	strh	r2, [r3, #0]
		motor_data[i].motor_feedback.rx_temp	=(int16_t)(motorStatus2[6]);
 80016a0:	7abb      	ldrb	r3, [r7, #10]
 80016a2:	b218      	sxth	r0, r3
 80016a4:	490e      	ldr	r1, [pc, #56]	; (80016e0 <Motor_Data_Read+0xc8>)
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	4613      	mov	r3, r2
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	1a9b      	subs	r3, r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	440b      	add	r3, r1
 80016b2:	3316      	adds	r3, #22
 80016b4:	4602      	mov	r2, r0
 80016b6:	801a      	strh	r2, [r3, #0]
		//Current angle is absolute
		osDelay(1);
 80016b8:	2001      	movs	r0, #1
 80016ba:	f004 ffb6 	bl	800662a <osDelay>

		can_filter_disable(&hcan1);
 80016be:	4806      	ldr	r0, [pc, #24]	; (80016d8 <Motor_Data_Read+0xc0>)
 80016c0:	f000 fcee 	bl	80020a0 <can_filter_disable>
	for (int i=0; i<MOTOR_COUNT; i++) {
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	3301      	adds	r3, #1
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2b07      	cmp	r3, #7
 80016ce:	dda9      	ble.n	8001624 <Motor_Data_Read+0xc>
	}
}
 80016d0:	bf00      	nop
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20004190 	.word	0x20004190
 80016dc:	200041b8 	.word	0x200041b8
 80016e0:	20004084 	.word	0x20004084

080016e4 <Motor_Data_Sent>:
/**
 * This function will sent all motor inputs from Motor_data array with two iteration
 * The first iteration is sent to motors with StdID of 0x1FF as Motor 3508
 * The second iteration is sent to motors with StdID of 0x200 as Motor 6020
 */
void Motor_Data_Sent() {
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b08a      	sub	sp, #40	; 0x28
 80016e8:	af00      	add	r7, sp, #0
    uint8_t chassis_can_send_data[8];
    uint32_t send_mail_box;
    CAN_TxHeaderTypeDef  chassis_tx_message;

    chassis_tx_message.IDE = CAN_ID_STD;
 80016ea:	2300      	movs	r3, #0
 80016ec:	60bb      	str	r3, [r7, #8]
    chassis_tx_message.RTR = CAN_RTR_DATA;
 80016ee:	2300      	movs	r3, #0
 80016f0:	60fb      	str	r3, [r7, #12]
    chassis_tx_message.DLC = 0x08;
 80016f2:	2308      	movs	r3, #8
 80016f4:	613b      	str	r3, [r7, #16]

	for (int i=0; i<2; i++) {
 80016f6:	2300      	movs	r3, #0
 80016f8:	627b      	str	r3, [r7, #36]	; 0x24
 80016fa:	e06c      	b.n	80017d6 <Motor_Data_Sent+0xf2>
		if (i == 0) {
 80016fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d12b      	bne.n	800175a <Motor_Data_Sent+0x76>
			chassis_tx_message.StdId = MOTOR_3508_STDID;
 8001702:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001706:	603b      	str	r3, [r7, #0]

		    chassis_can_send_data[0] = motor_data[0].tx_data >> 8;
 8001708:	4b36      	ldr	r3, [pc, #216]	; (80017e4 <Motor_Data_Sent+0x100>)
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	121b      	asrs	r3, r3, #8
 800170e:	b2db      	uxtb	r3, r3
 8001710:	773b      	strb	r3, [r7, #28]
		    chassis_can_send_data[1] = motor_data[0].tx_data;
 8001712:	4b34      	ldr	r3, [pc, #208]	; (80017e4 <Motor_Data_Sent+0x100>)
 8001714:	699b      	ldr	r3, [r3, #24]
 8001716:	b2db      	uxtb	r3, r3
 8001718:	777b      	strb	r3, [r7, #29]
		    chassis_can_send_data[2] = motor_data[1].tx_data >> 8;
 800171a:	4b32      	ldr	r3, [pc, #200]	; (80017e4 <Motor_Data_Sent+0x100>)
 800171c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800171e:	121b      	asrs	r3, r3, #8
 8001720:	b2db      	uxtb	r3, r3
 8001722:	77bb      	strb	r3, [r7, #30]
		    chassis_can_send_data[3] = motor_data[1].tx_data;
 8001724:	4b2f      	ldr	r3, [pc, #188]	; (80017e4 <Motor_Data_Sent+0x100>)
 8001726:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001728:	b2db      	uxtb	r3, r3
 800172a:	77fb      	strb	r3, [r7, #31]
		    chassis_can_send_data[4] = motor_data[2].tx_data >> 8;
 800172c:	4b2d      	ldr	r3, [pc, #180]	; (80017e4 <Motor_Data_Sent+0x100>)
 800172e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001730:	121b      	asrs	r3, r3, #8
 8001732:	b2db      	uxtb	r3, r3
 8001734:	f887 3020 	strb.w	r3, [r7, #32]
		    chassis_can_send_data[5] = motor_data[2].tx_data;
 8001738:	4b2a      	ldr	r3, [pc, #168]	; (80017e4 <Motor_Data_Sent+0x100>)
 800173a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800173c:	b2db      	uxtb	r3, r3
 800173e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		    chassis_can_send_data[6] = motor_data[3].tx_data >> 8;
 8001742:	4b28      	ldr	r3, [pc, #160]	; (80017e4 <Motor_Data_Sent+0x100>)
 8001744:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001746:	121b      	asrs	r3, r3, #8
 8001748:	b2db      	uxtb	r3, r3
 800174a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    chassis_can_send_data[7] = motor_data[3].tx_data;
 800174e:	4b25      	ldr	r3, [pc, #148]	; (80017e4 <Motor_Data_Sent+0x100>)
 8001750:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001752:	b2db      	uxtb	r3, r3
 8001754:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001758:	e032      	b.n	80017c0 <Motor_Data_Sent+0xdc>
		}
		else {
			chassis_tx_message.StdId = MOTOR_6020_STDID;
 800175a:	f240 13ff 	movw	r3, #511	; 0x1ff
 800175e:	603b      	str	r3, [r7, #0]

		    chassis_can_send_data[0] = motor_data[4].tx_data >> 8;
 8001760:	4b20      	ldr	r3, [pc, #128]	; (80017e4 <Motor_Data_Sent+0x100>)
 8001762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001766:	121b      	asrs	r3, r3, #8
 8001768:	b2db      	uxtb	r3, r3
 800176a:	773b      	strb	r3, [r7, #28]
		    chassis_can_send_data[1] = motor_data[4].tx_data;
 800176c:	4b1d      	ldr	r3, [pc, #116]	; (80017e4 <Motor_Data_Sent+0x100>)
 800176e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001772:	b2db      	uxtb	r3, r3
 8001774:	777b      	strb	r3, [r7, #29]
		    chassis_can_send_data[2] = motor_data[5].tx_data >> 8;
 8001776:	4b1b      	ldr	r3, [pc, #108]	; (80017e4 <Motor_Data_Sent+0x100>)
 8001778:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800177c:	121b      	asrs	r3, r3, #8
 800177e:	b2db      	uxtb	r3, r3
 8001780:	77bb      	strb	r3, [r7, #30]
		    chassis_can_send_data[3] = motor_data[5].tx_data;
 8001782:	4b18      	ldr	r3, [pc, #96]	; (80017e4 <Motor_Data_Sent+0x100>)
 8001784:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8001788:	b2db      	uxtb	r3, r3
 800178a:	77fb      	strb	r3, [r7, #31]
		    chassis_can_send_data[4] = motor_data[6].tx_data >> 8;
 800178c:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <Motor_Data_Sent+0x100>)
 800178e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001792:	121b      	asrs	r3, r3, #8
 8001794:	b2db      	uxtb	r3, r3
 8001796:	f887 3020 	strb.w	r3, [r7, #32]
		    chassis_can_send_data[5] = motor_data[6].tx_data;
 800179a:	4b12      	ldr	r3, [pc, #72]	; (80017e4 <Motor_Data_Sent+0x100>)
 800179c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		    chassis_can_send_data[6] = motor_data[7].tx_data >> 8;
 80017a6:	4b0f      	ldr	r3, [pc, #60]	; (80017e4 <Motor_Data_Sent+0x100>)
 80017a8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80017ac:	121b      	asrs	r3, r3, #8
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    chassis_can_send_data[7] = motor_data[7].tx_data;
 80017b4:	4b0b      	ldr	r3, [pc, #44]	; (80017e4 <Motor_Data_Sent+0x100>)
 80017b6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		}

	    HAL_CAN_AddTxMessage(&hcan1, &chassis_tx_message, chassis_can_send_data, &send_mail_box);
 80017c0:	f107 0318 	add.w	r3, r7, #24
 80017c4:	f107 021c 	add.w	r2, r7, #28
 80017c8:	4639      	mov	r1, r7
 80017ca:	4807      	ldr	r0, [pc, #28]	; (80017e8 <Motor_Data_Sent+0x104>)
 80017cc:	f001 fe32 	bl	8003434 <HAL_CAN_AddTxMessage>
	for (int i=0; i<2; i++) {
 80017d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d2:	3301      	adds	r3, #1
 80017d4:	627b      	str	r3, [r7, #36]	; 0x24
 80017d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d8:	2b01      	cmp	r3, #1
 80017da:	dd8f      	ble.n	80016fc <Motor_Data_Sent+0x18>
	}
}
 80017dc:	bf00      	nop
 80017de:	3728      	adds	r7, #40	; 0x28
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20004084 	.word	0x20004084
 80017e8:	20004190 	.word	0x20004190

080017ec <get_Motor_buffer>:

/**
 * copy destination to origin
 */
void get_Motor_buffer(Motor* origin, Motor* destination) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	6039      	str	r1, [r7, #0]
	Motor_Data_Replacement(origin, destination);
 80017f6:	6839      	ldr	r1, [r7, #0]
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f000 f811 	bl	8001820 <Motor_Data_Replacement>
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <set_Motor_buffer>:
/**
 * copy origin to destination
 */
void set_Motor_buffer(Motor* origin, Motor* destination) {
 8001806:	b580      	push	{r7, lr}
 8001808:	b082      	sub	sp, #8
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
 800180e:	6039      	str	r1, [r7, #0]
	Motor_Data_Replacement(origin, destination);
 8001810:	6839      	ldr	r1, [r7, #0]
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f000 f804 	bl	8001820 <Motor_Data_Replacement>
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <Motor_Data_Replacement>:

/**
 * copy origin to destination this can be done by memcopy
 * need to implement critical section or Mutex
 */
void Motor_Data_Replacement(Motor* origin, Motor* destination) {
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
	destination->tx_data = origin->tx_data;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	699a      	ldr	r2, [r3, #24]
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	619a      	str	r2, [r3, #24]

	destination->motor_feedback.rx_angle = origin->motor_feedback.rx_angle;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	821a      	strh	r2, [r3, #16]
	destination->motor_feedback.rx_current = origin->motor_feedback.rx_current;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	829a      	strh	r2, [r3, #20]
	destination->motor_feedback.rx_rpm = origin->motor_feedback.rx_rpm;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	825a      	strh	r2, [r3, #18]
	destination->motor_feedback.rx_temp = origin->motor_feedback.rx_temp;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f9b3 2016 	ldrsh.w	r2, [r3, #22]
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	82da      	strh	r2, [r3, #22]

	destination->motor_info.stdid = origin->motor_info.stdid;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	601a      	str	r2, [r3, #0]

	destination->motor_info.P_parameter = origin->motor_info.P_parameter;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685a      	ldr	r2, [r3, #4]
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	605a      	str	r2, [r3, #4]
	destination->motor_info.I_parameter = origin->motor_info.I_parameter;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	609a      	str	r2, [r3, #8]
	destination->motor_info.D_parameter = origin->motor_info.D_parameter;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	68da      	ldr	r2, [r3, #12]
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	60da      	str	r2, [r3, #12]
}
 800187a:	bf00      	nop
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
	...

08001888 <Motor_pid_set_angle>:


//PID Function, expects a POINTER to motor structure, target ABSOLUTE angle in DEGREES (between 0 and 360), and P/I/D parameters
void Motor_pid_set_angle(Motor* motor, double angle, int32_t p, int32_t i, int32_t d){
 8001888:	b590      	push	{r4, r7, lr}
 800188a:	b097      	sub	sp, #92	; 0x5c
 800188c:	af00      	add	r7, sp, #0
 800188e:	6178      	str	r0, [r7, #20]
 8001890:	ed87 0b02 	vstr	d0, [r7, #8]
 8001894:	6139      	str	r1, [r7, #16]
 8001896:	607a      	str	r2, [r7, #4]
 8001898:	603b      	str	r3, [r7, #0]
	Motor temp_motor_buffer;
	int16_t rx_angle;
	int16_t input_angle;
	int16_t current_error;
	int16_t target_angle;
	int16_t min_speed=1000;
 800189a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800189e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	int16_t tolerance=20;
 80018a2:	2314      	movs	r3, #20
 80018a4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t direction=1;
 80018a8:	2301      	movs	r3, #1
 80018aa:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	double velocity=0;
 80018ae:	f04f 0300 	mov.w	r3, #0
 80018b2:	f04f 0400 	mov.w	r4, #0
 80018b6:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	double speed=0;
 80018ba:	f04f 0300 	mov.w	r3, #0
 80018be:	f04f 0400 	mov.w	r4, #0
 80018c2:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48

	input_angle=round(angle/360*8192);
 80018c6:	f04f 0200 	mov.w	r2, #0
 80018ca:	4b6e      	ldr	r3, [pc, #440]	; (8001a84 <Motor_pid_set_angle+0x1fc>)
 80018cc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80018d0:	f7fe ffc4 	bl	800085c <__aeabi_ddiv>
 80018d4:	4603      	mov	r3, r0
 80018d6:	460c      	mov	r4, r1
 80018d8:	4618      	mov	r0, r3
 80018da:	4621      	mov	r1, r4
 80018dc:	f04f 0200 	mov.w	r2, #0
 80018e0:	4b69      	ldr	r3, [pc, #420]	; (8001a88 <Motor_pid_set_angle+0x200>)
 80018e2:	f7fe fe91 	bl	8000608 <__aeabi_dmul>
 80018e6:	4603      	mov	r3, r0
 80018e8:	460c      	mov	r4, r1
 80018ea:	ec44 3b17 	vmov	d7, r3, r4
 80018ee:	eeb0 0a47 	vmov.f32	s0, s14
 80018f2:	eef0 0a67 	vmov.f32	s1, s15
 80018f6:	f006 ffc5 	bl	8008884 <round>
 80018fa:	ec54 3b10 	vmov	r3, r4, d0
 80018fe:	4618      	mov	r0, r3
 8001900:	4621      	mov	r1, r4
 8001902:	f7ff f931 	bl	8000b68 <__aeabi_d2iz>
 8001906:	4603      	mov	r3, r0
 8001908:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

	get_Motor_buffer(motor, &temp_motor_buffer);
 800190c:	f107 031c 	add.w	r3, r7, #28
 8001910:	4619      	mov	r1, r3
 8001912:	6978      	ldr	r0, [r7, #20]
 8001914:	f7ff ff6a 	bl	80017ec <get_Motor_buffer>


	temp_motor_buffer.motor_info.P_parameter=p;
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	623b      	str	r3, [r7, #32]
	temp_motor_buffer.motor_info.I_parameter=i;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	627b      	str	r3, [r7, #36]	; 0x24
	temp_motor_buffer.motor_info.D_parameter=d;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	62bb      	str	r3, [r7, #40]	; 0x28
	rx_angle=temp_motor_buffer.motor_feedback.rx_angle;
 8001924:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001926:	87fb      	strh	r3, [r7, #62]	; 0x3e

	target_angle=input_angle;
 8001928:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800192c:	87bb      	strh	r3, [r7, #60]	; 0x3c
	/*if (target_angle % 8192 !=0){
		target_angle=target_angle%8192;
	}*/

	current_error=(target_angle-rx_angle+8192)%8192; //Use target - rx + 8192 to always make it positive, mod 8192 to make sure its within [0,8192]
 800192e:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	; 0x3c
 8001932:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800193c:	425a      	negs	r2, r3
 800193e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001942:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001946:	bf58      	it	pl
 8001948:	4253      	negpl	r3, r2
 800194a:	877b      	strh	r3, [r7, #58]	; 0x3a
	//If error is not small, but motor turns less than 180 degrees, turn as per usual using p*error
	//If error is not small, but motor needs to turn more than 180 degrees, reverse direction, and error is the error "the other way"
	//In cases where error is not small, set minimum speed so that the motor doesnt stop turning due to friction

	////----------------------------This seciton will likely need to be modified if we try to add in I and D control--------------------////
	if (current_error<tolerance){
 800194c:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	; 0x3a
 8001950:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8001954:	429a      	cmp	r2, r3
 8001956:	da06      	bge.n	8001966 <Motor_pid_set_angle+0xde>
		velocity=0;
 8001958:	f04f 0300 	mov.w	r3, #0
 800195c:	f04f 0400 	mov.w	r4, #0
 8001960:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 8001964:	e07d      	b.n	8001a62 <Motor_pid_set_angle+0x1da>
	}
	else{
		if (current_error<=4096){ //If need to turn less than 180 degrees, go CW
 8001966:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 800196a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800196e:	dc39      	bgt.n	80019e4 <Motor_pid_set_angle+0x15c>
			//HAL_GPIO_WritePin(GPIOG, LD_A_Pin, RESET);
			//HAL_GPIO_WritePin(GPIOG, LD_B_Pin, SET);
			direction=1;
 8001970:	2301      	movs	r3, #1
 8001972:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

			speed=p*current_error;
 8001976:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 800197a:	693a      	ldr	r2, [r7, #16]
 800197c:	fb02 f303 	mul.w	r3, r2, r3
 8001980:	4618      	mov	r0, r3
 8001982:	f7fe fdd7 	bl	8000534 <__aeabi_i2d>
 8001986:	4603      	mov	r3, r0
 8001988:	460c      	mov	r4, r1
 800198a:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48

			if (speed<min_speed){
 800198e:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	; 0x46
 8001992:	4618      	mov	r0, r3
 8001994:	f7fe fdce 	bl	8000534 <__aeabi_i2d>
 8001998:	4603      	mov	r3, r0
 800199a:	460c      	mov	r4, r1
 800199c:	461a      	mov	r2, r3
 800199e:	4623      	mov	r3, r4
 80019a0:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80019a4:	f7ff f8a2 	bl	8000aec <__aeabi_dcmplt>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d008      	beq.n	80019c0 <Motor_pid_set_angle+0x138>
				speed=min_speed;
 80019ae:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	; 0x46
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7fe fdbe 	bl	8000534 <__aeabi_i2d>
 80019b8:	4603      	mov	r3, r0
 80019ba:	460c      	mov	r4, r1
 80019bc:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
			}

			velocity=direction*speed;
 80019c0:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fdb5 	bl	8000534 <__aeabi_i2d>
 80019ca:	4603      	mov	r3, r0
 80019cc:	460c      	mov	r4, r1
 80019ce:	461a      	mov	r2, r3
 80019d0:	4623      	mov	r3, r4
 80019d2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80019d6:	f7fe fe17 	bl	8000608 <__aeabi_dmul>
 80019da:	4603      	mov	r3, r0
 80019dc:	460c      	mov	r4, r1
 80019de:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 80019e2:	e03e      	b.n	8001a62 <Motor_pid_set_angle+0x1da>
		}
		else{ //Otherwise, go CCW
			//HAL_GPIO_WritePin(GPIOG, LD_B_Pin, RESET);
			//HAL_GPIO_WritePin(GPIOG, LD_A_Pin, SET);
			current_error=(8192-current_error); //Error from "the other side" obtained by 8192-error if CCW
 80019e4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80019e6:	f5c3 5300 	rsb	r3, r3, #8192	; 0x2000
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	877b      	strh	r3, [r7, #58]	; 0x3a
			direction=-1;
 80019ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019f2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

			speed=p*current_error;
 80019f6:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	fb02 f303 	mul.w	r3, r2, r3
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7fe fd97 	bl	8000534 <__aeabi_i2d>
 8001a06:	4603      	mov	r3, r0
 8001a08:	460c      	mov	r4, r1
 8001a0a:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48

			if (speed<min_speed){
 8001a0e:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	; 0x46
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fd8e 	bl	8000534 <__aeabi_i2d>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	460c      	mov	r4, r1
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4623      	mov	r3, r4
 8001a20:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001a24:	f7ff f862 	bl	8000aec <__aeabi_dcmplt>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d008      	beq.n	8001a40 <Motor_pid_set_angle+0x1b8>
				speed=min_speed;
 8001a2e:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	; 0x46
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7fe fd7e 	bl	8000534 <__aeabi_i2d>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	460c      	mov	r4, r1
 8001a3c:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
			}

			velocity=direction*speed;
 8001a40:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd75 	bl	8000534 <__aeabi_i2d>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	460c      	mov	r4, r1
 8001a4e:	461a      	mov	r2, r3
 8001a50:	4623      	mov	r3, r4
 8001a52:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001a56:	f7fe fdd7 	bl	8000608 <__aeabi_dmul>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	460c      	mov	r4, r1
 8001a5e:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	////----------------------------This seciton will likely need to be modified if we try to add in I and D control--------------------////
	//current_error=3000;



	temp_motor_buffer.tx_data=velocity;
 8001a62:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001a66:	f7ff f87f 	bl	8000b68 <__aeabi_d2iz>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	637b      	str	r3, [r7, #52]	; 0x34
	set_Motor_buffer(&temp_motor_buffer,motor);
 8001a6e:	f107 031c 	add.w	r3, r7, #28
 8001a72:	6979      	ldr	r1, [r7, #20]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff fec6 	bl	8001806 <set_Motor_buffer>

}
 8001a7a:	bf00      	nop
 8001a7c:	375c      	adds	r7, #92	; 0x5c
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd90      	pop	{r4, r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40768000 	.word	0x40768000
 8001a88:	40c00000 	.word	0x40c00000

08001a8c <Motor_set_raw_value>:

//Sets a raw value to a motor - look at datasheets to see what values the motor supports
//Quick reference: P2006 - 10000, M3508 - 16000, GM6020 - 30000
void Motor_set_raw_value(Motor* motor, double value){
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b08c      	sub	sp, #48	; 0x30
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	60f8      	str	r0, [r7, #12]
 8001a94:	ed87 0b00 	vstr	d0, [r7]
	Motor temp_motor_buffer;
	get_Motor_buffer(motor, &temp_motor_buffer);
 8001a98:	f107 0314 	add.w	r3, r7, #20
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	68f8      	ldr	r0, [r7, #12]
 8001aa0:	f7ff fea4 	bl	80017ec <get_Motor_buffer>
	temp_motor_buffer.tx_data=(int32_t)value;
 8001aa4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001aa8:	f7ff f85e 	bl	8000b68 <__aeabi_d2iz>
 8001aac:	4603      	mov	r3, r0
 8001aae:	62fb      	str	r3, [r7, #44]	; 0x2c
	set_Motor_buffer(&temp_motor_buffer,motor);
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	68f9      	ldr	r1, [r7, #12]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff fea5 	bl	8001806 <set_Motor_buffer>
}
 8001abc:	bf00      	nop
 8001abe:	3730      	adds	r7, #48	; 0x30
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <buzzer_init>:
 *      Use HAL_Delay instead of OS_delay if you want to use it before free RTOS kicks in
 */

#include "buzzer.h"

void buzzer_init(void){
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8001ac8:	2100      	movs	r1, #0
 8001aca:	4802      	ldr	r0, [pc, #8]	; (8001ad4 <buzzer_init+0x10>)
 8001acc:	f003 f8d0 	bl	8004c70 <HAL_TIM_PWM_Start>

}
 8001ad0:	bf00      	nop
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	200041f8 	.word	0x200041f8

08001ad8 <buzzer_play_g0>:

void buzzer_play_g0(int32_t duration){
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim12,0);
 8001ae0:	4b0e      	ldr	r3, [pc, #56]	; (8001b1c <buzzer_play_g0+0x44>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	625a      	str	r2, [r3, #36]	; 0x24
	//__HAL_TIM_PRESCALER(&htim12, 35);
	__HAL_TIM_SET_AUTORELOAD(&htim12,9523);
 8001ae8:	4b0c      	ldr	r3, [pc, #48]	; (8001b1c <buzzer_play_g0+0x44>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f242 5233 	movw	r2, #9523	; 0x2533
 8001af0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001af2:	4b0a      	ldr	r3, [pc, #40]	; (8001b1c <buzzer_play_g0+0x44>)
 8001af4:	f242 5233 	movw	r2, #9523	; 0x2533
 8001af8:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,100);
 8001afa:	4b08      	ldr	r3, [pc, #32]	; (8001b1c <buzzer_play_g0+0x44>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2264      	movs	r2, #100	; 0x64
 8001b00:	635a      	str	r2, [r3, #52]	; 0x34
	osDelay(duration);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f004 fd90 	bl	800662a <osDelay>
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,0);
 8001b0a:	4b04      	ldr	r3, [pc, #16]	; (8001b1c <buzzer_play_g0+0x44>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	200041f8 	.word	0x200041f8

08001b20 <buzzer_play_c1>:

void buzzer_play_c1(int32_t duration){
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim12,0);
 8001b28:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <buzzer_play_c1+0x44>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	625a      	str	r2, [r3, #36]	; 0x24
	//__HAL_TIM_PRESCALER(&htim12, 35);
	__HAL_TIM_SET_AUTORELOAD(&htim12,7135);
 8001b30:	4b0c      	ldr	r3, [pc, #48]	; (8001b64 <buzzer_play_c1+0x44>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f641 32df 	movw	r2, #7135	; 0x1bdf
 8001b38:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b3a:	4b0a      	ldr	r3, [pc, #40]	; (8001b64 <buzzer_play_c1+0x44>)
 8001b3c:	f641 32df 	movw	r2, #7135	; 0x1bdf
 8001b40:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,100);
 8001b42:	4b08      	ldr	r3, [pc, #32]	; (8001b64 <buzzer_play_c1+0x44>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2264      	movs	r2, #100	; 0x64
 8001b48:	635a      	str	r2, [r3, #52]	; 0x34
	osDelay(duration);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f004 fd6c 	bl	800662a <osDelay>
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,0);
 8001b52:	4b04      	ldr	r3, [pc, #16]	; (8001b64 <buzzer_play_c1+0x44>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2200      	movs	r2, #0
 8001b58:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	200041f8 	.word	0x200041f8

08001b68 <buzzer_play_e1>:
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,100);
	osDelay(duration);
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,0);
}

void buzzer_play_e1(int32_t duration){
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
	//__HAL_TIM_PRESCALER(&htim12, 25);
	__HAL_TIM_SET_COUNTER(&htim12,0);
 8001b70:	4b0e      	ldr	r3, [pc, #56]	; (8001bac <buzzer_play_e1+0x44>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2200      	movs	r2, #0
 8001b76:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&htim12,5662);
 8001b78:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <buzzer_play_e1+0x44>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f241 621e 	movw	r2, #5662	; 0x161e
 8001b80:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b82:	4b0a      	ldr	r3, [pc, #40]	; (8001bac <buzzer_play_e1+0x44>)
 8001b84:	f241 621e 	movw	r2, #5662	; 0x161e
 8001b88:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,100);
 8001b8a:	4b08      	ldr	r3, [pc, #32]	; (8001bac <buzzer_play_e1+0x44>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2264      	movs	r2, #100	; 0x64
 8001b90:	635a      	str	r2, [r3, #52]	; 0x34
	osDelay(duration);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f004 fd48 	bl	800662a <osDelay>
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,0);
 8001b9a:	4b04      	ldr	r3, [pc, #16]	; (8001bac <buzzer_play_e1+0x44>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001ba2:	bf00      	nop
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	200041f8 	.word	0x200041f8

08001bb0 <buzzer_play_g1>:
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,100);
	osDelay(duration);
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,0);
}

void buzzer_play_g1(int32_t duration){
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
	//__HAL_TIM_PRESCALER(&htim12, 21);
	__HAL_TIM_SET_COUNTER(&htim12,0);
 8001bb8:	4b0e      	ldr	r3, [pc, #56]	; (8001bf4 <buzzer_play_g1+0x44>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&htim12,4761);
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <buzzer_play_g1+0x44>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f241 2299 	movw	r2, #4761	; 0x1299
 8001bc8:	62da      	str	r2, [r3, #44]	; 0x2c
 8001bca:	4b0a      	ldr	r3, [pc, #40]	; (8001bf4 <buzzer_play_g1+0x44>)
 8001bcc:	f241 2299 	movw	r2, #4761	; 0x1299
 8001bd0:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,100);
 8001bd2:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <buzzer_play_g1+0x44>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	2264      	movs	r2, #100	; 0x64
 8001bd8:	635a      	str	r2, [r3, #52]	; 0x34
	osDelay(duration);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f004 fd24 	bl	800662a <osDelay>
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,0);
 8001be2:	4b04      	ldr	r3, [pc, #16]	; (8001bf4 <buzzer_play_g1+0x44>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	2200      	movs	r2, #0
 8001be8:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001bea:	bf00      	nop
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	200041f8 	.word	0x200041f8

08001bf8 <buzzer_rest>:
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,100);
	osDelay(duration);
	__HAL_TIM_SET_COMPARE(&htim12,TIM_CHANNEL_1,0);
}

void buzzer_rest(int32_t duration){
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
	osDelay(duration);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f004 fd11 	bl	800662a <osDelay>
}
 8001c08:	bf00      	nop
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <buzzer_play_mario>:



}

void buzzer_play_mario(int32_t bpm){
 8001c10:	b590      	push	{r4, r7, lr}
 8001c12:	b08d      	sub	sp, #52	; 0x34
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	int32_t quarter=(double)60/bpm*1000;
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7fe fc8b 	bl	8000534 <__aeabi_i2d>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	460c      	mov	r4, r1
 8001c22:	461a      	mov	r2, r3
 8001c24:	4623      	mov	r3, r4
 8001c26:	f04f 0000 	mov.w	r0, #0
 8001c2a:	49bf      	ldr	r1, [pc, #764]	; (8001f28 <buzzer_play_mario+0x318>)
 8001c2c:	f7fe fe16 	bl	800085c <__aeabi_ddiv>
 8001c30:	4603      	mov	r3, r0
 8001c32:	460c      	mov	r4, r1
 8001c34:	4618      	mov	r0, r3
 8001c36:	4621      	mov	r1, r4
 8001c38:	f04f 0200 	mov.w	r2, #0
 8001c3c:	4bbb      	ldr	r3, [pc, #748]	; (8001f2c <buzzer_play_mario+0x31c>)
 8001c3e:	f7fe fce3 	bl	8000608 <__aeabi_dmul>
 8001c42:	4603      	mov	r3, r0
 8001c44:	460c      	mov	r4, r1
 8001c46:	4618      	mov	r0, r3
 8001c48:	4621      	mov	r1, r4
 8001c4a:	f7fe ff8d 	bl	8000b68 <__aeabi_d2iz>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	62fb      	str	r3, [r7, #44]	; 0x2c
	int32_t quarter_dot=(double)60/bpm*1000*1.5;
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f7fe fc6e 	bl	8000534 <__aeabi_i2d>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	460c      	mov	r4, r1
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	4623      	mov	r3, r4
 8001c60:	f04f 0000 	mov.w	r0, #0
 8001c64:	49b0      	ldr	r1, [pc, #704]	; (8001f28 <buzzer_play_mario+0x318>)
 8001c66:	f7fe fdf9 	bl	800085c <__aeabi_ddiv>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	460c      	mov	r4, r1
 8001c6e:	4618      	mov	r0, r3
 8001c70:	4621      	mov	r1, r4
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	4bad      	ldr	r3, [pc, #692]	; (8001f2c <buzzer_play_mario+0x31c>)
 8001c78:	f7fe fcc6 	bl	8000608 <__aeabi_dmul>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	460c      	mov	r4, r1
 8001c80:	4618      	mov	r0, r3
 8001c82:	4621      	mov	r1, r4
 8001c84:	f04f 0200 	mov.w	r2, #0
 8001c88:	4ba9      	ldr	r3, [pc, #676]	; (8001f30 <buzzer_play_mario+0x320>)
 8001c8a:	f7fe fcbd 	bl	8000608 <__aeabi_dmul>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	460c      	mov	r4, r1
 8001c92:	4618      	mov	r0, r3
 8001c94:	4621      	mov	r1, r4
 8001c96:	f7fe ff67 	bl	8000b68 <__aeabi_d2iz>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	62bb      	str	r3, [r7, #40]	; 0x28
	int32_t eighth=(double)60/bpm*1000*0.5;
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7fe fc48 	bl	8000534 <__aeabi_i2d>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	460c      	mov	r4, r1
 8001ca8:	461a      	mov	r2, r3
 8001caa:	4623      	mov	r3, r4
 8001cac:	f04f 0000 	mov.w	r0, #0
 8001cb0:	499d      	ldr	r1, [pc, #628]	; (8001f28 <buzzer_play_mario+0x318>)
 8001cb2:	f7fe fdd3 	bl	800085c <__aeabi_ddiv>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	460c      	mov	r4, r1
 8001cba:	4618      	mov	r0, r3
 8001cbc:	4621      	mov	r1, r4
 8001cbe:	f04f 0200 	mov.w	r2, #0
 8001cc2:	4b9a      	ldr	r3, [pc, #616]	; (8001f2c <buzzer_play_mario+0x31c>)
 8001cc4:	f7fe fca0 	bl	8000608 <__aeabi_dmul>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	460c      	mov	r4, r1
 8001ccc:	4618      	mov	r0, r3
 8001cce:	4621      	mov	r1, r4
 8001cd0:	f04f 0200 	mov.w	r2, #0
 8001cd4:	4b97      	ldr	r3, [pc, #604]	; (8001f34 <buzzer_play_mario+0x324>)
 8001cd6:	f7fe fc97 	bl	8000608 <__aeabi_dmul>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	460c      	mov	r4, r1
 8001cde:	4618      	mov	r0, r3
 8001ce0:	4621      	mov	r1, r4
 8001ce2:	f7fe ff41 	bl	8000b68 <__aeabi_d2iz>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	627b      	str	r3, [r7, #36]	; 0x24
	int32_t eighth_dot=(double)60/bpm*1000*0.5*1.5;
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f7fe fc22 	bl	8000534 <__aeabi_i2d>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	460c      	mov	r4, r1
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	4623      	mov	r3, r4
 8001cf8:	f04f 0000 	mov.w	r0, #0
 8001cfc:	498a      	ldr	r1, [pc, #552]	; (8001f28 <buzzer_play_mario+0x318>)
 8001cfe:	f7fe fdad 	bl	800085c <__aeabi_ddiv>
 8001d02:	4603      	mov	r3, r0
 8001d04:	460c      	mov	r4, r1
 8001d06:	4618      	mov	r0, r3
 8001d08:	4621      	mov	r1, r4
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	4b87      	ldr	r3, [pc, #540]	; (8001f2c <buzzer_play_mario+0x31c>)
 8001d10:	f7fe fc7a 	bl	8000608 <__aeabi_dmul>
 8001d14:	4603      	mov	r3, r0
 8001d16:	460c      	mov	r4, r1
 8001d18:	4618      	mov	r0, r3
 8001d1a:	4621      	mov	r1, r4
 8001d1c:	f04f 0200 	mov.w	r2, #0
 8001d20:	4b84      	ldr	r3, [pc, #528]	; (8001f34 <buzzer_play_mario+0x324>)
 8001d22:	f7fe fc71 	bl	8000608 <__aeabi_dmul>
 8001d26:	4603      	mov	r3, r0
 8001d28:	460c      	mov	r4, r1
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	4621      	mov	r1, r4
 8001d2e:	f04f 0200 	mov.w	r2, #0
 8001d32:	4b7f      	ldr	r3, [pc, #508]	; (8001f30 <buzzer_play_mario+0x320>)
 8001d34:	f7fe fc68 	bl	8000608 <__aeabi_dmul>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	460c      	mov	r4, r1
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	4621      	mov	r1, r4
 8001d40:	f7fe ff12 	bl	8000b68 <__aeabi_d2iz>
 8001d44:	4603      	mov	r3, r0
 8001d46:	623b      	str	r3, [r7, #32]
	int32_t sixteenth=(double)60/bpm*0.25*1000;
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f7fe fbf3 	bl	8000534 <__aeabi_i2d>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	460c      	mov	r4, r1
 8001d52:	461a      	mov	r2, r3
 8001d54:	4623      	mov	r3, r4
 8001d56:	f04f 0000 	mov.w	r0, #0
 8001d5a:	4973      	ldr	r1, [pc, #460]	; (8001f28 <buzzer_play_mario+0x318>)
 8001d5c:	f7fe fd7e 	bl	800085c <__aeabi_ddiv>
 8001d60:	4603      	mov	r3, r0
 8001d62:	460c      	mov	r4, r1
 8001d64:	4618      	mov	r0, r3
 8001d66:	4621      	mov	r1, r4
 8001d68:	f04f 0200 	mov.w	r2, #0
 8001d6c:	4b72      	ldr	r3, [pc, #456]	; (8001f38 <buzzer_play_mario+0x328>)
 8001d6e:	f7fe fc4b 	bl	8000608 <__aeabi_dmul>
 8001d72:	4603      	mov	r3, r0
 8001d74:	460c      	mov	r4, r1
 8001d76:	4618      	mov	r0, r3
 8001d78:	4621      	mov	r1, r4
 8001d7a:	f04f 0200 	mov.w	r2, #0
 8001d7e:	4b6b      	ldr	r3, [pc, #428]	; (8001f2c <buzzer_play_mario+0x31c>)
 8001d80:	f7fe fc42 	bl	8000608 <__aeabi_dmul>
 8001d84:	4603      	mov	r3, r0
 8001d86:	460c      	mov	r4, r1
 8001d88:	4618      	mov	r0, r3
 8001d8a:	4621      	mov	r1, r4
 8001d8c:	f7fe feec 	bl	8000b68 <__aeabi_d2iz>
 8001d90:	4603      	mov	r3, r0
 8001d92:	61fb      	str	r3, [r7, #28]
	int32_t sixteenth_dot=(double)60/bpm*0.25*1000*1.5;
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f7fe fbcd 	bl	8000534 <__aeabi_i2d>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	460c      	mov	r4, r1
 8001d9e:	461a      	mov	r2, r3
 8001da0:	4623      	mov	r3, r4
 8001da2:	f04f 0000 	mov.w	r0, #0
 8001da6:	4960      	ldr	r1, [pc, #384]	; (8001f28 <buzzer_play_mario+0x318>)
 8001da8:	f7fe fd58 	bl	800085c <__aeabi_ddiv>
 8001dac:	4603      	mov	r3, r0
 8001dae:	460c      	mov	r4, r1
 8001db0:	4618      	mov	r0, r3
 8001db2:	4621      	mov	r1, r4
 8001db4:	f04f 0200 	mov.w	r2, #0
 8001db8:	4b5f      	ldr	r3, [pc, #380]	; (8001f38 <buzzer_play_mario+0x328>)
 8001dba:	f7fe fc25 	bl	8000608 <__aeabi_dmul>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	460c      	mov	r4, r1
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	4621      	mov	r1, r4
 8001dc6:	f04f 0200 	mov.w	r2, #0
 8001dca:	4b58      	ldr	r3, [pc, #352]	; (8001f2c <buzzer_play_mario+0x31c>)
 8001dcc:	f7fe fc1c 	bl	8000608 <__aeabi_dmul>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	460c      	mov	r4, r1
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	4621      	mov	r1, r4
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	4b54      	ldr	r3, [pc, #336]	; (8001f30 <buzzer_play_mario+0x320>)
 8001dde:	f7fe fc13 	bl	8000608 <__aeabi_dmul>
 8001de2:	4603      	mov	r3, r0
 8001de4:	460c      	mov	r4, r1
 8001de6:	4618      	mov	r0, r3
 8001de8:	4621      	mov	r1, r4
 8001dea:	f7fe febd 	bl	8000b68 <__aeabi_d2iz>
 8001dee:	4603      	mov	r3, r0
 8001df0:	61bb      	str	r3, [r7, #24]
	int32_t half=(double)60/bpm*2*1000;
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f7fe fb9e 	bl	8000534 <__aeabi_i2d>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	460c      	mov	r4, r1
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	4623      	mov	r3, r4
 8001e00:	f04f 0000 	mov.w	r0, #0
 8001e04:	4948      	ldr	r1, [pc, #288]	; (8001f28 <buzzer_play_mario+0x318>)
 8001e06:	f7fe fd29 	bl	800085c <__aeabi_ddiv>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	460c      	mov	r4, r1
 8001e0e:	4618      	mov	r0, r3
 8001e10:	4621      	mov	r1, r4
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	f7fe fa41 	bl	800029c <__adddf3>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	460c      	mov	r4, r1
 8001e1e:	4618      	mov	r0, r3
 8001e20:	4621      	mov	r1, r4
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	4b41      	ldr	r3, [pc, #260]	; (8001f2c <buzzer_play_mario+0x31c>)
 8001e28:	f7fe fbee 	bl	8000608 <__aeabi_dmul>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	460c      	mov	r4, r1
 8001e30:	4618      	mov	r0, r3
 8001e32:	4621      	mov	r1, r4
 8001e34:	f7fe fe98 	bl	8000b68 <__aeabi_d2iz>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	617b      	str	r3, [r7, #20]
	int32_t half_dot=(double)60/bpm*2*1000*1.5;
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7fe fb79 	bl	8000534 <__aeabi_i2d>
 8001e42:	4603      	mov	r3, r0
 8001e44:	460c      	mov	r4, r1
 8001e46:	461a      	mov	r2, r3
 8001e48:	4623      	mov	r3, r4
 8001e4a:	f04f 0000 	mov.w	r0, #0
 8001e4e:	4936      	ldr	r1, [pc, #216]	; (8001f28 <buzzer_play_mario+0x318>)
 8001e50:	f7fe fd04 	bl	800085c <__aeabi_ddiv>
 8001e54:	4603      	mov	r3, r0
 8001e56:	460c      	mov	r4, r1
 8001e58:	4618      	mov	r0, r3
 8001e5a:	4621      	mov	r1, r4
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	460b      	mov	r3, r1
 8001e60:	f7fe fa1c 	bl	800029c <__adddf3>
 8001e64:	4603      	mov	r3, r0
 8001e66:	460c      	mov	r4, r1
 8001e68:	4618      	mov	r0, r3
 8001e6a:	4621      	mov	r1, r4
 8001e6c:	f04f 0200 	mov.w	r2, #0
 8001e70:	4b2e      	ldr	r3, [pc, #184]	; (8001f2c <buzzer_play_mario+0x31c>)
 8001e72:	f7fe fbc9 	bl	8000608 <__aeabi_dmul>
 8001e76:	4603      	mov	r3, r0
 8001e78:	460c      	mov	r4, r1
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	4621      	mov	r1, r4
 8001e7e:	f04f 0200 	mov.w	r2, #0
 8001e82:	4b2b      	ldr	r3, [pc, #172]	; (8001f30 <buzzer_play_mario+0x320>)
 8001e84:	f7fe fbc0 	bl	8000608 <__aeabi_dmul>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	460c      	mov	r4, r1
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	4621      	mov	r1, r4
 8001e90:	f7fe fe6a 	bl	8000b68 <__aeabi_d2iz>
 8001e94:	4603      	mov	r3, r0
 8001e96:	613b      	str	r3, [r7, #16]
	int32_t whole=(double)60/bpm*4*1000;
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f7fe fb4b 	bl	8000534 <__aeabi_i2d>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	460c      	mov	r4, r1
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	4623      	mov	r3, r4
 8001ea6:	f04f 0000 	mov.w	r0, #0
 8001eaa:	491f      	ldr	r1, [pc, #124]	; (8001f28 <buzzer_play_mario+0x318>)
 8001eac:	f7fe fcd6 	bl	800085c <__aeabi_ddiv>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	460c      	mov	r4, r1
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	4621      	mov	r1, r4
 8001eb8:	f04f 0200 	mov.w	r2, #0
 8001ebc:	4b1f      	ldr	r3, [pc, #124]	; (8001f3c <buzzer_play_mario+0x32c>)
 8001ebe:	f7fe fba3 	bl	8000608 <__aeabi_dmul>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	460c      	mov	r4, r1
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	4621      	mov	r1, r4
 8001eca:	f04f 0200 	mov.w	r2, #0
 8001ece:	4b17      	ldr	r3, [pc, #92]	; (8001f2c <buzzer_play_mario+0x31c>)
 8001ed0:	f7fe fb9a 	bl	8000608 <__aeabi_dmul>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	460c      	mov	r4, r1
 8001ed8:	4618      	mov	r0, r3
 8001eda:	4621      	mov	r1, r4
 8001edc:	f7fe fe44 	bl	8000b68 <__aeabi_d2iz>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	60fb      	str	r3, [r7, #12]

	buzzer_play_e1(eighth);
 8001ee4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001ee6:	f7ff fe3f 	bl	8001b68 <buzzer_play_e1>
	buzzer_play_e1(eighth);
 8001eea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001eec:	f7ff fe3c 	bl	8001b68 <buzzer_play_e1>
	buzzer_rest(eighth);
 8001ef0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001ef2:	f7ff fe81 	bl	8001bf8 <buzzer_rest>
	buzzer_play_e1(eighth);
 8001ef6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001ef8:	f7ff fe36 	bl	8001b68 <buzzer_play_e1>
	buzzer_rest(eighth);
 8001efc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001efe:	f7ff fe7b 	bl	8001bf8 <buzzer_rest>
	buzzer_play_c1(eighth);
 8001f02:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f04:	f7ff fe0c 	bl	8001b20 <buzzer_play_c1>
	buzzer_play_e1(quarter);
 8001f08:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001f0a:	f7ff fe2d 	bl	8001b68 <buzzer_play_e1>
	buzzer_play_g1(quarter);
 8001f0e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001f10:	f7ff fe4e 	bl	8001bb0 <buzzer_play_g1>
	buzzer_rest(quarter);
 8001f14:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001f16:	f7ff fe6f 	bl	8001bf8 <buzzer_rest>
	buzzer_play_g0(quarter);
 8001f1a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001f1c:	f7ff fddc 	bl	8001ad8 <buzzer_play_g0>


}
 8001f20:	bf00      	nop
 8001f22:	3734      	adds	r7, #52	; 0x34
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd90      	pop	{r4, r7, pc}
 8001f28:	404e0000 	.word	0x404e0000
 8001f2c:	408f4000 	.word	0x408f4000
 8001f30:	3ff80000 	.word	0x3ff80000
 8001f34:	3fe00000 	.word	0x3fe00000
 8001f38:	3fd00000 	.word	0x3fd00000
 8001f3c:	40100000 	.word	0x40100000

08001f40 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8001f44:	4b17      	ldr	r3, [pc, #92]	; (8001fa4 <MX_CAN1_Init+0x64>)
 8001f46:	4a18      	ldr	r2, [pc, #96]	; (8001fa8 <MX_CAN1_Init+0x68>)
 8001f48:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8001f4a:	4b16      	ldr	r3, [pc, #88]	; (8001fa4 <MX_CAN1_Init+0x64>)
 8001f4c:	2203      	movs	r2, #3
 8001f4e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001f50:	4b14      	ldr	r3, [pc, #80]	; (8001fa4 <MX_CAN1_Init+0x64>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001f56:	4b13      	ldr	r3, [pc, #76]	; (8001fa4 <MX_CAN1_Init+0x64>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8001f5c:	4b11      	ldr	r3, [pc, #68]	; (8001fa4 <MX_CAN1_Init+0x64>)
 8001f5e:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8001f62:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001f64:	4b0f      	ldr	r3, [pc, #60]	; (8001fa4 <MX_CAN1_Init+0x64>)
 8001f66:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001f6a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001f6c:	4b0d      	ldr	r3, [pc, #52]	; (8001fa4 <MX_CAN1_Init+0x64>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8001f72:	4b0c      	ldr	r3, [pc, #48]	; (8001fa4 <MX_CAN1_Init+0x64>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 8001f78:	4b0a      	ldr	r3, [pc, #40]	; (8001fa4 <MX_CAN1_Init+0x64>)
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8001f7e:	4b09      	ldr	r3, [pc, #36]	; (8001fa4 <MX_CAN1_Init+0x64>)
 8001f80:	2201      	movs	r2, #1
 8001f82:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001f84:	4b07      	ldr	r3, [pc, #28]	; (8001fa4 <MX_CAN1_Init+0x64>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8001f8a:	4b06      	ldr	r3, [pc, #24]	; (8001fa4 <MX_CAN1_Init+0x64>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001f90:	4804      	ldr	r0, [pc, #16]	; (8001fa4 <MX_CAN1_Init+0x64>)
 8001f92:	f001 f82f 	bl	8002ff4 <HAL_CAN_Init>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001f9c:	f000 fb38 	bl	8002610 <Error_Handler>
  }

}
 8001fa0:	bf00      	nop
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	20004190 	.word	0x20004190
 8001fa8:	40006400 	.word	0x40006400

08001fac <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08a      	sub	sp, #40	; 0x28
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb4:	f107 0314 	add.w	r3, r7, #20
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	609a      	str	r2, [r3, #8]
 8001fc0:	60da      	str	r2, [r3, #12]
 8001fc2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a21      	ldr	r2, [pc, #132]	; (8002050 <HAL_CAN_MspInit+0xa4>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d13b      	bne.n	8002046 <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
 8001fd2:	4b20      	ldr	r3, [pc, #128]	; (8002054 <HAL_CAN_MspInit+0xa8>)
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd6:	4a1f      	ldr	r2, [pc, #124]	; (8002054 <HAL_CAN_MspInit+0xa8>)
 8001fd8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8001fde:	4b1d      	ldr	r3, [pc, #116]	; (8002054 <HAL_CAN_MspInit+0xa8>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe6:	613b      	str	r3, [r7, #16]
 8001fe8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	4b19      	ldr	r3, [pc, #100]	; (8002054 <HAL_CAN_MspInit+0xa8>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	4a18      	ldr	r2, [pc, #96]	; (8002054 <HAL_CAN_MspInit+0xa8>)
 8001ff4:	f043 0308 	orr.w	r3, r3, #8
 8001ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffa:	4b16      	ldr	r3, [pc, #88]	; (8002054 <HAL_CAN_MspInit+0xa8>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffe:	f003 0308 	and.w	r3, r3, #8
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002006:	2303      	movs	r3, #3
 8002008:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200a:	2302      	movs	r3, #2
 800200c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200e:	2300      	movs	r3, #0
 8002010:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002012:	2303      	movs	r3, #3
 8002014:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002016:	2309      	movs	r3, #9
 8002018:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800201a:	f107 0314 	add.w	r3, r7, #20
 800201e:	4619      	mov	r1, r3
 8002020:	480d      	ldr	r0, [pc, #52]	; (8002058 <HAL_CAN_MspInit+0xac>)
 8002022:	f001 ff47 	bl	8003eb4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8002026:	2200      	movs	r2, #0
 8002028:	2105      	movs	r1, #5
 800202a:	2013      	movs	r0, #19
 800202c:	f001 fef6 	bl	8003e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002030:	2013      	movs	r0, #19
 8002032:	f001 ff0f 	bl	8003e54 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8002036:	2200      	movs	r2, #0
 8002038:	2105      	movs	r1, #5
 800203a:	2014      	movs	r0, #20
 800203c:	f001 feee 	bl	8003e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002040:	2014      	movs	r0, #20
 8002042:	f001 ff07 	bl	8003e54 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8002046:	bf00      	nop
 8002048:	3728      	adds	r7, #40	; 0x28
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40006400 	.word	0x40006400
 8002054:	40023800 	.word	0x40023800
 8002058:	40020c00 	.word	0x40020c00

0800205c <can_filter_enable>:
  }
}

/* USER CODE BEGIN 1 */

void can_filter_enable(CAN_HandleTypeDef* hcan){
 800205c:	b580      	push	{r7, lr}
 800205e:	b08c      	sub	sp, #48	; 0x30
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef CAN_FilterConfigStructure;

	CAN_FilterConfigStructure.FilterIdHigh = 0x0000;
 8002064:	2300      	movs	r3, #0
 8002066:	60bb      	str	r3, [r7, #8]
	CAN_FilterConfigStructure.FilterIdLow = 0x0000;
 8002068:	2300      	movs	r3, #0
 800206a:	60fb      	str	r3, [r7, #12]
	CAN_FilterConfigStructure.FilterMaskIdHigh = 0x0000;
 800206c:	2300      	movs	r3, #0
 800206e:	613b      	str	r3, [r7, #16]
	CAN_FilterConfigStructure.FilterMaskIdLow = 0x0000;
 8002070:	2300      	movs	r3, #0
 8002072:	617b      	str	r3, [r7, #20]
	CAN_FilterConfigStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002074:	2300      	movs	r3, #0
 8002076:	61bb      	str	r3, [r7, #24]
	CAN_FilterConfigStructure.FilterMode = CAN_FILTERMODE_IDMASK;
 8002078:	2300      	movs	r3, #0
 800207a:	623b      	str	r3, [r7, #32]
	CAN_FilterConfigStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 800207c:	2301      	movs	r3, #1
 800207e:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_FilterConfigStructure.FilterActivation = ENABLE;
 8002080:	2301      	movs	r3, #1
 8002082:	62bb      	str	r3, [r7, #40]	; 0x28
	CAN_FilterConfigStructure.SlaveStartFilterBank = 27;
 8002084:	231b      	movs	r3, #27
 8002086:	62fb      	str	r3, [r7, #44]	; 0x2c

	CAN_FilterConfigStructure.FilterBank = 0;
 8002088:	2300      	movs	r3, #0
 800208a:	61fb      	str	r3, [r7, #28]

	HAL_CAN_ConfigFilter(hcan, &CAN_FilterConfigStructure);
 800208c:	f107 0308 	add.w	r3, r7, #8
 8002090:	4619      	mov	r1, r3
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f001 f8aa 	bl	80031ec <HAL_CAN_ConfigFilter>
}
 8002098:	bf00      	nop
 800209a:	3730      	adds	r7, #48	; 0x30
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}

080020a0 <can_filter_disable>:



void can_filter_disable(CAN_HandleTypeDef* hcan){
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08c      	sub	sp, #48	; 0x30
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef CAN_FilterConfigStructure;

	CAN_FilterConfigStructure.FilterIdHigh = 0x0000;
 80020a8:	2300      	movs	r3, #0
 80020aa:	60bb      	str	r3, [r7, #8]
	CAN_FilterConfigStructure.FilterIdLow = 0x0000;
 80020ac:	2300      	movs	r3, #0
 80020ae:	60fb      	str	r3, [r7, #12]
	CAN_FilterConfigStructure.FilterMaskIdHigh = 0x0000;
 80020b0:	2300      	movs	r3, #0
 80020b2:	613b      	str	r3, [r7, #16]
	CAN_FilterConfigStructure.FilterMaskIdLow = 0x0000;
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]
	CAN_FilterConfigStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	61bb      	str	r3, [r7, #24]
	CAN_FilterConfigStructure.FilterMode = CAN_FILTERMODE_IDMASK;
 80020bc:	2300      	movs	r3, #0
 80020be:	623b      	str	r3, [r7, #32]
	CAN_FilterConfigStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 80020c0:	2301      	movs	r3, #1
 80020c2:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_FilterConfigStructure.FilterActivation = DISABLE;
 80020c4:	2300      	movs	r3, #0
 80020c6:	62bb      	str	r3, [r7, #40]	; 0x28
	CAN_FilterConfigStructure.SlaveStartFilterBank = 27;
 80020c8:	231b      	movs	r3, #27
 80020ca:	62fb      	str	r3, [r7, #44]	; 0x2c

	CAN_FilterConfigStructure.FilterBank = 0;
 80020cc:	2300      	movs	r3, #0
 80020ce:	61fb      	str	r3, [r7, #28]

	HAL_CAN_ConfigFilter(hcan, &CAN_FilterConfigStructure);
 80020d0:	f107 0308 	add.w	r3, r7, #8
 80020d4:	4619      	mov	r1, r3
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f001 f888 	bl	80031ec <HAL_CAN_ConfigFilter>
}
 80020dc:	bf00      	nop
 80020de:	3730      	adds	r7, #48	; 0x30
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <HAL_CAN_RxFifo0MsgPendingCallback>:
 * The StdId is obtained from the can message, then it is written into the buffer array (it is an array of arrays)
 * To figure out which motor it is for the read/write functions, we will refer to a table - see notes from March 25, 2021
 * There may be a better table later

*/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b08a      	sub	sp, #40	; 0x28
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rx_header;
	rx_header.StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[CAN_RX_FIFO0].RIR) >> CAN_TI0R_STID_Pos;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 80020f4:	0d5b      	lsrs	r3, r3, #21
 80020f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80020fa:	60bb      	str	r3, [r7, #8]
	uint8_t idx=rx_header.StdId-CAN_RX_ID_START;
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	3b01      	subs	r3, #1
 8002102:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, can_rx_buffer[idx]);
 8002106:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800210a:	00db      	lsls	r3, r3, #3
 800210c:	4a05      	ldr	r2, [pc, #20]	; (8002124 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 800210e:	4413      	add	r3, r2
 8002110:	f107 0208 	add.w	r2, r7, #8
 8002114:	2100      	movs	r1, #0
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f001 fa67 	bl	80035ea <HAL_CAN_GetRxMessage>
}
 800211c:	bf00      	nop
 800211e:	3728      	adds	r7, #40	; 0x28
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	200041b8 	.word	0x200041b8

08002128 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	4a07      	ldr	r2, [pc, #28]	; (8002154 <vApplicationGetIdleTaskMemory+0x2c>)
 8002138:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	4a06      	ldr	r2, [pc, #24]	; (8002158 <vApplicationGetIdleTaskMemory+0x30>)
 800213e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2280      	movs	r2, #128	; 0x80
 8002144:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002146:	bf00      	nop
 8002148:	3714      	adds	r7, #20
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	20000094 	.word	0x20000094
 8002158:	200000e8 	.word	0x200000e8

0800215c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800215c:	b5b0      	push	{r4, r5, r7, lr}
 800215e:	b0a8      	sub	sp, #160	; 0xa0
 8002160:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8002162:	4b2e      	ldr	r3, [pc, #184]	; (800221c <MX_FREERTOS_Init+0xc0>)
 8002164:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8002168:	461d      	mov	r5, r3
 800216a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800216c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800216e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002172:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002176:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800217a:	2100      	movs	r1, #0
 800217c:	4618      	mov	r0, r3
 800217e:	f004 fa08 	bl	8006592 <osThreadCreate>
 8002182:	4602      	mov	r2, r0
 8002184:	4b26      	ldr	r3, [pc, #152]	; (8002220 <MX_FREERTOS_Init+0xc4>)
 8002186:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  	osThreadDef(ChassisTask, Chassis_Task_Func, osPriorityNormal, 0, 128);
 8002188:	4b26      	ldr	r3, [pc, #152]	; (8002224 <MX_FREERTOS_Init+0xc8>)
 800218a:	f107 0458 	add.w	r4, r7, #88	; 0x58
 800218e:	461d      	mov	r5, r3
 8002190:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002192:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002194:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002198:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    ChassisTaskHandle = osThreadCreate(osThread(ChassisTask), NULL);
 800219c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80021a0:	2100      	movs	r1, #0
 80021a2:	4618      	mov	r0, r3
 80021a4:	f004 f9f5 	bl	8006592 <osThreadCreate>
 80021a8:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c

    osThreadDef(GimbalTask, Gimbal_Task_Function, osPriorityNormal, 0, 128);
 80021ac:	4b1e      	ldr	r3, [pc, #120]	; (8002228 <MX_FREERTOS_Init+0xcc>)
 80021ae:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80021b2:	461d      	mov	r5, r3
 80021b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    GimbalTaskHandle = osThreadCreate(osThread(GimbalTask), NULL);
 80021c0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80021c4:	2100      	movs	r1, #0
 80021c6:	4618      	mov	r0, r3
 80021c8:	f004 f9e3 	bl	8006592 <osThreadCreate>
 80021cc:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98

    osThreadDef(ShootTask, Shoot_Task_Func, osPriorityNormal, 0, 128);
 80021d0:	4b16      	ldr	r3, [pc, #88]	; (800222c <MX_FREERTOS_Init+0xd0>)
 80021d2:	f107 0420 	add.w	r4, r7, #32
 80021d6:	461d      	mov	r5, r3
 80021d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    ShootTaskHandle = osThreadCreate(osThread(ShootTask), NULL);
 80021e4:	f107 0320 	add.w	r3, r7, #32
 80021e8:	2100      	movs	r1, #0
 80021ea:	4618      	mov	r0, r3
 80021ec:	f004 f9d1 	bl	8006592 <osThreadCreate>
 80021f0:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94

    osThreadDef(TimerTask, Timer_Task_Func, osPriorityAboveNormal, 0, 128);
 80021f4:	4b0e      	ldr	r3, [pc, #56]	; (8002230 <MX_FREERTOS_Init+0xd4>)
 80021f6:	1d3c      	adds	r4, r7, #4
 80021f8:	461d      	mov	r5, r3
 80021fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021fe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002202:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    TimerTaskHandle = osThreadCreate(osThread(TimerTask), NULL);
 8002206:	1d3b      	adds	r3, r7, #4
 8002208:	2100      	movs	r1, #0
 800220a:	4618      	mov	r0, r3
 800220c:	f004 f9c1 	bl	8006592 <osThreadCreate>
 8002210:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002214:	bf00      	nop
 8002216:	37a0      	adds	r7, #160	; 0xa0
 8002218:	46bd      	mov	sp, r7
 800221a:	bdb0      	pop	{r4, r5, r7, pc}
 800221c:	08009a00 	.word	0x08009a00
 8002220:	200042b0 	.word	0x200042b0
 8002224:	08009a28 	.word	0x08009a28
 8002228:	08009a50 	.word	0x08009a50
 800222c:	08009a78 	.word	0x08009a78
 8002230:	08009aa0 	.word	0x08009aa0

08002234 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800223c:	2001      	movs	r0, #1
 800223e:	f004 f9f4 	bl	800662a <osDelay>
 8002242:	e7fb      	b.n	800223c <StartDefaultTask+0x8>

08002244 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08c      	sub	sp, #48	; 0x30
 8002248:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224a:	f107 031c 	add.w	r3, r7, #28
 800224e:	2200      	movs	r2, #0
 8002250:	601a      	str	r2, [r3, #0]
 8002252:	605a      	str	r2, [r3, #4]
 8002254:	609a      	str	r2, [r3, #8]
 8002256:	60da      	str	r2, [r3, #12]
 8002258:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	61bb      	str	r3, [r7, #24]
 800225e:	4b6a      	ldr	r3, [pc, #424]	; (8002408 <MX_GPIO_Init+0x1c4>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	4a69      	ldr	r2, [pc, #420]	; (8002408 <MX_GPIO_Init+0x1c4>)
 8002264:	f043 0301 	orr.w	r3, r3, #1
 8002268:	6313      	str	r3, [r2, #48]	; 0x30
 800226a:	4b67      	ldr	r3, [pc, #412]	; (8002408 <MX_GPIO_Init+0x1c4>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	f003 0301 	and.w	r3, r3, #1
 8002272:	61bb      	str	r3, [r7, #24]
 8002274:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	617b      	str	r3, [r7, #20]
 800227a:	4b63      	ldr	r3, [pc, #396]	; (8002408 <MX_GPIO_Init+0x1c4>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	4a62      	ldr	r2, [pc, #392]	; (8002408 <MX_GPIO_Init+0x1c4>)
 8002280:	f043 0310 	orr.w	r3, r3, #16
 8002284:	6313      	str	r3, [r2, #48]	; 0x30
 8002286:	4b60      	ldr	r3, [pc, #384]	; (8002408 <MX_GPIO_Init+0x1c4>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	f003 0310 	and.w	r3, r3, #16
 800228e:	617b      	str	r3, [r7, #20]
 8002290:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	613b      	str	r3, [r7, #16]
 8002296:	4b5c      	ldr	r3, [pc, #368]	; (8002408 <MX_GPIO_Init+0x1c4>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229a:	4a5b      	ldr	r2, [pc, #364]	; (8002408 <MX_GPIO_Init+0x1c4>)
 800229c:	f043 0308 	orr.w	r3, r3, #8
 80022a0:	6313      	str	r3, [r2, #48]	; 0x30
 80022a2:	4b59      	ldr	r3, [pc, #356]	; (8002408 <MX_GPIO_Init+0x1c4>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a6:	f003 0308 	and.w	r3, r3, #8
 80022aa:	613b      	str	r3, [r7, #16]
 80022ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	4b55      	ldr	r3, [pc, #340]	; (8002408 <MX_GPIO_Init+0x1c4>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b6:	4a54      	ldr	r2, [pc, #336]	; (8002408 <MX_GPIO_Init+0x1c4>)
 80022b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022bc:	6313      	str	r3, [r2, #48]	; 0x30
 80022be:	4b52      	ldr	r3, [pc, #328]	; (8002408 <MX_GPIO_Init+0x1c4>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022c6:	60fb      	str	r3, [r7, #12]
 80022c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	60bb      	str	r3, [r7, #8]
 80022ce:	4b4e      	ldr	r3, [pc, #312]	; (8002408 <MX_GPIO_Init+0x1c4>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	4a4d      	ldr	r2, [pc, #308]	; (8002408 <MX_GPIO_Init+0x1c4>)
 80022d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022d8:	6313      	str	r3, [r2, #48]	; 0x30
 80022da:	4b4b      	ldr	r3, [pc, #300]	; (8002408 <MX_GPIO_Init+0x1c4>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022e2:	60bb      	str	r3, [r7, #8]
 80022e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	607b      	str	r3, [r7, #4]
 80022ea:	4b47      	ldr	r3, [pc, #284]	; (8002408 <MX_GPIO_Init+0x1c4>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	4a46      	ldr	r2, [pc, #280]	; (8002408 <MX_GPIO_Init+0x1c4>)
 80022f0:	f043 0320 	orr.w	r3, r3, #32
 80022f4:	6313      	str	r3, [r2, #48]	; 0x30
 80022f6:	4b44      	ldr	r3, [pc, #272]	; (8002408 <MX_GPIO_Init+0x1c4>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	f003 0320 	and.w	r3, r3, #32
 80022fe:	607b      	str	r3, [r7, #4]
 8002300:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002302:	2300      	movs	r3, #0
 8002304:	603b      	str	r3, [r7, #0]
 8002306:	4b40      	ldr	r3, [pc, #256]	; (8002408 <MX_GPIO_Init+0x1c4>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230a:	4a3f      	ldr	r2, [pc, #252]	; (8002408 <MX_GPIO_Init+0x1c4>)
 800230c:	f043 0302 	orr.w	r3, r3, #2
 8002310:	6313      	str	r3, [r2, #48]	; 0x30
 8002312:	4b3d      	ldr	r3, [pc, #244]	; (8002408 <MX_GPIO_Init+0x1c4>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	603b      	str	r3, [r7, #0]
 800231c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_A_Pin|LD_B_Pin|LD_C_Pin|LD_D_Pin, GPIO_PIN_SET);
 800231e:	2201      	movs	r2, #1
 8002320:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8002324:	4839      	ldr	r0, [pc, #228]	; (800240c <MX_GPIO_Init+0x1c8>)
 8002326:	f001 ff6f 	bl	8004208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_E_Pin|LD_F_Pin|LD_G_Pin|LD_H_Pin, GPIO_PIN_SET);
 800232a:	2201      	movs	r2, #1
 800232c:	211e      	movs	r1, #30
 800232e:	4837      	ldr	r0, [pc, #220]	; (800240c <MX_GPIO_Init+0x1c8>)
 8002330:	f001 ff6a 	bl	8004208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_RESET);
 8002334:	2200      	movs	r2, #0
 8002336:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800233a:	4835      	ldr	r0, [pc, #212]	; (8002410 <MX_GPIO_Init+0x1cc>)
 800233c:	f001 ff64 	bl	8004208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_RESET);
 8002340:	2200      	movs	r2, #0
 8002342:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002346:	4833      	ldr	r0, [pc, #204]	; (8002414 <MX_GPIO_Init+0x1d0>)
 8002348:	f001 ff5e 	bl	8004208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UltraSound_Trig_Pin;
 800234c:	2320      	movs	r3, #32
 800234e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002350:	2300      	movs	r3, #0
 8002352:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002354:	2301      	movs	r3, #1
 8002356:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(UltraSound_Trig_GPIO_Port, &GPIO_InitStruct);
 8002358:	f107 031c 	add.w	r3, r7, #28
 800235c:	4619      	mov	r1, r3
 800235e:	482c      	ldr	r0, [pc, #176]	; (8002410 <MX_GPIO_Init+0x1cc>)
 8002360:	f001 fda8 	bl	8003eb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_A_Pin|LD_B_Pin|LD_C_Pin|LD_D_Pin
 8002364:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 8002368:	61fb      	str	r3, [r7, #28]
                          |LD_E_Pin|LD_F_Pin|LD_G_Pin|LD_H_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800236a:	2301      	movs	r3, #1
 800236c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236e:	2300      	movs	r3, #0
 8002370:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002372:	2300      	movs	r3, #0
 8002374:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002376:	f107 031c 	add.w	r3, r7, #28
 800237a:	4619      	mov	r1, r3
 800237c:	4823      	ldr	r0, [pc, #140]	; (800240c <MX_GPIO_Init+0x1c8>)
 800237e:	f001 fd99 	bl	8003eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UltraSound_Echo_Pin;
 8002382:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002386:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002388:	2300      	movs	r3, #0
 800238a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800238c:	2301      	movs	r3, #1
 800238e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(UltraSound_Echo_GPIO_Port, &GPIO_InitStruct);
 8002390:	f107 031c 	add.w	r3, r7, #28
 8002394:	4619      	mov	r1, r3
 8002396:	481f      	ldr	r0, [pc, #124]	; (8002414 <MX_GPIO_Init+0x1d0>)
 8002398:	f001 fd8c 	bl	8003eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 800239c:	2304      	movs	r3, #4
 800239e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023a0:	4b1d      	ldr	r3, [pc, #116]	; (8002418 <MX_GPIO_Init+0x1d4>)
 80023a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80023a8:	f107 031c 	add.w	r3, r7, #28
 80023ac:	4619      	mov	r1, r3
 80023ae:	481b      	ldr	r0, [pc, #108]	; (800241c <MX_GPIO_Init+0x1d8>)
 80023b0:	f001 fd80 	bl	8003eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Red_Pin;
 80023b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80023b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ba:	2301      	movs	r3, #1
 80023bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023be:	2300      	movs	r3, #0
 80023c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c2:	2300      	movs	r3, #0
 80023c4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_Red_GPIO_Port, &GPIO_InitStruct);
 80023c6:	f107 031c 	add.w	r3, r7, #28
 80023ca:	4619      	mov	r1, r3
 80023cc:	4810      	ldr	r0, [pc, #64]	; (8002410 <MX_GPIO_Init+0x1cc>)
 80023ce:	f001 fd71 	bl	8003eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Green_Pin;
 80023d2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80023d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d8:	2301      	movs	r3, #1
 80023da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023dc:	2300      	movs	r3, #0
 80023de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e0:	2300      	movs	r3, #0
 80023e2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_Green_GPIO_Port, &GPIO_InitStruct);
 80023e4:	f107 031c 	add.w	r3, r7, #28
 80023e8:	4619      	mov	r1, r3
 80023ea:	480a      	ldr	r0, [pc, #40]	; (8002414 <MX_GPIO_Init+0x1d0>)
 80023ec:	f001 fd62 	bl	8003eb4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80023f0:	2200      	movs	r2, #0
 80023f2:	2105      	movs	r1, #5
 80023f4:	2008      	movs	r0, #8
 80023f6:	f001 fd11 	bl	8003e1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80023fa:	2008      	movs	r0, #8
 80023fc:	f001 fd2a 	bl	8003e54 <HAL_NVIC_EnableIRQ>
}
 8002400:	bf00      	nop
 8002402:	3730      	adds	r7, #48	; 0x30
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	40023800 	.word	0x40023800
 800240c:	40021800 	.word	0x40021800
 8002410:	40021000 	.word	0x40021000
 8002414:	40021400 	.word	0x40021400
 8002418:	10110000 	.word	0x10110000
 800241c:	40020400 	.word	0x40020400

08002420 <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 2 */



//This function occurs whenever an EXTI line is called, the EXTI needs to be setup in the ioc file, and button pin is setup as interrupt (EXTI2) right now, and hence, whenver the white button is pressed, this function below is activated
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af02      	add	r7, sp, #8
 8002426:	4603      	mov	r3, r0
 8002428:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == Button_Pin){
 800242a:	88fb      	ldrh	r3, [r7, #6]
 800242c:	2b04      	cmp	r3, #4
 800242e:	d12b      	bne.n	8002488 <HAL_GPIO_EXTI_Callback+0x68>
		//can_filter_enable(&hcan1);
		can_filter_enable(&hcan1);
 8002430:	4817      	ldr	r0, [pc, #92]	; (8002490 <HAL_GPIO_EXTI_Callback+0x70>)
 8002432:	f7ff fe13 	bl	800205c <can_filter_enable>
		uint8_t motorStatus[8];
		memcpy(motorStatus, can_rx_buffer,8);
 8002436:	4a17      	ldr	r2, [pc, #92]	; (8002494 <HAL_GPIO_EXTI_Callback+0x74>)
 8002438:	f107 0308 	add.w	r3, r7, #8
 800243c:	6810      	ldr	r0, [r2, #0]
 800243e:	6851      	ldr	r1, [r2, #4]
 8002440:	c303      	stmia	r3!, {r0, r1}
	             "ID           %d\r\n"
	             "Angle        %d\r\n"
	             "Current      %d\r\n"
	             "Speed        %d\r\n"
	             "Temperature  %u\r\n"
	             "=================================\r\n\r\n",1,(int16_t)(motorStatus[0] << 8 | motorStatus[1]),(int16_t)(motorStatus[2] << 8 | motorStatus[3]),(int16_t)(motorStatus[4] << 8 | motorStatus[5]),(int16_t)(motorStatus[6]));
 8002442:	7a3b      	ldrb	r3, [r7, #8]
 8002444:	021b      	lsls	r3, r3, #8
 8002446:	b21a      	sxth	r2, r3
 8002448:	7a7b      	ldrb	r3, [r7, #9]
 800244a:	b21b      	sxth	r3, r3
 800244c:	4313      	orrs	r3, r2
 800244e:	b21b      	sxth	r3, r3
		printf("\n======== 6020 DATA REPORT ========\r\n"
 8002450:	4619      	mov	r1, r3
	             "=================================\r\n\r\n",1,(int16_t)(motorStatus[0] << 8 | motorStatus[1]),(int16_t)(motorStatus[2] << 8 | motorStatus[3]),(int16_t)(motorStatus[4] << 8 | motorStatus[5]),(int16_t)(motorStatus[6]));
 8002452:	7abb      	ldrb	r3, [r7, #10]
 8002454:	021b      	lsls	r3, r3, #8
 8002456:	b21a      	sxth	r2, r3
 8002458:	7afb      	ldrb	r3, [r7, #11]
 800245a:	b21b      	sxth	r3, r3
 800245c:	4313      	orrs	r3, r2
 800245e:	b21b      	sxth	r3, r3
		printf("\n======== 6020 DATA REPORT ========\r\n"
 8002460:	4618      	mov	r0, r3
	             "=================================\r\n\r\n",1,(int16_t)(motorStatus[0] << 8 | motorStatus[1]),(int16_t)(motorStatus[2] << 8 | motorStatus[3]),(int16_t)(motorStatus[4] << 8 | motorStatus[5]),(int16_t)(motorStatus[6]));
 8002462:	7b3b      	ldrb	r3, [r7, #12]
 8002464:	021b      	lsls	r3, r3, #8
 8002466:	b21a      	sxth	r2, r3
 8002468:	7b7b      	ldrb	r3, [r7, #13]
 800246a:	b21b      	sxth	r3, r3
 800246c:	4313      	orrs	r3, r2
 800246e:	b21b      	sxth	r3, r3
 8002470:	7bba      	ldrb	r2, [r7, #14]
		printf("\n======== 6020 DATA REPORT ========\r\n"
 8002472:	9201      	str	r2, [sp, #4]
 8002474:	9300      	str	r3, [sp, #0]
 8002476:	4603      	mov	r3, r0
 8002478:	460a      	mov	r2, r1
 800247a:	2101      	movs	r1, #1
 800247c:	4806      	ldr	r0, [pc, #24]	; (8002498 <HAL_GPIO_EXTI_Callback+0x78>)
 800247e:	f005 fab9 	bl	80079f4 <iprintf>

		//Adding HAL_Delay would stop the entire code!
		//HAL_Delay(5000);

		can_filter_disable(&hcan1);
 8002482:	4803      	ldr	r0, [pc, #12]	; (8002490 <HAL_GPIO_EXTI_Callback+0x70>)
 8002484:	f7ff fe0c 	bl	80020a0 <can_filter_disable>


	}
}
 8002488:	bf00      	nop
 800248a:	3710      	adds	r7, #16
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	20004190 	.word	0x20004190
 8002494:	200041b8 	.word	0x200041b8
 8002498:	08009abc 	.word	0x08009abc

0800249c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024a0:	f000 fd66 	bl	8002f70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024a4:	f000 f822 	bl	80024ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024a8:	f7ff fecc 	bl	8002244 <MX_GPIO_Init>
  MX_CAN1_Init();
 80024ac:	f7ff fd48 	bl	8001f40 <MX_CAN1_Init>
  MX_TIM4_Init();
 80024b0:	f000 fa4c 	bl	800294c <MX_TIM4_Init>
  MX_TIM12_Init();
 80024b4:	f000 fab0 	bl	8002a18 <MX_TIM12_Init>
  MX_UART7_Init();
 80024b8:	f000 fc48 	bl	8002d4c <MX_UART7_Init>
  MX_USART6_Init();
 80024bc:	f000 fc70 	bl	8002da0 <MX_USART6_Init>
  MX_TIM14_Init();
 80024c0:	f000 fb14 	bl	8002aec <MX_TIM14_Init>
  MX_TIM13_Init();
 80024c4:	f000 faee 	bl	8002aa4 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  buzzer_init();
 80024c8:	f7ff fafc 	bl	8001ac4 <buzzer_init>
  HAL_CAN_Start(&hcan1);
 80024cc:	4805      	ldr	r0, [pc, #20]	; (80024e4 <main+0x48>)
 80024ce:	f000 ff6d 	bl	80033ac <HAL_CAN_Start>
  //HAL_TIM_Base_Start_IT(&htim14);
  HAL_TIM_Base_Start_IT(&htim13);
 80024d2:	4805      	ldr	r0, [pc, #20]	; (80024e8 <main+0x4c>)
 80024d4:	f002 fb7d 	bl	8004bd2 <HAL_TIM_Base_Start_IT>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80024d8:	f7ff fe40 	bl	800215c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80024dc:	f004 f852 	bl	8006584 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80024e0:	e7fe      	b.n	80024e0 <main+0x44>
 80024e2:	bf00      	nop
 80024e4:	20004190 	.word	0x20004190
 80024e8:	200042f4 	.word	0x200042f4

080024ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b094      	sub	sp, #80	; 0x50
 80024f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024f2:	f107 0320 	add.w	r3, r7, #32
 80024f6:	2230      	movs	r2, #48	; 0x30
 80024f8:	2100      	movs	r1, #0
 80024fa:	4618      	mov	r0, r3
 80024fc:	f005 fa72 	bl	80079e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002500:	f107 030c 	add.w	r3, r7, #12
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	605a      	str	r2, [r3, #4]
 800250a:	609a      	str	r2, [r3, #8]
 800250c:	60da      	str	r2, [r3, #12]
 800250e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002510:	2300      	movs	r3, #0
 8002512:	60bb      	str	r3, [r7, #8]
 8002514:	4b29      	ldr	r3, [pc, #164]	; (80025bc <SystemClock_Config+0xd0>)
 8002516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002518:	4a28      	ldr	r2, [pc, #160]	; (80025bc <SystemClock_Config+0xd0>)
 800251a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800251e:	6413      	str	r3, [r2, #64]	; 0x40
 8002520:	4b26      	ldr	r3, [pc, #152]	; (80025bc <SystemClock_Config+0xd0>)
 8002522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800252c:	2300      	movs	r3, #0
 800252e:	607b      	str	r3, [r7, #4]
 8002530:	4b23      	ldr	r3, [pc, #140]	; (80025c0 <SystemClock_Config+0xd4>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002538:	4a21      	ldr	r2, [pc, #132]	; (80025c0 <SystemClock_Config+0xd4>)
 800253a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800253e:	6013      	str	r3, [r2, #0]
 8002540:	4b1f      	ldr	r3, [pc, #124]	; (80025c0 <SystemClock_Config+0xd4>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002548:	607b      	str	r3, [r7, #4]
 800254a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800254c:	2301      	movs	r3, #1
 800254e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002550:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002554:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002556:	2302      	movs	r3, #2
 8002558:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800255a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800255e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8002560:	2306      	movs	r3, #6
 8002562:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002564:	23a8      	movs	r3, #168	; 0xa8
 8002566:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002568:	2302      	movs	r3, #2
 800256a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800256c:	2304      	movs	r3, #4
 800256e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002570:	f107 0320 	add.w	r3, r7, #32
 8002574:	4618      	mov	r0, r3
 8002576:	f001 fe93 	bl	80042a0 <HAL_RCC_OscConfig>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002580:	f000 f846 	bl	8002610 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002584:	230f      	movs	r3, #15
 8002586:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002588:	2302      	movs	r3, #2
 800258a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800258c:	2380      	movs	r3, #128	; 0x80
 800258e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002590:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002594:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002596:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800259a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800259c:	f107 030c 	add.w	r3, r7, #12
 80025a0:	2102      	movs	r1, #2
 80025a2:	4618      	mov	r0, r3
 80025a4:	f002 f8ec 	bl	8004780 <HAL_RCC_ClockConfig>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80025ae:	f000 f82f 	bl	8002610 <Error_Handler>
  }
}
 80025b2:	bf00      	nop
 80025b4:	3750      	adds	r7, #80	; 0x50
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	40023800 	.word	0x40023800
 80025c0:	40007000 	.word	0x40007000

080025c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  if (htim->Instance == TIM14){
	//HAL_GPIO_TogglePin(LED_Red_GPIO_Port,LED_Red_Pin);
  }

  if(htim->Instance == TIM13)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a0b      	ldr	r2, [pc, #44]	; (8002600 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d109      	bne.n	80025ea <HAL_TIM_PeriodElapsedCallback+0x26>
  {
	 period_counter++;
 80025d6:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	3301      	adds	r3, #1
 80025dc:	4a09      	ldr	r2, [pc, #36]	; (8002604 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80025de:	6013      	str	r3, [r2, #0]
	 HAL_GPIO_TogglePin(LED_Red_GPIO_Port,LED_Red_Pin);
 80025e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80025e4:	4808      	ldr	r0, [pc, #32]	; (8002608 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80025e6:	f001 fe28 	bl	800423a <HAL_GPIO_TogglePin>
  }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a07      	ldr	r2, [pc, #28]	; (800260c <HAL_TIM_PeriodElapsedCallback+0x48>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d101      	bne.n	80025f8 <HAL_TIM_PeriodElapsedCallback+0x34>
    HAL_IncTick();
 80025f4:	f000 fcde 	bl	8002fb4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80025f8:	bf00      	nop
 80025fa:	3708      	adds	r7, #8
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40001c00 	.word	0x40001c00
 8002604:	200002e8 	.word	0x200002e8
 8002608:	40021000 	.word	0x40021000
 800260c:	40000c00 	.word	0x40000c00

08002610 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002614:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002616:	e7fe      	b.n	8002616 <Error_Handler+0x6>

08002618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800261e:	2300      	movs	r3, #0
 8002620:	607b      	str	r3, [r7, #4]
 8002622:	4b12      	ldr	r3, [pc, #72]	; (800266c <HAL_MspInit+0x54>)
 8002624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002626:	4a11      	ldr	r2, [pc, #68]	; (800266c <HAL_MspInit+0x54>)
 8002628:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800262c:	6453      	str	r3, [r2, #68]	; 0x44
 800262e:	4b0f      	ldr	r3, [pc, #60]	; (800266c <HAL_MspInit+0x54>)
 8002630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002636:	607b      	str	r3, [r7, #4]
 8002638:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800263a:	2300      	movs	r3, #0
 800263c:	603b      	str	r3, [r7, #0]
 800263e:	4b0b      	ldr	r3, [pc, #44]	; (800266c <HAL_MspInit+0x54>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002642:	4a0a      	ldr	r2, [pc, #40]	; (800266c <HAL_MspInit+0x54>)
 8002644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002648:	6413      	str	r3, [r2, #64]	; 0x40
 800264a:	4b08      	ldr	r3, [pc, #32]	; (800266c <HAL_MspInit+0x54>)
 800264c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002652:	603b      	str	r3, [r7, #0]
 8002654:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002656:	2200      	movs	r2, #0
 8002658:	210f      	movs	r1, #15
 800265a:	f06f 0001 	mvn.w	r0, #1
 800265e:	f001 fbdd 	bl	8003e1c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002662:	bf00      	nop
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	40023800 	.word	0x40023800

08002670 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b08c      	sub	sp, #48	; 0x30
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002678:	2300      	movs	r3, #0
 800267a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800267c:	2300      	movs	r3, #0
 800267e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0);
 8002680:	2200      	movs	r2, #0
 8002682:	6879      	ldr	r1, [r7, #4]
 8002684:	2032      	movs	r0, #50	; 0x32
 8002686:	f001 fbc9 	bl	8003e1c <HAL_NVIC_SetPriority>

  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800268a:	2032      	movs	r0, #50	; 0x32
 800268c:	f001 fbe2 	bl	8003e54 <HAL_NVIC_EnableIRQ>
  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002690:	2300      	movs	r3, #0
 8002692:	60fb      	str	r3, [r7, #12]
 8002694:	4b1f      	ldr	r3, [pc, #124]	; (8002714 <HAL_InitTick+0xa4>)
 8002696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002698:	4a1e      	ldr	r2, [pc, #120]	; (8002714 <HAL_InitTick+0xa4>)
 800269a:	f043 0308 	orr.w	r3, r3, #8
 800269e:	6413      	str	r3, [r2, #64]	; 0x40
 80026a0:	4b1c      	ldr	r3, [pc, #112]	; (8002714 <HAL_InitTick+0xa4>)
 80026a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a4:	f003 0308 	and.w	r3, r3, #8
 80026a8:	60fb      	str	r3, [r7, #12]
 80026aa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80026ac:	f107 0210 	add.w	r2, r7, #16
 80026b0:	f107 0314 	add.w	r3, r7, #20
 80026b4:	4611      	mov	r1, r2
 80026b6:	4618      	mov	r0, r3
 80026b8:	f002 fa2e 	bl	8004b18 <HAL_RCC_GetClockConfig>

  /* Compute TIM5 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80026bc:	f002 fa04 	bl	8004ac8 <HAL_RCC_GetPCLK1Freq>
 80026c0:	4603      	mov	r3, r0
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80026c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026c8:	4a13      	ldr	r2, [pc, #76]	; (8002718 <HAL_InitTick+0xa8>)
 80026ca:	fba2 2303 	umull	r2, r3, r2, r3
 80026ce:	0c9b      	lsrs	r3, r3, #18
 80026d0:	3b01      	subs	r3, #1
 80026d2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80026d4:	4b11      	ldr	r3, [pc, #68]	; (800271c <HAL_InitTick+0xac>)
 80026d6:	4a12      	ldr	r2, [pc, #72]	; (8002720 <HAL_InitTick+0xb0>)
 80026d8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 80026da:	4b10      	ldr	r3, [pc, #64]	; (800271c <HAL_InitTick+0xac>)
 80026dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80026e0:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80026e2:	4a0e      	ldr	r2, [pc, #56]	; (800271c <HAL_InitTick+0xac>)
 80026e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026e6:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80026e8:	4b0c      	ldr	r3, [pc, #48]	; (800271c <HAL_InitTick+0xac>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026ee:	4b0b      	ldr	r3, [pc, #44]	; (800271c <HAL_InitTick+0xac>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 80026f4:	4809      	ldr	r0, [pc, #36]	; (800271c <HAL_InitTick+0xac>)
 80026f6:	f002 fa41 	bl	8004b7c <HAL_TIM_Base_Init>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d104      	bne.n	800270a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 8002700:	4806      	ldr	r0, [pc, #24]	; (800271c <HAL_InitTick+0xac>)
 8002702:	f002 fa66 	bl	8004bd2 <HAL_TIM_Base_Start_IT>
 8002706:	4603      	mov	r3, r0
 8002708:	e000      	b.n	800270c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
}
 800270c:	4618      	mov	r0, r3
 800270e:	3730      	adds	r7, #48	; 0x30
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40023800 	.word	0x40023800
 8002718:	431bde83 	.word	0x431bde83
 800271c:	200042b4 	.word	0x200042b4
 8002720:	40000c00 	.word	0x40000c00

08002724 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002728:	e7fe      	b.n	8002728 <NMI_Handler+0x4>

0800272a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800272a:	b480      	push	{r7}
 800272c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800272e:	e7fe      	b.n	800272e <HardFault_Handler+0x4>

08002730 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002734:	e7fe      	b.n	8002734 <MemManage_Handler+0x4>

08002736 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002736:	b480      	push	{r7}
 8002738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800273a:	e7fe      	b.n	800273a <BusFault_Handler+0x4>

0800273c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002740:	e7fe      	b.n	8002740 <UsageFault_Handler+0x4>

08002742 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002742:	b480      	push	{r7}
 8002744:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002746:	bf00      	nop
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002754:	2004      	movs	r0, #4
 8002756:	f001 fd8b 	bl	8004270 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800275a:	bf00      	nop
 800275c:	bd80      	pop	{r7, pc}
	...

08002760 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002764:	4802      	ldr	r0, [pc, #8]	; (8002770 <CAN1_TX_IRQHandler+0x10>)
 8002766:	f001 f878 	bl	800385a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800276a:	bf00      	nop
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	20004190 	.word	0x20004190

08002774 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002778:	4802      	ldr	r0, [pc, #8]	; (8002784 <CAN1_RX0_IRQHandler+0x10>)
 800277a:	f001 f86e 	bl	800385a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800277e:	bf00      	nop
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	20004190 	.word	0x20004190

08002788 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 800278c:	4802      	ldr	r0, [pc, #8]	; (8002798 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800278e:	f002 faad 	bl	8004cec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8002792:	bf00      	nop
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	200042f4 	.word	0x200042f4

0800279c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80027a0:	4802      	ldr	r0, [pc, #8]	; (80027ac <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80027a2:	f002 faa3 	bl	8004cec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80027a6:	bf00      	nop
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	20004334 	.word	0x20004334

080027b0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80027b4:	4802      	ldr	r0, [pc, #8]	; (80027c0 <TIM5_IRQHandler+0x10>)
 80027b6:	f002 fa99 	bl	8004cec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80027ba:	bf00      	nop
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	200042b4 	.word	0x200042b4

080027c4 <USART6_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&husart6);
 80027c8:	4802      	ldr	r0, [pc, #8]	; (80027d4 <USART6_IRQHandler+0x10>)
 80027ca:	f003 f8c7 	bl	800595c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80027ce:	bf00      	nop
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	20004374 	.word	0x20004374

080027d8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	e00a      	b.n	8002800 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80027ea:	f3af 8000 	nop.w
 80027ee:	4601      	mov	r1, r0
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	1c5a      	adds	r2, r3, #1
 80027f4:	60ba      	str	r2, [r7, #8]
 80027f6:	b2ca      	uxtb	r2, r1
 80027f8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	3301      	adds	r3, #1
 80027fe:	617b      	str	r3, [r7, #20]
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	429a      	cmp	r2, r3
 8002806:	dbf0      	blt.n	80027ea <_read+0x12>
	}

return len;
 8002808:	687b      	ldr	r3, [r7, #4]
}
 800280a:	4618      	mov	r0, r3
 800280c:	3718      	adds	r7, #24
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b086      	sub	sp, #24
 8002816:	af00      	add	r7, sp, #0
 8002818:	60f8      	str	r0, [r7, #12]
 800281a:	60b9      	str	r1, [r7, #8]
 800281c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800281e:	2300      	movs	r3, #0
 8002820:	617b      	str	r3, [r7, #20]
 8002822:	e009      	b.n	8002838 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	1c5a      	adds	r2, r3, #1
 8002828:	60ba      	str	r2, [r7, #8]
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	4618      	mov	r0, r3
 800282e:	f000 fa7b 	bl	8002d28 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	3301      	adds	r3, #1
 8002836:	617b      	str	r3, [r7, #20]
 8002838:	697a      	ldr	r2, [r7, #20]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	429a      	cmp	r2, r3
 800283e:	dbf1      	blt.n	8002824 <_write+0x12>
	}
	return len;
 8002840:	687b      	ldr	r3, [r7, #4]
}
 8002842:	4618      	mov	r0, r3
 8002844:	3718      	adds	r7, #24
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <_close>:

int _close(int file)
{
 800284a:	b480      	push	{r7}
 800284c:	b083      	sub	sp, #12
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
	return -1;
 8002852:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002856:	4618      	mov	r0, r3
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr

08002862 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002862:	b480      	push	{r7}
 8002864:	b083      	sub	sp, #12
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
 800286a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002872:	605a      	str	r2, [r3, #4]
	return 0;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr

08002882 <_isatty>:

int _isatty(int file)
{
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
	return 1;
 800288a:	2301      	movs	r3, #1
}
 800288c:	4618      	mov	r0, r3
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
	return 0;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3714      	adds	r7, #20
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
	...

080028b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b086      	sub	sp, #24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80028bc:	4a14      	ldr	r2, [pc, #80]	; (8002910 <_sbrk+0x5c>)
 80028be:	4b15      	ldr	r3, [pc, #84]	; (8002914 <_sbrk+0x60>)
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028c8:	4b13      	ldr	r3, [pc, #76]	; (8002918 <_sbrk+0x64>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d102      	bne.n	80028d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028d0:	4b11      	ldr	r3, [pc, #68]	; (8002918 <_sbrk+0x64>)
 80028d2:	4a12      	ldr	r2, [pc, #72]	; (800291c <_sbrk+0x68>)
 80028d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028d6:	4b10      	ldr	r3, [pc, #64]	; (8002918 <_sbrk+0x64>)
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4413      	add	r3, r2
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d207      	bcs.n	80028f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028e4:	f005 f854 	bl	8007990 <__errno>
 80028e8:	4602      	mov	r2, r0
 80028ea:	230c      	movs	r3, #12
 80028ec:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80028ee:	f04f 33ff 	mov.w	r3, #4294967295
 80028f2:	e009      	b.n	8002908 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028f4:	4b08      	ldr	r3, [pc, #32]	; (8002918 <_sbrk+0x64>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028fa:	4b07      	ldr	r3, [pc, #28]	; (8002918 <_sbrk+0x64>)
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4413      	add	r3, r2
 8002902:	4a05      	ldr	r2, [pc, #20]	; (8002918 <_sbrk+0x64>)
 8002904:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002906:	68fb      	ldr	r3, [r7, #12]
}
 8002908:	4618      	mov	r0, r3
 800290a:	3718      	adds	r7, #24
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	20030000 	.word	0x20030000
 8002914:	00000400 	.word	0x00000400
 8002918:	200002ec 	.word	0x200002ec
 800291c:	20004400 	.word	0x20004400

08002920 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002924:	4b08      	ldr	r3, [pc, #32]	; (8002948 <SystemInit+0x28>)
 8002926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800292a:	4a07      	ldr	r2, [pc, #28]	; (8002948 <SystemInit+0x28>)
 800292c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002930:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002934:	4b04      	ldr	r3, [pc, #16]	; (8002948 <SystemInit+0x28>)
 8002936:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800293a:	609a      	str	r2, [r3, #8]
#endif
}
 800293c:	bf00      	nop
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	e000ed00 	.word	0xe000ed00

0800294c <MX_TIM4_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b08a      	sub	sp, #40	; 0x28
 8002950:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002952:	f107 0320 	add.w	r3, r7, #32
 8002956:	2200      	movs	r2, #0
 8002958:	601a      	str	r2, [r3, #0]
 800295a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800295c:	1d3b      	adds	r3, r7, #4
 800295e:	2200      	movs	r2, #0
 8002960:	601a      	str	r2, [r3, #0]
 8002962:	605a      	str	r2, [r3, #4]
 8002964:	609a      	str	r2, [r3, #8]
 8002966:	60da      	str	r2, [r3, #12]
 8002968:	611a      	str	r2, [r3, #16]
 800296a:	615a      	str	r2, [r3, #20]
 800296c:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 800296e:	4b28      	ldr	r3, [pc, #160]	; (8002a10 <MX_TIM4_Init+0xc4>)
 8002970:	4a28      	ldr	r2, [pc, #160]	; (8002a14 <MX_TIM4_Init+0xc8>)
 8002972:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8002974:	4b26      	ldr	r3, [pc, #152]	; (8002a10 <MX_TIM4_Init+0xc4>)
 8002976:	2253      	movs	r2, #83	; 0x53
 8002978:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800297a:	4b25      	ldr	r3, [pc, #148]	; (8002a10 <MX_TIM4_Init+0xc4>)
 800297c:	2200      	movs	r2, #0
 800297e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8002980:	4b23      	ldr	r3, [pc, #140]	; (8002a10 <MX_TIM4_Init+0xc4>)
 8002982:	f242 720f 	movw	r2, #9999	; 0x270f
 8002986:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002988:	4b21      	ldr	r3, [pc, #132]	; (8002a10 <MX_TIM4_Init+0xc4>)
 800298a:	2200      	movs	r2, #0
 800298c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800298e:	4b20      	ldr	r3, [pc, #128]	; (8002a10 <MX_TIM4_Init+0xc4>)
 8002990:	2200      	movs	r2, #0
 8002992:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002994:	481e      	ldr	r0, [pc, #120]	; (8002a10 <MX_TIM4_Init+0xc4>)
 8002996:	f002 f940 	bl	8004c1a <HAL_TIM_PWM_Init>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80029a0:	f7ff fe36 	bl	8002610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a4:	2300      	movs	r3, #0
 80029a6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029a8:	2300      	movs	r3, #0
 80029aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029ac:	f107 0320 	add.w	r3, r7, #32
 80029b0:	4619      	mov	r1, r3
 80029b2:	4817      	ldr	r0, [pc, #92]	; (8002a10 <MX_TIM4_Init+0xc4>)
 80029b4:	f002 fe06 	bl	80055c4 <HAL_TIMEx_MasterConfigSynchronization>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80029be:	f7ff fe27 	bl	8002610 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029c2:	2360      	movs	r3, #96	; 0x60
 80029c4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 80029c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029cc:	2300      	movs	r3, #0
 80029ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029d0:	2300      	movs	r3, #0
 80029d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029d4:	1d3b      	adds	r3, r7, #4
 80029d6:	2200      	movs	r2, #0
 80029d8:	4619      	mov	r1, r3
 80029da:	480d      	ldr	r0, [pc, #52]	; (8002a10 <MX_TIM4_Init+0xc4>)
 80029dc:	f002 fa8e 	bl	8004efc <HAL_TIM_PWM_ConfigChannel>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80029e6:	f7ff fe13 	bl	8002610 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80029ea:	1d3b      	adds	r3, r7, #4
 80029ec:	2208      	movs	r2, #8
 80029ee:	4619      	mov	r1, r3
 80029f0:	4807      	ldr	r0, [pc, #28]	; (8002a10 <MX_TIM4_Init+0xc4>)
 80029f2:	f002 fa83 	bl	8004efc <HAL_TIM_PWM_ConfigChannel>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80029fc:	f7ff fe08 	bl	8002610 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8002a00:	4803      	ldr	r0, [pc, #12]	; (8002a10 <MX_TIM4_Init+0xc4>)
 8002a02:	f000 f92f 	bl	8002c64 <HAL_TIM_MspPostInit>

}
 8002a06:	bf00      	nop
 8002a08:	3728      	adds	r7, #40	; 0x28
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	20004044 	.word	0x20004044
 8002a14:	40000800 	.word	0x40000800

08002a18 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b088      	sub	sp, #32
 8002a1c:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a1e:	1d3b      	adds	r3, r7, #4
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	605a      	str	r2, [r3, #4]
 8002a26:	609a      	str	r2, [r3, #8]
 8002a28:	60da      	str	r2, [r3, #12]
 8002a2a:	611a      	str	r2, [r3, #16]
 8002a2c:	615a      	str	r2, [r3, #20]
 8002a2e:	619a      	str	r2, [r3, #24]

  htim12.Instance = TIM12;
 8002a30:	4b1a      	ldr	r3, [pc, #104]	; (8002a9c <MX_TIM12_Init+0x84>)
 8002a32:	4a1b      	ldr	r2, [pc, #108]	; (8002aa0 <MX_TIM12_Init+0x88>)
 8002a34:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 35;
 8002a36:	4b19      	ldr	r3, [pc, #100]	; (8002a9c <MX_TIM12_Init+0x84>)
 8002a38:	2223      	movs	r2, #35	; 0x23
 8002a3a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a3c:	4b17      	ldr	r3, [pc, #92]	; (8002a9c <MX_TIM12_Init+0x84>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 10000-1;
 8002a42:	4b16      	ldr	r3, [pc, #88]	; (8002a9c <MX_TIM12_Init+0x84>)
 8002a44:	f242 720f 	movw	r2, #9999	; 0x270f
 8002a48:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a4a:	4b14      	ldr	r3, [pc, #80]	; (8002a9c <MX_TIM12_Init+0x84>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a50:	4b12      	ldr	r3, [pc, #72]	; (8002a9c <MX_TIM12_Init+0x84>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002a56:	4811      	ldr	r0, [pc, #68]	; (8002a9c <MX_TIM12_Init+0x84>)
 8002a58:	f002 f8df 	bl	8004c1a <HAL_TIM_PWM_Init>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8002a62:	f7ff fdd5 	bl	8002610 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a66:	2360      	movs	r3, #96	; 0x60
 8002a68:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a72:	2300      	movs	r3, #0
 8002a74:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a76:	1d3b      	adds	r3, r7, #4
 8002a78:	2200      	movs	r2, #0
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	4807      	ldr	r0, [pc, #28]	; (8002a9c <MX_TIM12_Init+0x84>)
 8002a7e:	f002 fa3d 	bl	8004efc <HAL_TIM_PWM_ConfigChannel>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8002a88:	f7ff fdc2 	bl	8002610 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
 8002a8c:	4803      	ldr	r0, [pc, #12]	; (8002a9c <MX_TIM12_Init+0x84>)
 8002a8e:	f000 f8e9 	bl	8002c64 <HAL_TIM_MspPostInit>

}
 8002a92:	bf00      	nop
 8002a94:	3720      	adds	r7, #32
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	200041f8 	.word	0x200041f8
 8002aa0:	40001800 	.word	0x40001800

08002aa4 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0

  htim13.Instance = TIM13;
 8002aa8:	4b0e      	ldr	r3, [pc, #56]	; (8002ae4 <MX_TIM13_Init+0x40>)
 8002aaa:	4a0f      	ldr	r2, [pc, #60]	; (8002ae8 <MX_TIM13_Init+0x44>)
 8002aac:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 8399;
 8002aae:	4b0d      	ldr	r3, [pc, #52]	; (8002ae4 <MX_TIM13_Init+0x40>)
 8002ab0:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002ab4:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ab6:	4b0b      	ldr	r3, [pc, #44]	; (8002ae4 <MX_TIM13_Init+0x40>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8002abc:	4b09      	ldr	r3, [pc, #36]	; (8002ae4 <MX_TIM13_Init+0x40>)
 8002abe:	f242 720f 	movw	r2, #9999	; 0x270f
 8002ac2:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ac4:	4b07      	ldr	r3, [pc, #28]	; (8002ae4 <MX_TIM13_Init+0x40>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aca:	4b06      	ldr	r3, [pc, #24]	; (8002ae4 <MX_TIM13_Init+0x40>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002ad0:	4804      	ldr	r0, [pc, #16]	; (8002ae4 <MX_TIM13_Init+0x40>)
 8002ad2:	f002 f853 	bl	8004b7c <HAL_TIM_Base_Init>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 8002adc:	f7ff fd98 	bl	8002610 <Error_Handler>
  }

}
 8002ae0:	bf00      	nop
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	200042f4 	.word	0x200042f4
 8002ae8:	40001c00 	.word	0x40001c00

08002aec <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0

  htim14.Instance = TIM14;
 8002af0:	4b0e      	ldr	r3, [pc, #56]	; (8002b2c <MX_TIM14_Init+0x40>)
 8002af2:	4a0f      	ldr	r2, [pc, #60]	; (8002b30 <MX_TIM14_Init+0x44>)
 8002af4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 8400;
 8002af6:	4b0d      	ldr	r3, [pc, #52]	; (8002b2c <MX_TIM14_Init+0x40>)
 8002af8:	f242 02d0 	movw	r2, #8400	; 0x20d0
 8002afc:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002afe:	4b0b      	ldr	r3, [pc, #44]	; (8002b2c <MX_TIM14_Init+0x40>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 9999;
 8002b04:	4b09      	ldr	r3, [pc, #36]	; (8002b2c <MX_TIM14_Init+0x40>)
 8002b06:	f242 720f 	movw	r2, #9999	; 0x270f
 8002b0a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b0c:	4b07      	ldr	r3, [pc, #28]	; (8002b2c <MX_TIM14_Init+0x40>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b12:	4b06      	ldr	r3, [pc, #24]	; (8002b2c <MX_TIM14_Init+0x40>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002b18:	4804      	ldr	r0, [pc, #16]	; (8002b2c <MX_TIM14_Init+0x40>)
 8002b1a:	f002 f82f 	bl	8004b7c <HAL_TIM_Base_Init>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d001      	beq.n	8002b28 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 8002b24:	f7ff fd74 	bl	8002610 <Error_Handler>
  }

}
 8002b28:	bf00      	nop
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	20004334 	.word	0x20004334
 8002b30:	40002000 	.word	0x40002000

08002b34 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b085      	sub	sp, #20
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a15      	ldr	r2, [pc, #84]	; (8002b98 <HAL_TIM_PWM_MspInit+0x64>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d10e      	bne.n	8002b64 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	60fb      	str	r3, [r7, #12]
 8002b4a:	4b14      	ldr	r3, [pc, #80]	; (8002b9c <HAL_TIM_PWM_MspInit+0x68>)
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	4a13      	ldr	r2, [pc, #76]	; (8002b9c <HAL_TIM_PWM_MspInit+0x68>)
 8002b50:	f043 0304 	orr.w	r3, r3, #4
 8002b54:	6413      	str	r3, [r2, #64]	; 0x40
 8002b56:	4b11      	ldr	r3, [pc, #68]	; (8002b9c <HAL_TIM_PWM_MspInit+0x68>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	f003 0304 	and.w	r3, r3, #4
 8002b5e:	60fb      	str	r3, [r7, #12]
 8002b60:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8002b62:	e012      	b.n	8002b8a <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM12)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a0d      	ldr	r2, [pc, #52]	; (8002ba0 <HAL_TIM_PWM_MspInit+0x6c>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d10d      	bne.n	8002b8a <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60bb      	str	r3, [r7, #8]
 8002b72:	4b0a      	ldr	r3, [pc, #40]	; (8002b9c <HAL_TIM_PWM_MspInit+0x68>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	4a09      	ldr	r2, [pc, #36]	; (8002b9c <HAL_TIM_PWM_MspInit+0x68>)
 8002b78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b7e:	4b07      	ldr	r3, [pc, #28]	; (8002b9c <HAL_TIM_PWM_MspInit+0x68>)
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b86:	60bb      	str	r3, [r7, #8]
 8002b88:	68bb      	ldr	r3, [r7, #8]
}
 8002b8a:	bf00      	nop
 8002b8c:	3714      	adds	r7, #20
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	40000800 	.word	0x40000800
 8002b9c:	40023800 	.word	0x40023800
 8002ba0:	40001800 	.word	0x40001800

08002ba4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM13)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a29      	ldr	r2, [pc, #164]	; (8002c58 <HAL_TIM_Base_MspInit+0xb4>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d116      	bne.n	8002be4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	617b      	str	r3, [r7, #20]
 8002bba:	4b28      	ldr	r3, [pc, #160]	; (8002c5c <HAL_TIM_Base_MspInit+0xb8>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	4a27      	ldr	r2, [pc, #156]	; (8002c5c <HAL_TIM_Base_MspInit+0xb8>)
 8002bc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8002bc6:	4b25      	ldr	r3, [pc, #148]	; (8002c5c <HAL_TIM_Base_MspInit+0xb8>)
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bce:	617b      	str	r3, [r7, #20]
 8002bd0:	697b      	ldr	r3, [r7, #20]

    /* TIM13 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	2105      	movs	r1, #5
 8002bd6:	202c      	movs	r0, #44	; 0x2c
 8002bd8:	f001 f920 	bl	8003e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002bdc:	202c      	movs	r0, #44	; 0x2c
 8002bde:	f001 f939 	bl	8003e54 <HAL_NVIC_EnableIRQ>
 8002be2:	e01a      	b.n	8002c1a <HAL_TIM_Base_MspInit+0x76>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM14)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a1d      	ldr	r2, [pc, #116]	; (8002c60 <HAL_TIM_Base_MspInit+0xbc>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d115      	bne.n	8002c1a <HAL_TIM_Base_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* TIM14 clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002bee:	2300      	movs	r3, #0
 8002bf0:	613b      	str	r3, [r7, #16]
 8002bf2:	4b1a      	ldr	r3, [pc, #104]	; (8002c5c <HAL_TIM_Base_MspInit+0xb8>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	4a19      	ldr	r2, [pc, #100]	; (8002c5c <HAL_TIM_Base_MspInit+0xb8>)
 8002bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bfe:	4b17      	ldr	r3, [pc, #92]	; (8002c5c <HAL_TIM_Base_MspInit+0xb8>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c06:	613b      	str	r3, [r7, #16]
 8002c08:	693b      	ldr	r3, [r7, #16]

    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 5, 0);
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	2105      	movs	r1, #5
 8002c0e:	202d      	movs	r0, #45	; 0x2d
 8002c10:	f001 f904 	bl	8003e1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002c14:	202d      	movs	r0, #45	; 0x2d
 8002c16:	f001 f91d 	bl	8003e54 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
  if(tim_baseHandle->Instance==TIM13)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a0e      	ldr	r2, [pc, #56]	; (8002c58 <HAL_TIM_Base_MspInit+0xb4>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d115      	bne.n	8002c50 <HAL_TIM_Base_MspInit+0xac>
    {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
      /* TIM13 clock enable */
      __HAL_RCC_TIM13_CLK_ENABLE();
 8002c24:	2300      	movs	r3, #0
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	4b0c      	ldr	r3, [pc, #48]	; (8002c5c <HAL_TIM_Base_MspInit+0xb8>)
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2c:	4a0b      	ldr	r2, [pc, #44]	; (8002c5c <HAL_TIM_Base_MspInit+0xb8>)
 8002c2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c32:	6413      	str	r3, [r2, #64]	; 0x40
 8002c34:	4b09      	ldr	r3, [pc, #36]	; (8002c5c <HAL_TIM_Base_MspInit+0xb8>)
 8002c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c3c:	60fb      	str	r3, [r7, #12]
 8002c3e:	68fb      	ldr	r3, [r7, #12]

      /* TIM13 interrupt Init */
      HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 8002c40:	2200      	movs	r2, #0
 8002c42:	2101      	movs	r1, #1
 8002c44:	202c      	movs	r0, #44	; 0x2c
 8002c46:	f001 f8e9 	bl	8003e1c <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002c4a:	202c      	movs	r0, #44	; 0x2c
 8002c4c:	f001 f902 	bl	8003e54 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8002c50:	bf00      	nop
 8002c52:	3718      	adds	r7, #24
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	40001c00 	.word	0x40001c00
 8002c5c:	40023800 	.word	0x40023800
 8002c60:	40002000 	.word	0x40002000

08002c64 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b08a      	sub	sp, #40	; 0x28
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c6c:	f107 0314 	add.w	r3, r7, #20
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	605a      	str	r2, [r3, #4]
 8002c76:	609a      	str	r2, [r3, #8]
 8002c78:	60da      	str	r2, [r3, #12]
 8002c7a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a24      	ldr	r2, [pc, #144]	; (8002d14 <HAL_TIM_MspPostInit+0xb0>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d11f      	bne.n	8002cc6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c86:	2300      	movs	r3, #0
 8002c88:	613b      	str	r3, [r7, #16]
 8002c8a:	4b23      	ldr	r3, [pc, #140]	; (8002d18 <HAL_TIM_MspPostInit+0xb4>)
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8e:	4a22      	ldr	r2, [pc, #136]	; (8002d18 <HAL_TIM_MspPostInit+0xb4>)
 8002c90:	f043 0308 	orr.w	r3, r3, #8
 8002c94:	6313      	str	r3, [r2, #48]	; 0x30
 8002c96:	4b20      	ldr	r3, [pc, #128]	; (8002d18 <HAL_TIM_MspPostInit+0xb4>)
 8002c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9a:	f003 0308 	and.w	r3, r3, #8
 8002c9e:	613b      	str	r3, [r7, #16]
 8002ca0:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_12;
 8002ca2:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8002ca6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca8:	2302      	movs	r3, #2
 8002caa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cac:	2300      	movs	r3, #0
 8002cae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cb8:	f107 0314 	add.w	r3, r7, #20
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	4817      	ldr	r0, [pc, #92]	; (8002d1c <HAL_TIM_MspPostInit+0xb8>)
 8002cc0:	f001 f8f8 	bl	8003eb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002cc4:	e022      	b.n	8002d0c <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM12)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a15      	ldr	r2, [pc, #84]	; (8002d20 <HAL_TIM_MspPostInit+0xbc>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d11d      	bne.n	8002d0c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	4b10      	ldr	r3, [pc, #64]	; (8002d18 <HAL_TIM_MspPostInit+0xb4>)
 8002cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd8:	4a0f      	ldr	r2, [pc, #60]	; (8002d18 <HAL_TIM_MspPostInit+0xb4>)
 8002cda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cde:	6313      	str	r3, [r2, #48]	; 0x30
 8002ce0:	4b0d      	ldr	r3, [pc, #52]	; (8002d18 <HAL_TIM_MspPostInit+0xb4>)
 8002ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002cec:	2340      	movs	r3, #64	; 0x40
 8002cee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002cfc:	2309      	movs	r3, #9
 8002cfe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002d00:	f107 0314 	add.w	r3, r7, #20
 8002d04:	4619      	mov	r1, r3
 8002d06:	4807      	ldr	r0, [pc, #28]	; (8002d24 <HAL_TIM_MspPostInit+0xc0>)
 8002d08:	f001 f8d4 	bl	8003eb4 <HAL_GPIO_Init>
}
 8002d0c:	bf00      	nop
 8002d0e:	3728      	adds	r7, #40	; 0x28
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	40000800 	.word	0x40000800
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	40020c00 	.word	0x40020c00
 8002d20:	40001800 	.word	0x40001800
 8002d24:	40021c00 	.word	0x40021c00

08002d28 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&husart6, (uint8_t *)&ch, 1, 0xFFFF);
 8002d30:	1d39      	adds	r1, r7, #4
 8002d32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d36:	2201      	movs	r2, #1
 8002d38:	4803      	ldr	r0, [pc, #12]	; (8002d48 <__io_putchar+0x20>)
 8002d3a:	f002 fd20 	bl	800577e <HAL_UART_Transmit>

  return ch;
 8002d3e:	687b      	ldr	r3, [r7, #4]
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3708      	adds	r7, #8
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	20004374 	.word	0x20004374

08002d4c <MX_UART7_Init>:
UART_HandleTypeDef husart6;
//extern char *pdata[PACKLEN+1];

/* UART7 init function */
void MX_UART7_Init(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 8002d50:	4b11      	ldr	r3, [pc, #68]	; (8002d98 <MX_UART7_Init+0x4c>)
 8002d52:	4a12      	ldr	r2, [pc, #72]	; (8002d9c <MX_UART7_Init+0x50>)
 8002d54:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8002d56:	4b10      	ldr	r3, [pc, #64]	; (8002d98 <MX_UART7_Init+0x4c>)
 8002d58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d5c:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8002d5e:	4b0e      	ldr	r3, [pc, #56]	; (8002d98 <MX_UART7_Init+0x4c>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8002d64:	4b0c      	ldr	r3, [pc, #48]	; (8002d98 <MX_UART7_Init+0x4c>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8002d6a:	4b0b      	ldr	r3, [pc, #44]	; (8002d98 <MX_UART7_Init+0x4c>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8002d70:	4b09      	ldr	r3, [pc, #36]	; (8002d98 <MX_UART7_Init+0x4c>)
 8002d72:	220c      	movs	r2, #12
 8002d74:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d76:	4b08      	ldr	r3, [pc, #32]	; (8002d98 <MX_UART7_Init+0x4c>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d7c:	4b06      	ldr	r3, [pc, #24]	; (8002d98 <MX_UART7_Init+0x4c>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8002d82:	4805      	ldr	r0, [pc, #20]	; (8002d98 <MX_UART7_Init+0x4c>)
 8002d84:	f002 fcae 	bl	80056e4 <HAL_UART_Init>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <MX_UART7_Init+0x46>
  {
    Error_Handler();
 8002d8e:	f7ff fc3f 	bl	8002610 <Error_Handler>
  }

}
 8002d92:	bf00      	nop
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	200043b4 	.word	0x200043b4
 8002d9c:	40007800 	.word	0x40007800

08002da0 <MX_USART6_Init>:

/* USART6 init function */
void MX_USART6_Init(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  husart6.Instance = USART6;
 8002da4:	4b14      	ldr	r3, [pc, #80]	; (8002df8 <MX_USART6_Init+0x58>)
 8002da6:	4a15      	ldr	r2, [pc, #84]	; (8002dfc <MX_USART6_Init+0x5c>)
 8002da8:	601a      	str	r2, [r3, #0]
  husart6.Init.BaudRate = 115200;
 8002daa:	4b13      	ldr	r3, [pc, #76]	; (8002df8 <MX_USART6_Init+0x58>)
 8002dac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002db0:	605a      	str	r2, [r3, #4]
  husart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002db2:	4b11      	ldr	r3, [pc, #68]	; (8002df8 <MX_USART6_Init+0x58>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	609a      	str	r2, [r3, #8]
  husart6.Init.StopBits = UART_STOPBITS_1;
 8002db8:	4b0f      	ldr	r3, [pc, #60]	; (8002df8 <MX_USART6_Init+0x58>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	60da      	str	r2, [r3, #12]
  husart6.Init.Parity = UART_PARITY_NONE;
 8002dbe:	4b0e      	ldr	r3, [pc, #56]	; (8002df8 <MX_USART6_Init+0x58>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	611a      	str	r2, [r3, #16]
  husart6.Init.Mode = UART_MODE_TX_RX;
 8002dc4:	4b0c      	ldr	r3, [pc, #48]	; (8002df8 <MX_USART6_Init+0x58>)
 8002dc6:	220c      	movs	r2, #12
 8002dc8:	615a      	str	r2, [r3, #20]
  husart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dca:	4b0b      	ldr	r3, [pc, #44]	; (8002df8 <MX_USART6_Init+0x58>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	619a      	str	r2, [r3, #24]
  husart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dd0:	4b09      	ldr	r3, [pc, #36]	; (8002df8 <MX_USART6_Init+0x58>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&husart6) != HAL_OK)
 8002dd6:	4808      	ldr	r0, [pc, #32]	; (8002df8 <MX_USART6_Init+0x58>)
 8002dd8:	f002 fc84 	bl	80056e4 <HAL_UART_Init>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d002      	beq.n	8002de8 <MX_USART6_Init+0x48>
  {
    Error_Handler();
 8002de2:	f7ff fc15 	bl	8002610 <Error_Handler>
	HAL_UART_Receive_IT(&husart6, pdata, (PACKLEN));

	  //HAL_UART_Receive_IT(&husart6, UART6_rxBuffer_temp, 12);
	  //printf("sucessfully enabled uart6 \r\n");
  }
}
 8002de6:	e004      	b.n	8002df2 <MX_USART6_Init+0x52>
	HAL_UART_Receive_IT(&husart6, pdata, (PACKLEN));
 8002de8:	2210      	movs	r2, #16
 8002dea:	4905      	ldr	r1, [pc, #20]	; (8002e00 <MX_USART6_Init+0x60>)
 8002dec:	4802      	ldr	r0, [pc, #8]	; (8002df8 <MX_USART6_Init+0x58>)
 8002dee:	f002 fd5f 	bl	80058b0 <HAL_UART_Receive_IT>
}
 8002df2:	bf00      	nop
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	20004374 	.word	0x20004374
 8002dfc:	40011400 	.word	0x40011400
 8002e00:	2000426c 	.word	0x2000426c

08002e04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b08c      	sub	sp, #48	; 0x30
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e0c:	f107 031c 	add.w	r3, r7, #28
 8002e10:	2200      	movs	r2, #0
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	605a      	str	r2, [r3, #4]
 8002e16:	609a      	str	r2, [r3, #8]
 8002e18:	60da      	str	r2, [r3, #12]
 8002e1a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a38      	ldr	r2, [pc, #224]	; (8002f04 <HAL_UART_MspInit+0x100>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d12c      	bne.n	8002e80 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8002e26:	2300      	movs	r3, #0
 8002e28:	61bb      	str	r3, [r7, #24]
 8002e2a:	4b37      	ldr	r3, [pc, #220]	; (8002f08 <HAL_UART_MspInit+0x104>)
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2e:	4a36      	ldr	r2, [pc, #216]	; (8002f08 <HAL_UART_MspInit+0x104>)
 8002e30:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002e34:	6413      	str	r3, [r2, #64]	; 0x40
 8002e36:	4b34      	ldr	r3, [pc, #208]	; (8002f08 <HAL_UART_MspInit+0x104>)
 8002e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002e3e:	61bb      	str	r3, [r7, #24]
 8002e40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e42:	2300      	movs	r3, #0
 8002e44:	617b      	str	r3, [r7, #20]
 8002e46:	4b30      	ldr	r3, [pc, #192]	; (8002f08 <HAL_UART_MspInit+0x104>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	4a2f      	ldr	r2, [pc, #188]	; (8002f08 <HAL_UART_MspInit+0x104>)
 8002e4c:	f043 0310 	orr.w	r3, r3, #16
 8002e50:	6313      	str	r3, [r2, #48]	; 0x30
 8002e52:	4b2d      	ldr	r3, [pc, #180]	; (8002f08 <HAL_UART_MspInit+0x104>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e56:	f003 0310 	and.w	r3, r3, #16
 8002e5a:	617b      	str	r3, [r7, #20]
 8002e5c:	697b      	ldr	r3, [r7, #20]
    /**UART7 GPIO Configuration
    PE8     ------> UART7_TX
    PE7     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 8002e5e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002e62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e64:	2302      	movs	r3, #2
 8002e66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8002e70:	2308      	movs	r3, #8
 8002e72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e74:	f107 031c 	add.w	r3, r7, #28
 8002e78:	4619      	mov	r1, r3
 8002e7a:	4824      	ldr	r0, [pc, #144]	; (8002f0c <HAL_UART_MspInit+0x108>)
 8002e7c:	f001 f81a 	bl	8003eb4 <HAL_GPIO_Init>
  }

  if(uartHandle->Instance==USART6)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a22      	ldr	r2, [pc, #136]	; (8002f10 <HAL_UART_MspInit+0x10c>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d137      	bne.n	8002efa <HAL_UART_MspInit+0xf6>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
	/* UART7 clock enable */
	__HAL_RCC_USART6_CLK_ENABLE();
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	613b      	str	r3, [r7, #16]
 8002e8e:	4b1e      	ldr	r3, [pc, #120]	; (8002f08 <HAL_UART_MspInit+0x104>)
 8002e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e92:	4a1d      	ldr	r2, [pc, #116]	; (8002f08 <HAL_UART_MspInit+0x104>)
 8002e94:	f043 0320 	orr.w	r3, r3, #32
 8002e98:	6453      	str	r3, [r2, #68]	; 0x44
 8002e9a:	4b1b      	ldr	r3, [pc, #108]	; (8002f08 <HAL_UART_MspInit+0x104>)
 8002e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e9e:	f003 0320 	and.w	r3, r3, #32
 8002ea2:	613b      	str	r3, [r7, #16]
 8002ea4:	693b      	ldr	r3, [r7, #16]

	__HAL_RCC_GPIOG_CLK_ENABLE();
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	4b17      	ldr	r3, [pc, #92]	; (8002f08 <HAL_UART_MspInit+0x104>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eae:	4a16      	ldr	r2, [pc, #88]	; (8002f08 <HAL_UART_MspInit+0x104>)
 8002eb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002eb6:	4b14      	ldr	r3, [pc, #80]	; (8002f08 <HAL_UART_MspInit+0x104>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ebe:	60fb      	str	r3, [r7, #12]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
	/**USART6 GPIO Configuration
	  PG14     ------> USART6_TX
	  PG9     ------> USART6_RX
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 8002ec2:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8002ec6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec8:	2302      	movs	r3, #2
 8002eca:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002ed4:	2308      	movs	r3, #8
 8002ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ed8:	f107 031c 	add.w	r3, r7, #28
 8002edc:	4619      	mov	r1, r3
 8002ede:	480d      	ldr	r0, [pc, #52]	; (8002f14 <HAL_UART_MspInit+0x110>)
 8002ee0:	f000 ffe8 	bl	8003eb4 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART7_MspInit 1 */
	//USART6 Interrput Init
	HAL_NVIC_SetPriority(USART6_IRQn,5,0);
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	2105      	movs	r1, #5
 8002ee8:	2047      	movs	r0, #71	; 0x47
 8002eea:	f000 ff97 	bl	8003e1c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002eee:	2047      	movs	r0, #71	; 0x47
 8002ef0:	f000 ffb0 	bl	8003e54 <HAL_NVIC_EnableIRQ>
	printf("initialized usart 6 via the uart function");
 8002ef4:	4808      	ldr	r0, [pc, #32]	; (8002f18 <HAL_UART_MspInit+0x114>)
 8002ef6:	f004 fd7d 	bl	80079f4 <iprintf>
  /* USER CODE END UART7_MspInit 1 */
  }
}
 8002efa:	bf00      	nop
 8002efc:	3730      	adds	r7, #48	; 0x30
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40007800 	.word	0x40007800
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	40011400 	.word	0x40011400
 8002f14:	40021800 	.word	0x40021800
 8002f18:	08009b5c 	.word	0x08009b5c

08002f1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002f1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f54 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002f20:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002f22:	e003      	b.n	8002f2c <LoopCopyDataInit>

08002f24 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002f24:	4b0c      	ldr	r3, [pc, #48]	; (8002f58 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002f26:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002f28:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002f2a:	3104      	adds	r1, #4

08002f2c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002f2c:	480b      	ldr	r0, [pc, #44]	; (8002f5c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002f2e:	4b0c      	ldr	r3, [pc, #48]	; (8002f60 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002f30:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002f32:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002f34:	d3f6      	bcc.n	8002f24 <CopyDataInit>
  ldr  r2, =_sbss
 8002f36:	4a0b      	ldr	r2, [pc, #44]	; (8002f64 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002f38:	e002      	b.n	8002f40 <LoopFillZerobss>

08002f3a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002f3a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002f3c:	f842 3b04 	str.w	r3, [r2], #4

08002f40 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002f40:	4b09      	ldr	r3, [pc, #36]	; (8002f68 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002f42:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002f44:	d3f9      	bcc.n	8002f3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002f46:	f7ff fceb 	bl	8002920 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f4a:	f004 fd27 	bl	800799c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f4e:	f7ff faa5 	bl	800249c <main>
  bx  lr    
 8002f52:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f54:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8002f58:	08009c98 	.word	0x08009c98
  ldr  r0, =_sdata
 8002f5c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002f60:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 8002f64:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8002f68:	200043fc 	.word	0x200043fc

08002f6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f6c:	e7fe      	b.n	8002f6c <ADC_IRQHandler>
	...

08002f70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f74:	4b0e      	ldr	r3, [pc, #56]	; (8002fb0 <HAL_Init+0x40>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a0d      	ldr	r2, [pc, #52]	; (8002fb0 <HAL_Init+0x40>)
 8002f7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f80:	4b0b      	ldr	r3, [pc, #44]	; (8002fb0 <HAL_Init+0x40>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a0a      	ldr	r2, [pc, #40]	; (8002fb0 <HAL_Init+0x40>)
 8002f86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f8c:	4b08      	ldr	r3, [pc, #32]	; (8002fb0 <HAL_Init+0x40>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a07      	ldr	r2, [pc, #28]	; (8002fb0 <HAL_Init+0x40>)
 8002f92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f98:	2003      	movs	r0, #3
 8002f9a:	f000 ff34 	bl	8003e06 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f9e:	2000      	movs	r0, #0
 8002fa0:	f7ff fb66 	bl	8002670 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fa4:	f7ff fb38 	bl	8002618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	40023c00 	.word	0x40023c00

08002fb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fb8:	4b06      	ldr	r3, [pc, #24]	; (8002fd4 <HAL_IncTick+0x20>)
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	4b06      	ldr	r3, [pc, #24]	; (8002fd8 <HAL_IncTick+0x24>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	4a04      	ldr	r2, [pc, #16]	; (8002fd8 <HAL_IncTick+0x24>)
 8002fc6:	6013      	str	r3, [r2, #0]
}
 8002fc8:	bf00      	nop
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	20000008 	.word	0x20000008
 8002fd8:	200043f4 	.word	0x200043f4

08002fdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  return uwTick;
 8002fe0:	4b03      	ldr	r3, [pc, #12]	; (8002ff0 <HAL_GetTick+0x14>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	200043f4 	.word	0x200043f4

08002ff4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d101      	bne.n	8003006 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e0ed      	b.n	80031e2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f893 3020 	ldrb.w	r3, [r3, #32]
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b00      	cmp	r3, #0
 8003010:	d102      	bne.n	8003018 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f7fe ffca 	bl	8001fac <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f022 0202 	bic.w	r2, r2, #2
 8003026:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003028:	f7ff ffd8 	bl	8002fdc <HAL_GetTick>
 800302c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800302e:	e012      	b.n	8003056 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003030:	f7ff ffd4 	bl	8002fdc <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b0a      	cmp	r3, #10
 800303c:	d90b      	bls.n	8003056 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003042:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2205      	movs	r2, #5
 800304e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e0c5      	b.n	80031e2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1e5      	bne.n	8003030 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f042 0201 	orr.w	r2, r2, #1
 8003072:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003074:	f7ff ffb2 	bl	8002fdc <HAL_GetTick>
 8003078:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800307a:	e012      	b.n	80030a2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800307c:	f7ff ffae 	bl	8002fdc <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b0a      	cmp	r3, #10
 8003088:	d90b      	bls.n	80030a2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2205      	movs	r2, #5
 800309a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e09f      	b.n	80031e2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f003 0301 	and.w	r3, r3, #1
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d0e5      	beq.n	800307c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	7e1b      	ldrb	r3, [r3, #24]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d108      	bne.n	80030ca <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	e007      	b.n	80030da <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	7e5b      	ldrb	r3, [r3, #25]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d108      	bne.n	80030f4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030f0:	601a      	str	r2, [r3, #0]
 80030f2:	e007      	b.n	8003104 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003102:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	7e9b      	ldrb	r3, [r3, #26]
 8003108:	2b01      	cmp	r3, #1
 800310a:	d108      	bne.n	800311e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 0220 	orr.w	r2, r2, #32
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	e007      	b.n	800312e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f022 0220 	bic.w	r2, r2, #32
 800312c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	7edb      	ldrb	r3, [r3, #27]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d108      	bne.n	8003148 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f022 0210 	bic.w	r2, r2, #16
 8003144:	601a      	str	r2, [r3, #0]
 8003146:	e007      	b.n	8003158 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f042 0210 	orr.w	r2, r2, #16
 8003156:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	7f1b      	ldrb	r3, [r3, #28]
 800315c:	2b01      	cmp	r3, #1
 800315e:	d108      	bne.n	8003172 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f042 0208 	orr.w	r2, r2, #8
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	e007      	b.n	8003182 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 0208 	bic.w	r2, r2, #8
 8003180:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	7f5b      	ldrb	r3, [r3, #29]
 8003186:	2b01      	cmp	r3, #1
 8003188:	d108      	bne.n	800319c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f042 0204 	orr.w	r2, r2, #4
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	e007      	b.n	80031ac <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f022 0204 	bic.w	r2, r2, #4
 80031aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689a      	ldr	r2, [r3, #8]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	431a      	orrs	r2, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	691b      	ldr	r3, [r3, #16]
 80031ba:	431a      	orrs	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	695b      	ldr	r3, [r3, #20]
 80031c0:	ea42 0103 	orr.w	r1, r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	1e5a      	subs	r2, r3, #1
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3710      	adds	r7, #16
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
	...

080031ec <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b087      	sub	sp, #28
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003202:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003204:	7cfb      	ldrb	r3, [r7, #19]
 8003206:	2b01      	cmp	r3, #1
 8003208:	d003      	beq.n	8003212 <HAL_CAN_ConfigFilter+0x26>
 800320a:	7cfb      	ldrb	r3, [r7, #19]
 800320c:	2b02      	cmp	r3, #2
 800320e:	f040 80be 	bne.w	800338e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003212:	4b65      	ldr	r3, [pc, #404]	; (80033a8 <HAL_CAN_ConfigFilter+0x1bc>)
 8003214:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800321c:	f043 0201 	orr.w	r2, r3, #1
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800322c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003240:	021b      	lsls	r3, r3, #8
 8003242:	431a      	orrs	r2, r3
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	695b      	ldr	r3, [r3, #20]
 800324e:	f003 031f 	and.w	r3, r3, #31
 8003252:	2201      	movs	r2, #1
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	43db      	mvns	r3, r3
 8003264:	401a      	ands	r2, r3
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	69db      	ldr	r3, [r3, #28]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d123      	bne.n	80032bc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	43db      	mvns	r3, r3
 800327e:	401a      	ands	r2, r3
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003292:	683a      	ldr	r2, [r7, #0]
 8003294:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003296:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	3248      	adds	r2, #72	; 0x48
 800329c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032b0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80032b2:	6979      	ldr	r1, [r7, #20]
 80032b4:	3348      	adds	r3, #72	; 0x48
 80032b6:	00db      	lsls	r3, r3, #3
 80032b8:	440b      	add	r3, r1
 80032ba:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	69db      	ldr	r3, [r3, #28]
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d122      	bne.n	800330a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	431a      	orrs	r2, r3
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80032e0:	683a      	ldr	r2, [r7, #0]
 80032e2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80032e4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	3248      	adds	r2, #72	; 0x48
 80032ea:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032fe:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003300:	6979      	ldr	r1, [r7, #20]
 8003302:	3348      	adds	r3, #72	; 0x48
 8003304:	00db      	lsls	r3, r3, #3
 8003306:	440b      	add	r3, r1
 8003308:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d109      	bne.n	8003326 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	43db      	mvns	r3, r3
 800331c:	401a      	ands	r2, r3
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003324:	e007      	b.n	8003336 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	431a      	orrs	r2, r3
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d109      	bne.n	8003352 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	43db      	mvns	r3, r3
 8003348:	401a      	ands	r2, r3
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003350:	e007      	b.n	8003362 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	431a      	orrs	r2, r3
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	6a1b      	ldr	r3, [r3, #32]
 8003366:	2b01      	cmp	r3, #1
 8003368:	d107      	bne.n	800337a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	431a      	orrs	r2, r3
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003380:	f023 0201 	bic.w	r2, r3, #1
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800338a:	2300      	movs	r3, #0
 800338c:	e006      	b.n	800339c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003392:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
  }
}
 800339c:	4618      	mov	r0, r3
 800339e:	371c      	adds	r7, #28
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr
 80033a8:	40006400 	.word	0x40006400

080033ac <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d12e      	bne.n	800341e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2202      	movs	r2, #2
 80033c4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f022 0201 	bic.w	r2, r2, #1
 80033d6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80033d8:	f7ff fe00 	bl	8002fdc <HAL_GetTick>
 80033dc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80033de:	e012      	b.n	8003406 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80033e0:	f7ff fdfc 	bl	8002fdc <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	2b0a      	cmp	r3, #10
 80033ec:	d90b      	bls.n	8003406 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2205      	movs	r2, #5
 80033fe:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e012      	b.n	800342c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1e5      	bne.n	80033e0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800341a:	2300      	movs	r3, #0
 800341c:	e006      	b.n	800342c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003422:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
  }
}
 800342c:	4618      	mov	r0, r3
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003434:	b480      	push	{r7}
 8003436:	b089      	sub	sp, #36	; 0x24
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
 8003440:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003448:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003452:	7ffb      	ldrb	r3, [r7, #31]
 8003454:	2b01      	cmp	r3, #1
 8003456:	d003      	beq.n	8003460 <HAL_CAN_AddTxMessage+0x2c>
 8003458:	7ffb      	ldrb	r3, [r7, #31]
 800345a:	2b02      	cmp	r3, #2
 800345c:	f040 80b8 	bne.w	80035d0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d10a      	bne.n	8003480 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003470:	2b00      	cmp	r3, #0
 8003472:	d105      	bne.n	8003480 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003474:	69bb      	ldr	r3, [r7, #24]
 8003476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800347a:	2b00      	cmp	r3, #0
 800347c:	f000 80a0 	beq.w	80035c0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	0e1b      	lsrs	r3, r3, #24
 8003484:	f003 0303 	and.w	r3, r3, #3
 8003488:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	2b02      	cmp	r3, #2
 800348e:	d907      	bls.n	80034a0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003494:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e09e      	b.n	80035de <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80034a0:	2201      	movs	r2, #1
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	409a      	lsls	r2, r3
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d10d      	bne.n	80034ce <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80034bc:	68f9      	ldr	r1, [r7, #12]
 80034be:	6809      	ldr	r1, [r1, #0]
 80034c0:	431a      	orrs	r2, r3
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	3318      	adds	r3, #24
 80034c6:	011b      	lsls	r3, r3, #4
 80034c8:	440b      	add	r3, r1
 80034ca:	601a      	str	r2, [r3, #0]
 80034cc:	e00f      	b.n	80034ee <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80034d8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80034de:	68f9      	ldr	r1, [r7, #12]
 80034e0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80034e2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	3318      	adds	r3, #24
 80034e8:	011b      	lsls	r3, r3, #4
 80034ea:	440b      	add	r3, r1
 80034ec:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6819      	ldr	r1, [r3, #0]
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	691a      	ldr	r2, [r3, #16]
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	3318      	adds	r3, #24
 80034fa:	011b      	lsls	r3, r3, #4
 80034fc:	440b      	add	r3, r1
 80034fe:	3304      	adds	r3, #4
 8003500:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	7d1b      	ldrb	r3, [r3, #20]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d111      	bne.n	800352e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	3318      	adds	r3, #24
 8003512:	011b      	lsls	r3, r3, #4
 8003514:	4413      	add	r3, r2
 8003516:	3304      	adds	r3, #4
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	68fa      	ldr	r2, [r7, #12]
 800351c:	6811      	ldr	r1, [r2, #0]
 800351e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	3318      	adds	r3, #24
 8003526:	011b      	lsls	r3, r3, #4
 8003528:	440b      	add	r3, r1
 800352a:	3304      	adds	r3, #4
 800352c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	3307      	adds	r3, #7
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	061a      	lsls	r2, r3, #24
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	3306      	adds	r3, #6
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	041b      	lsls	r3, r3, #16
 800353e:	431a      	orrs	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	3305      	adds	r3, #5
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	021b      	lsls	r3, r3, #8
 8003548:	4313      	orrs	r3, r2
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	3204      	adds	r2, #4
 800354e:	7812      	ldrb	r2, [r2, #0]
 8003550:	4610      	mov	r0, r2
 8003552:	68fa      	ldr	r2, [r7, #12]
 8003554:	6811      	ldr	r1, [r2, #0]
 8003556:	ea43 0200 	orr.w	r2, r3, r0
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	440b      	add	r3, r1
 8003560:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003564:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	3303      	adds	r3, #3
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	061a      	lsls	r2, r3, #24
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	3302      	adds	r3, #2
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	041b      	lsls	r3, r3, #16
 8003576:	431a      	orrs	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3301      	adds	r3, #1
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	021b      	lsls	r3, r3, #8
 8003580:	4313      	orrs	r3, r2
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	7812      	ldrb	r2, [r2, #0]
 8003586:	4610      	mov	r0, r2
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	6811      	ldr	r1, [r2, #0]
 800358c:	ea43 0200 	orr.w	r2, r3, r0
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	011b      	lsls	r3, r3, #4
 8003594:	440b      	add	r3, r1
 8003596:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800359a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	3318      	adds	r3, #24
 80035a4:	011b      	lsls	r3, r3, #4
 80035a6:	4413      	add	r3, r2
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	6811      	ldr	r1, [r2, #0]
 80035ae:	f043 0201 	orr.w	r2, r3, #1
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	3318      	adds	r3, #24
 80035b6:	011b      	lsls	r3, r3, #4
 80035b8:	440b      	add	r3, r1
 80035ba:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80035bc:	2300      	movs	r3, #0
 80035be:	e00e      	b.n	80035de <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e006      	b.n	80035de <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
  }
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3724      	adds	r7, #36	; 0x24
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80035ea:	b480      	push	{r7}
 80035ec:	b087      	sub	sp, #28
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	60f8      	str	r0, [r7, #12]
 80035f2:	60b9      	str	r1, [r7, #8]
 80035f4:	607a      	str	r2, [r7, #4]
 80035f6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035fe:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003600:	7dfb      	ldrb	r3, [r7, #23]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d003      	beq.n	800360e <HAL_CAN_GetRxMessage+0x24>
 8003606:	7dfb      	ldrb	r3, [r7, #23]
 8003608:	2b02      	cmp	r3, #2
 800360a:	f040 80f3 	bne.w	80037f4 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10e      	bne.n	8003632 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	f003 0303 	and.w	r3, r3, #3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d116      	bne.n	8003650 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003626:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e0e7      	b.n	8003802 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	f003 0303 	and.w	r3, r3, #3
 800363c:	2b00      	cmp	r3, #0
 800363e:	d107      	bne.n	8003650 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003644:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e0d8      	b.n	8003802 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	331b      	adds	r3, #27
 8003658:	011b      	lsls	r3, r3, #4
 800365a:	4413      	add	r3, r2
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0204 	and.w	r2, r3, #4
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d10c      	bne.n	8003688 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	331b      	adds	r3, #27
 8003676:	011b      	lsls	r3, r3, #4
 8003678:	4413      	add	r3, r2
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	0d5b      	lsrs	r3, r3, #21
 800367e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	e00b      	b.n	80036a0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	331b      	adds	r3, #27
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	4413      	add	r3, r2
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	08db      	lsrs	r3, r3, #3
 8003698:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	331b      	adds	r3, #27
 80036a8:	011b      	lsls	r3, r3, #4
 80036aa:	4413      	add	r3, r2
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0202 	and.w	r2, r3, #2
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	331b      	adds	r3, #27
 80036be:	011b      	lsls	r3, r3, #4
 80036c0:	4413      	add	r3, r2
 80036c2:	3304      	adds	r3, #4
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 020f 	and.w	r2, r3, #15
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	331b      	adds	r3, #27
 80036d6:	011b      	lsls	r3, r3, #4
 80036d8:	4413      	add	r3, r2
 80036da:	3304      	adds	r3, #4
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	0a1b      	lsrs	r3, r3, #8
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	331b      	adds	r3, #27
 80036ee:	011b      	lsls	r3, r3, #4
 80036f0:	4413      	add	r3, r2
 80036f2:	3304      	adds	r3, #4
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	0c1b      	lsrs	r3, r3, #16
 80036f8:	b29a      	uxth	r2, r3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	011b      	lsls	r3, r3, #4
 8003706:	4413      	add	r3, r2
 8003708:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	b2da      	uxtb	r2, r3
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	011b      	lsls	r3, r3, #4
 800371c:	4413      	add	r3, r2
 800371e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	0a1a      	lsrs	r2, r3, #8
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	3301      	adds	r3, #1
 800372a:	b2d2      	uxtb	r2, r2
 800372c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	011b      	lsls	r3, r3, #4
 8003736:	4413      	add	r3, r2
 8003738:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	0c1a      	lsrs	r2, r3, #16
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	3302      	adds	r3, #2
 8003744:	b2d2      	uxtb	r2, r2
 8003746:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	011b      	lsls	r3, r3, #4
 8003750:	4413      	add	r3, r2
 8003752:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	0e1a      	lsrs	r2, r3, #24
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	3303      	adds	r3, #3
 800375e:	b2d2      	uxtb	r2, r2
 8003760:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	011b      	lsls	r3, r3, #4
 800376a:	4413      	add	r3, r2
 800376c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	3304      	adds	r3, #4
 8003776:	b2d2      	uxtb	r2, r2
 8003778:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	011b      	lsls	r3, r3, #4
 8003782:	4413      	add	r3, r2
 8003784:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	0a1a      	lsrs	r2, r3, #8
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	3305      	adds	r3, #5
 8003790:	b2d2      	uxtb	r2, r2
 8003792:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	011b      	lsls	r3, r3, #4
 800379c:	4413      	add	r3, r2
 800379e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	0c1a      	lsrs	r2, r3, #16
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	3306      	adds	r3, #6
 80037aa:	b2d2      	uxtb	r2, r2
 80037ac:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	011b      	lsls	r3, r3, #4
 80037b6:	4413      	add	r3, r2
 80037b8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	0e1a      	lsrs	r2, r3, #24
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	3307      	adds	r3, #7
 80037c4:	b2d2      	uxtb	r2, r2
 80037c6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d108      	bne.n	80037e0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68da      	ldr	r2, [r3, #12]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f042 0220 	orr.w	r2, r2, #32
 80037dc:	60da      	str	r2, [r3, #12]
 80037de:	e007      	b.n	80037f0 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	691a      	ldr	r2, [r3, #16]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f042 0220 	orr.w	r2, r2, #32
 80037ee:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80037f0:	2300      	movs	r3, #0
 80037f2:	e006      	b.n	8003802 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
  }
}
 8003802:	4618      	mov	r0, r3
 8003804:	371c      	adds	r7, #28
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr

0800380e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800380e:	b480      	push	{r7}
 8003810:	b085      	sub	sp, #20
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
 8003816:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800381e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003820:	7bfb      	ldrb	r3, [r7, #15]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d002      	beq.n	800382c <HAL_CAN_ActivateNotification+0x1e>
 8003826:	7bfb      	ldrb	r3, [r7, #15]
 8003828:	2b02      	cmp	r3, #2
 800382a:	d109      	bne.n	8003840 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	6959      	ldr	r1, [r3, #20]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	430a      	orrs	r2, r1
 800383a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800383c:	2300      	movs	r3, #0
 800383e:	e006      	b.n	800384e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003844:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
  }
}
 800384e:	4618      	mov	r0, r3
 8003850:	3714      	adds	r7, #20
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr

0800385a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800385a:	b580      	push	{r7, lr}
 800385c:	b08a      	sub	sp, #40	; 0x28
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003862:	2300      	movs	r3, #0
 8003864:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	691b      	ldr	r3, [r3, #16]
 800388c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003896:	6a3b      	ldr	r3, [r7, #32]
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b00      	cmp	r3, #0
 800389e:	d07c      	beq.n	800399a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	f003 0301 	and.w	r3, r3, #1
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d023      	beq.n	80038f2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2201      	movs	r2, #1
 80038b0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	f003 0302 	and.w	r3, r3, #2
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d003      	beq.n	80038c4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f000 f97d 	bl	8003bbc <HAL_CAN_TxMailbox0CompleteCallback>
 80038c2:	e016      	b.n	80038f2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	f003 0304 	and.w	r3, r3, #4
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d004      	beq.n	80038d8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80038ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80038d4:	627b      	str	r3, [r7, #36]	; 0x24
 80038d6:	e00c      	b.n	80038f2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	f003 0308 	and.w	r3, r3, #8
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d004      	beq.n	80038ec <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80038e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80038e8:	627b      	str	r3, [r7, #36]	; 0x24
 80038ea:	e002      	b.n	80038f2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f000 f983 	bl	8003bf8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d024      	beq.n	8003946 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003904:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800390c:	2b00      	cmp	r3, #0
 800390e:	d003      	beq.n	8003918 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f000 f95d 	bl	8003bd0 <HAL_CAN_TxMailbox1CompleteCallback>
 8003916:	e016      	b.n	8003946 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800391e:	2b00      	cmp	r3, #0
 8003920:	d004      	beq.n	800392c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003924:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003928:	627b      	str	r3, [r7, #36]	; 0x24
 800392a:	e00c      	b.n	8003946 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003932:	2b00      	cmp	r3, #0
 8003934:	d004      	beq.n	8003940 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003938:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800393c:	627b      	str	r3, [r7, #36]	; 0x24
 800393e:	e002      	b.n	8003946 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f000 f963 	bl	8003c0c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d024      	beq.n	800399a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003958:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d003      	beq.n	800396c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 f93d 	bl	8003be4 <HAL_CAN_TxMailbox2CompleteCallback>
 800396a:	e016      	b.n	800399a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d004      	beq.n	8003980 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003978:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800397c:	627b      	str	r3, [r7, #36]	; 0x24
 800397e:	e00c      	b.n	800399a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d004      	beq.n	8003994 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800398a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800398c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003990:	627b      	str	r3, [r7, #36]	; 0x24
 8003992:	e002      	b.n	800399a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f000 f943 	bl	8003c20 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800399a:	6a3b      	ldr	r3, [r7, #32]
 800399c:	f003 0308 	and.w	r3, r3, #8
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d00c      	beq.n	80039be <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	f003 0310 	and.w	r3, r3, #16
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d007      	beq.n	80039be <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80039ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039b4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2210      	movs	r2, #16
 80039bc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80039be:	6a3b      	ldr	r3, [r7, #32]
 80039c0:	f003 0304 	and.w	r3, r3, #4
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d00b      	beq.n	80039e0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	f003 0308 	and.w	r3, r3, #8
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d006      	beq.n	80039e0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2208      	movs	r2, #8
 80039d8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f000 f92a 	bl	8003c34 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80039e0:	6a3b      	ldr	r3, [r7, #32]
 80039e2:	f003 0302 	and.w	r3, r3, #2
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d009      	beq.n	80039fe <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	f003 0303 	and.w	r3, r3, #3
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d002      	beq.n	80039fe <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f7fe fb73 	bl	80020e4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80039fe:	6a3b      	ldr	r3, [r7, #32]
 8003a00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00c      	beq.n	8003a22 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	f003 0310 	and.w	r3, r3, #16
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d007      	beq.n	8003a22 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a14:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a18:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2210      	movs	r2, #16
 8003a20:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003a22:	6a3b      	ldr	r3, [r7, #32]
 8003a24:	f003 0320 	and.w	r3, r3, #32
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d00b      	beq.n	8003a44 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	f003 0308 	and.w	r3, r3, #8
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d006      	beq.n	8003a44 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2208      	movs	r2, #8
 8003a3c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 f90c 	bl	8003c5c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003a44:	6a3b      	ldr	r3, [r7, #32]
 8003a46:	f003 0310 	and.w	r3, r3, #16
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d009      	beq.n	8003a62 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	691b      	ldr	r3, [r3, #16]
 8003a54:	f003 0303 	and.w	r3, r3, #3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d002      	beq.n	8003a62 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f000 f8f3 	bl	8003c48 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003a62:	6a3b      	ldr	r3, [r7, #32]
 8003a64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d00b      	beq.n	8003a84 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	f003 0310 	and.w	r3, r3, #16
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d006      	beq.n	8003a84 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	2210      	movs	r2, #16
 8003a7c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 f8f6 	bl	8003c70 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003a84:	6a3b      	ldr	r3, [r7, #32]
 8003a86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00b      	beq.n	8003aa6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	f003 0308 	and.w	r3, r3, #8
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d006      	beq.n	8003aa6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2208      	movs	r2, #8
 8003a9e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f000 f8ef 	bl	8003c84 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003aa6:	6a3b      	ldr	r3, [r7, #32]
 8003aa8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d075      	beq.n	8003b9c <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	f003 0304 	and.w	r3, r3, #4
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d06c      	beq.n	8003b94 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003aba:	6a3b      	ldr	r3, [r7, #32]
 8003abc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d008      	beq.n	8003ad6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d003      	beq.n	8003ad6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad0:	f043 0301 	orr.w	r3, r3, #1
 8003ad4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003ad6:	6a3b      	ldr	r3, [r7, #32]
 8003ad8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d008      	beq.n	8003af2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d003      	beq.n	8003af2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aec:	f043 0302 	orr.w	r3, r3, #2
 8003af0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003af2:	6a3b      	ldr	r3, [r7, #32]
 8003af4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d008      	beq.n	8003b0e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b08:	f043 0304 	orr.w	r3, r3, #4
 8003b0c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003b0e:	6a3b      	ldr	r3, [r7, #32]
 8003b10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d03d      	beq.n	8003b94 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d038      	beq.n	8003b94 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003b28:	2b30      	cmp	r3, #48	; 0x30
 8003b2a:	d017      	beq.n	8003b5c <HAL_CAN_IRQHandler+0x302>
 8003b2c:	2b30      	cmp	r3, #48	; 0x30
 8003b2e:	d804      	bhi.n	8003b3a <HAL_CAN_IRQHandler+0x2e0>
 8003b30:	2b10      	cmp	r3, #16
 8003b32:	d009      	beq.n	8003b48 <HAL_CAN_IRQHandler+0x2ee>
 8003b34:	2b20      	cmp	r3, #32
 8003b36:	d00c      	beq.n	8003b52 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003b38:	e024      	b.n	8003b84 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8003b3a:	2b50      	cmp	r3, #80	; 0x50
 8003b3c:	d018      	beq.n	8003b70 <HAL_CAN_IRQHandler+0x316>
 8003b3e:	2b60      	cmp	r3, #96	; 0x60
 8003b40:	d01b      	beq.n	8003b7a <HAL_CAN_IRQHandler+0x320>
 8003b42:	2b40      	cmp	r3, #64	; 0x40
 8003b44:	d00f      	beq.n	8003b66 <HAL_CAN_IRQHandler+0x30c>
            break;
 8003b46:	e01d      	b.n	8003b84 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8003b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4a:	f043 0308 	orr.w	r3, r3, #8
 8003b4e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b50:	e018      	b.n	8003b84 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b54:	f043 0310 	orr.w	r3, r3, #16
 8003b58:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b5a:	e013      	b.n	8003b84 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5e:	f043 0320 	orr.w	r3, r3, #32
 8003b62:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b64:	e00e      	b.n	8003b84 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8003b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b6c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b6e:	e009      	b.n	8003b84 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8003b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b76:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b78:	e004      	b.n	8003b84 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b80:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003b82:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	699a      	ldr	r2, [r3, #24]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b92:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2204      	movs	r2, #4
 8003b9a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d008      	beq.n	8003bb4 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba8:	431a      	orrs	r2, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f872 	bl	8003c98 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003bb4:	bf00      	nop
 8003bb6:	3728      	adds	r7, #40	; 0x28
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003bc4:	bf00      	nop
 8003bc6:	370c      	adds	r7, #12
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr

08003bd0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003bd8:	bf00      	nop
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003bec:	bf00      	nop
 8003bee:	370c      	adds	r7, #12
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003c00:	bf00      	nop
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003c14:	bf00      	nop
 8003c16:	370c      	adds	r7, #12
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003c3c:	bf00      	nop
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr

08003c48 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003c50:	bf00      	nop
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003c64:	bf00      	nop
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr

08003c70 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cbc:	4b0c      	ldr	r3, [pc, #48]	; (8003cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cc2:	68ba      	ldr	r2, [r7, #8]
 8003cc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003cc8:	4013      	ands	r3, r2
 8003cca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003cd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cde:	4a04      	ldr	r2, [pc, #16]	; (8003cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	60d3      	str	r3, [r2, #12]
}
 8003ce4:	bf00      	nop
 8003ce6:	3714      	adds	r7, #20
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr
 8003cf0:	e000ed00 	.word	0xe000ed00

08003cf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cf8:	4b04      	ldr	r3, [pc, #16]	; (8003d0c <__NVIC_GetPriorityGrouping+0x18>)
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	0a1b      	lsrs	r3, r3, #8
 8003cfe:	f003 0307 	and.w	r3, r3, #7
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr
 8003d0c:	e000ed00 	.word	0xe000ed00

08003d10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	4603      	mov	r3, r0
 8003d18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	db0b      	blt.n	8003d3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d22:	79fb      	ldrb	r3, [r7, #7]
 8003d24:	f003 021f 	and.w	r2, r3, #31
 8003d28:	4907      	ldr	r1, [pc, #28]	; (8003d48 <__NVIC_EnableIRQ+0x38>)
 8003d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d2e:	095b      	lsrs	r3, r3, #5
 8003d30:	2001      	movs	r0, #1
 8003d32:	fa00 f202 	lsl.w	r2, r0, r2
 8003d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d3a:	bf00      	nop
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	e000e100 	.word	0xe000e100

08003d4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	4603      	mov	r3, r0
 8003d54:	6039      	str	r1, [r7, #0]
 8003d56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	db0a      	blt.n	8003d76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	b2da      	uxtb	r2, r3
 8003d64:	490c      	ldr	r1, [pc, #48]	; (8003d98 <__NVIC_SetPriority+0x4c>)
 8003d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d6a:	0112      	lsls	r2, r2, #4
 8003d6c:	b2d2      	uxtb	r2, r2
 8003d6e:	440b      	add	r3, r1
 8003d70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d74:	e00a      	b.n	8003d8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	b2da      	uxtb	r2, r3
 8003d7a:	4908      	ldr	r1, [pc, #32]	; (8003d9c <__NVIC_SetPriority+0x50>)
 8003d7c:	79fb      	ldrb	r3, [r7, #7]
 8003d7e:	f003 030f 	and.w	r3, r3, #15
 8003d82:	3b04      	subs	r3, #4
 8003d84:	0112      	lsls	r2, r2, #4
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	440b      	add	r3, r1
 8003d8a:	761a      	strb	r2, [r3, #24]
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr
 8003d98:	e000e100 	.word	0xe000e100
 8003d9c:	e000ed00 	.word	0xe000ed00

08003da0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b089      	sub	sp, #36	; 0x24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f003 0307 	and.w	r3, r3, #7
 8003db2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	f1c3 0307 	rsb	r3, r3, #7
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	bf28      	it	cs
 8003dbe:	2304      	movcs	r3, #4
 8003dc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	2b06      	cmp	r3, #6
 8003dc8:	d902      	bls.n	8003dd0 <NVIC_EncodePriority+0x30>
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	3b03      	subs	r3, #3
 8003dce:	e000      	b.n	8003dd2 <NVIC_EncodePriority+0x32>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	fa02 f303 	lsl.w	r3, r2, r3
 8003dde:	43da      	mvns	r2, r3
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	401a      	ands	r2, r3
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003de8:	f04f 31ff 	mov.w	r1, #4294967295
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	fa01 f303 	lsl.w	r3, r1, r3
 8003df2:	43d9      	mvns	r1, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003df8:	4313      	orrs	r3, r2
         );
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3724      	adds	r7, #36	; 0x24
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr

08003e06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e06:	b580      	push	{r7, lr}
 8003e08:	b082      	sub	sp, #8
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f7ff ff4c 	bl	8003cac <__NVIC_SetPriorityGrouping>
}
 8003e14:	bf00      	nop
 8003e16:	3708      	adds	r7, #8
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b086      	sub	sp, #24
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	4603      	mov	r3, r0
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	607a      	str	r2, [r7, #4]
 8003e28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e2e:	f7ff ff61 	bl	8003cf4 <__NVIC_GetPriorityGrouping>
 8003e32:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	68b9      	ldr	r1, [r7, #8]
 8003e38:	6978      	ldr	r0, [r7, #20]
 8003e3a:	f7ff ffb1 	bl	8003da0 <NVIC_EncodePriority>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e44:	4611      	mov	r1, r2
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7ff ff80 	bl	8003d4c <__NVIC_SetPriority>
}
 8003e4c:	bf00      	nop
 8003e4e:	3718      	adds	r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e62:	4618      	mov	r0, r3
 8003e64:	f7ff ff54 	bl	8003d10 <__NVIC_EnableIRQ>
}
 8003e68:	bf00      	nop
 8003e6a:	3708      	adds	r7, #8
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d004      	beq.n	8003e8e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2280      	movs	r2, #128	; 0x80
 8003e88:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e00c      	b.n	8003ea8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2205      	movs	r2, #5
 8003e92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f022 0201 	bic.w	r2, r2, #1
 8003ea4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003ea6:	2300      	movs	r3, #0
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b089      	sub	sp, #36	; 0x24
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003eca:	2300      	movs	r3, #0
 8003ecc:	61fb      	str	r3, [r7, #28]
 8003ece:	e177      	b.n	80041c0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	697a      	ldr	r2, [r7, #20]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ee4:	693a      	ldr	r2, [r7, #16]
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	f040 8166 	bne.w	80041ba <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d00b      	beq.n	8003f0e <HAL_GPIO_Init+0x5a>
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d007      	beq.n	8003f0e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f02:	2b11      	cmp	r3, #17
 8003f04:	d003      	beq.n	8003f0e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	2b12      	cmp	r3, #18
 8003f0c:	d130      	bne.n	8003f70 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	005b      	lsls	r3, r3, #1
 8003f18:	2203      	movs	r2, #3
 8003f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1e:	43db      	mvns	r3, r3
 8003f20:	69ba      	ldr	r2, [r7, #24]
 8003f22:	4013      	ands	r3, r2
 8003f24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	68da      	ldr	r2, [r3, #12]
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	69ba      	ldr	r2, [r7, #24]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	69ba      	ldr	r2, [r7, #24]
 8003f3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f44:	2201      	movs	r2, #1
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	4013      	ands	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	091b      	lsrs	r3, r3, #4
 8003f5a:	f003 0201 	and.w	r2, r3, #1
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	005b      	lsls	r3, r3, #1
 8003f7a:	2203      	movs	r2, #3
 8003f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f80:	43db      	mvns	r3, r3
 8003f82:	69ba      	ldr	r2, [r7, #24]
 8003f84:	4013      	ands	r3, r2
 8003f86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	689a      	ldr	r2, [r3, #8]
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	005b      	lsls	r3, r3, #1
 8003f90:	fa02 f303 	lsl.w	r3, r2, r3
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69ba      	ldr	r2, [r7, #24]
 8003f9e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d003      	beq.n	8003fb0 <HAL_GPIO_Init+0xfc>
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	2b12      	cmp	r3, #18
 8003fae:	d123      	bne.n	8003ff8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	08da      	lsrs	r2, r3, #3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3208      	adds	r2, #8
 8003fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	f003 0307 	and.w	r3, r3, #7
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	220f      	movs	r2, #15
 8003fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	691a      	ldr	r2, [r3, #16]
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	f003 0307 	and.w	r3, r3, #7
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	08da      	lsrs	r2, r3, #3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	3208      	adds	r2, #8
 8003ff2:	69b9      	ldr	r1, [r7, #24]
 8003ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	005b      	lsls	r3, r3, #1
 8004002:	2203      	movs	r2, #3
 8004004:	fa02 f303 	lsl.w	r3, r2, r3
 8004008:	43db      	mvns	r3, r3
 800400a:	69ba      	ldr	r2, [r7, #24]
 800400c:	4013      	ands	r3, r2
 800400e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f003 0203 	and.w	r2, r3, #3
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	fa02 f303 	lsl.w	r3, r2, r3
 8004020:	69ba      	ldr	r2, [r7, #24]
 8004022:	4313      	orrs	r3, r2
 8004024:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	69ba      	ldr	r2, [r7, #24]
 800402a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004034:	2b00      	cmp	r3, #0
 8004036:	f000 80c0 	beq.w	80041ba <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800403a:	2300      	movs	r3, #0
 800403c:	60fb      	str	r3, [r7, #12]
 800403e:	4b65      	ldr	r3, [pc, #404]	; (80041d4 <HAL_GPIO_Init+0x320>)
 8004040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004042:	4a64      	ldr	r2, [pc, #400]	; (80041d4 <HAL_GPIO_Init+0x320>)
 8004044:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004048:	6453      	str	r3, [r2, #68]	; 0x44
 800404a:	4b62      	ldr	r3, [pc, #392]	; (80041d4 <HAL_GPIO_Init+0x320>)
 800404c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800404e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004052:	60fb      	str	r3, [r7, #12]
 8004054:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004056:	4a60      	ldr	r2, [pc, #384]	; (80041d8 <HAL_GPIO_Init+0x324>)
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	089b      	lsrs	r3, r3, #2
 800405c:	3302      	adds	r3, #2
 800405e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004062:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	f003 0303 	and.w	r3, r3, #3
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	220f      	movs	r2, #15
 800406e:	fa02 f303 	lsl.w	r3, r2, r3
 8004072:	43db      	mvns	r3, r3
 8004074:	69ba      	ldr	r2, [r7, #24]
 8004076:	4013      	ands	r3, r2
 8004078:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a57      	ldr	r2, [pc, #348]	; (80041dc <HAL_GPIO_Init+0x328>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d037      	beq.n	80040f2 <HAL_GPIO_Init+0x23e>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4a56      	ldr	r2, [pc, #344]	; (80041e0 <HAL_GPIO_Init+0x32c>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d031      	beq.n	80040ee <HAL_GPIO_Init+0x23a>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a55      	ldr	r2, [pc, #340]	; (80041e4 <HAL_GPIO_Init+0x330>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d02b      	beq.n	80040ea <HAL_GPIO_Init+0x236>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a54      	ldr	r2, [pc, #336]	; (80041e8 <HAL_GPIO_Init+0x334>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d025      	beq.n	80040e6 <HAL_GPIO_Init+0x232>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4a53      	ldr	r2, [pc, #332]	; (80041ec <HAL_GPIO_Init+0x338>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d01f      	beq.n	80040e2 <HAL_GPIO_Init+0x22e>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a52      	ldr	r2, [pc, #328]	; (80041f0 <HAL_GPIO_Init+0x33c>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d019      	beq.n	80040de <HAL_GPIO_Init+0x22a>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a51      	ldr	r2, [pc, #324]	; (80041f4 <HAL_GPIO_Init+0x340>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d013      	beq.n	80040da <HAL_GPIO_Init+0x226>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a50      	ldr	r2, [pc, #320]	; (80041f8 <HAL_GPIO_Init+0x344>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d00d      	beq.n	80040d6 <HAL_GPIO_Init+0x222>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a4f      	ldr	r2, [pc, #316]	; (80041fc <HAL_GPIO_Init+0x348>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d007      	beq.n	80040d2 <HAL_GPIO_Init+0x21e>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a4e      	ldr	r2, [pc, #312]	; (8004200 <HAL_GPIO_Init+0x34c>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d101      	bne.n	80040ce <HAL_GPIO_Init+0x21a>
 80040ca:	2309      	movs	r3, #9
 80040cc:	e012      	b.n	80040f4 <HAL_GPIO_Init+0x240>
 80040ce:	230a      	movs	r3, #10
 80040d0:	e010      	b.n	80040f4 <HAL_GPIO_Init+0x240>
 80040d2:	2308      	movs	r3, #8
 80040d4:	e00e      	b.n	80040f4 <HAL_GPIO_Init+0x240>
 80040d6:	2307      	movs	r3, #7
 80040d8:	e00c      	b.n	80040f4 <HAL_GPIO_Init+0x240>
 80040da:	2306      	movs	r3, #6
 80040dc:	e00a      	b.n	80040f4 <HAL_GPIO_Init+0x240>
 80040de:	2305      	movs	r3, #5
 80040e0:	e008      	b.n	80040f4 <HAL_GPIO_Init+0x240>
 80040e2:	2304      	movs	r3, #4
 80040e4:	e006      	b.n	80040f4 <HAL_GPIO_Init+0x240>
 80040e6:	2303      	movs	r3, #3
 80040e8:	e004      	b.n	80040f4 <HAL_GPIO_Init+0x240>
 80040ea:	2302      	movs	r3, #2
 80040ec:	e002      	b.n	80040f4 <HAL_GPIO_Init+0x240>
 80040ee:	2301      	movs	r3, #1
 80040f0:	e000      	b.n	80040f4 <HAL_GPIO_Init+0x240>
 80040f2:	2300      	movs	r3, #0
 80040f4:	69fa      	ldr	r2, [r7, #28]
 80040f6:	f002 0203 	and.w	r2, r2, #3
 80040fa:	0092      	lsls	r2, r2, #2
 80040fc:	4093      	lsls	r3, r2
 80040fe:	69ba      	ldr	r2, [r7, #24]
 8004100:	4313      	orrs	r3, r2
 8004102:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004104:	4934      	ldr	r1, [pc, #208]	; (80041d8 <HAL_GPIO_Init+0x324>)
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	089b      	lsrs	r3, r3, #2
 800410a:	3302      	adds	r3, #2
 800410c:	69ba      	ldr	r2, [r7, #24]
 800410e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004112:	4b3c      	ldr	r3, [pc, #240]	; (8004204 <HAL_GPIO_Init+0x350>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	43db      	mvns	r3, r3
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	4013      	ands	r3, r2
 8004120:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800412e:	69ba      	ldr	r2, [r7, #24]
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	4313      	orrs	r3, r2
 8004134:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004136:	4a33      	ldr	r2, [pc, #204]	; (8004204 <HAL_GPIO_Init+0x350>)
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800413c:	4b31      	ldr	r3, [pc, #196]	; (8004204 <HAL_GPIO_Init+0x350>)
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	43db      	mvns	r3, r3
 8004146:	69ba      	ldr	r2, [r7, #24]
 8004148:	4013      	ands	r3, r2
 800414a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d003      	beq.n	8004160 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	4313      	orrs	r3, r2
 800415e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004160:	4a28      	ldr	r2, [pc, #160]	; (8004204 <HAL_GPIO_Init+0x350>)
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004166:	4b27      	ldr	r3, [pc, #156]	; (8004204 <HAL_GPIO_Init+0x350>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	43db      	mvns	r3, r3
 8004170:	69ba      	ldr	r2, [r7, #24]
 8004172:	4013      	ands	r3, r2
 8004174:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800417e:	2b00      	cmp	r3, #0
 8004180:	d003      	beq.n	800418a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004182:	69ba      	ldr	r2, [r7, #24]
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	4313      	orrs	r3, r2
 8004188:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800418a:	4a1e      	ldr	r2, [pc, #120]	; (8004204 <HAL_GPIO_Init+0x350>)
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004190:	4b1c      	ldr	r3, [pc, #112]	; (8004204 <HAL_GPIO_Init+0x350>)
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	43db      	mvns	r3, r3
 800419a:	69ba      	ldr	r2, [r7, #24]
 800419c:	4013      	ands	r3, r2
 800419e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d003      	beq.n	80041b4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80041ac:	69ba      	ldr	r2, [r7, #24]
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041b4:	4a13      	ldr	r2, [pc, #76]	; (8004204 <HAL_GPIO_Init+0x350>)
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	3301      	adds	r3, #1
 80041be:	61fb      	str	r3, [r7, #28]
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	2b0f      	cmp	r3, #15
 80041c4:	f67f ae84 	bls.w	8003ed0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80041c8:	bf00      	nop
 80041ca:	3724      	adds	r7, #36	; 0x24
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr
 80041d4:	40023800 	.word	0x40023800
 80041d8:	40013800 	.word	0x40013800
 80041dc:	40020000 	.word	0x40020000
 80041e0:	40020400 	.word	0x40020400
 80041e4:	40020800 	.word	0x40020800
 80041e8:	40020c00 	.word	0x40020c00
 80041ec:	40021000 	.word	0x40021000
 80041f0:	40021400 	.word	0x40021400
 80041f4:	40021800 	.word	0x40021800
 80041f8:	40021c00 	.word	0x40021c00
 80041fc:	40022000 	.word	0x40022000
 8004200:	40022400 	.word	0x40022400
 8004204:	40013c00 	.word	0x40013c00

08004208 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	460b      	mov	r3, r1
 8004212:	807b      	strh	r3, [r7, #2]
 8004214:	4613      	mov	r3, r2
 8004216:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004218:	787b      	ldrb	r3, [r7, #1]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d003      	beq.n	8004226 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800421e:	887a      	ldrh	r2, [r7, #2]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004224:	e003      	b.n	800422e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004226:	887b      	ldrh	r3, [r7, #2]
 8004228:	041a      	lsls	r2, r3, #16
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	619a      	str	r2, [r3, #24]
}
 800422e:	bf00      	nop
 8004230:	370c      	adds	r7, #12
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr

0800423a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800423a:	b480      	push	{r7}
 800423c:	b083      	sub	sp, #12
 800423e:	af00      	add	r7, sp, #0
 8004240:	6078      	str	r0, [r7, #4]
 8004242:	460b      	mov	r3, r1
 8004244:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	695a      	ldr	r2, [r3, #20]
 800424a:	887b      	ldrh	r3, [r7, #2]
 800424c:	401a      	ands	r2, r3
 800424e:	887b      	ldrh	r3, [r7, #2]
 8004250:	429a      	cmp	r2, r3
 8004252:	d104      	bne.n	800425e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004254:	887b      	ldrh	r3, [r7, #2]
 8004256:	041a      	lsls	r2, r3, #16
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800425c:	e002      	b.n	8004264 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800425e:	887a      	ldrh	r2, [r7, #2]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	619a      	str	r2, [r3, #24]
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	4603      	mov	r3, r0
 8004278:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800427a:	4b08      	ldr	r3, [pc, #32]	; (800429c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800427c:	695a      	ldr	r2, [r3, #20]
 800427e:	88fb      	ldrh	r3, [r7, #6]
 8004280:	4013      	ands	r3, r2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d006      	beq.n	8004294 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004286:	4a05      	ldr	r2, [pc, #20]	; (800429c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004288:	88fb      	ldrh	r3, [r7, #6]
 800428a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800428c:	88fb      	ldrh	r3, [r7, #6]
 800428e:	4618      	mov	r0, r3
 8004290:	f7fe f8c6 	bl	8002420 <HAL_GPIO_EXTI_Callback>
  }
}
 8004294:	bf00      	nop
 8004296:	3708      	adds	r7, #8
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	40013c00 	.word	0x40013c00

080042a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b086      	sub	sp, #24
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d101      	bne.n	80042b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e25b      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d075      	beq.n	80043aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042be:	4ba3      	ldr	r3, [pc, #652]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f003 030c 	and.w	r3, r3, #12
 80042c6:	2b04      	cmp	r3, #4
 80042c8:	d00c      	beq.n	80042e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042ca:	4ba0      	ldr	r3, [pc, #640]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042d2:	2b08      	cmp	r3, #8
 80042d4:	d112      	bne.n	80042fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042d6:	4b9d      	ldr	r3, [pc, #628]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042e2:	d10b      	bne.n	80042fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042e4:	4b99      	ldr	r3, [pc, #612]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d05b      	beq.n	80043a8 <HAL_RCC_OscConfig+0x108>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d157      	bne.n	80043a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e236      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004304:	d106      	bne.n	8004314 <HAL_RCC_OscConfig+0x74>
 8004306:	4b91      	ldr	r3, [pc, #580]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a90      	ldr	r2, [pc, #576]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 800430c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004310:	6013      	str	r3, [r2, #0]
 8004312:	e01d      	b.n	8004350 <HAL_RCC_OscConfig+0xb0>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800431c:	d10c      	bne.n	8004338 <HAL_RCC_OscConfig+0x98>
 800431e:	4b8b      	ldr	r3, [pc, #556]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a8a      	ldr	r2, [pc, #552]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 8004324:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004328:	6013      	str	r3, [r2, #0]
 800432a:	4b88      	ldr	r3, [pc, #544]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a87      	ldr	r2, [pc, #540]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 8004330:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004334:	6013      	str	r3, [r2, #0]
 8004336:	e00b      	b.n	8004350 <HAL_RCC_OscConfig+0xb0>
 8004338:	4b84      	ldr	r3, [pc, #528]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a83      	ldr	r2, [pc, #524]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 800433e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004342:	6013      	str	r3, [r2, #0]
 8004344:	4b81      	ldr	r3, [pc, #516]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a80      	ldr	r2, [pc, #512]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 800434a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800434e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d013      	beq.n	8004380 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004358:	f7fe fe40 	bl	8002fdc <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800435e:	e008      	b.n	8004372 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004360:	f7fe fe3c 	bl	8002fdc <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b64      	cmp	r3, #100	; 0x64
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e1fb      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004372:	4b76      	ldr	r3, [pc, #472]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d0f0      	beq.n	8004360 <HAL_RCC_OscConfig+0xc0>
 800437e:	e014      	b.n	80043aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004380:	f7fe fe2c 	bl	8002fdc <HAL_GetTick>
 8004384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004386:	e008      	b.n	800439a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004388:	f7fe fe28 	bl	8002fdc <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	2b64      	cmp	r3, #100	; 0x64
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e1e7      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800439a:	4b6c      	ldr	r3, [pc, #432]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1f0      	bne.n	8004388 <HAL_RCC_OscConfig+0xe8>
 80043a6:	e000      	b.n	80043aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0302 	and.w	r3, r3, #2
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d063      	beq.n	800447e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043b6:	4b65      	ldr	r3, [pc, #404]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f003 030c 	and.w	r3, r3, #12
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d00b      	beq.n	80043da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043c2:	4b62      	ldr	r3, [pc, #392]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043ca:	2b08      	cmp	r3, #8
 80043cc:	d11c      	bne.n	8004408 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043ce:	4b5f      	ldr	r3, [pc, #380]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d116      	bne.n	8004408 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043da:	4b5c      	ldr	r3, [pc, #368]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0302 	and.w	r3, r3, #2
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d005      	beq.n	80043f2 <HAL_RCC_OscConfig+0x152>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d001      	beq.n	80043f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e1bb      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043f2:	4b56      	ldr	r3, [pc, #344]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	691b      	ldr	r3, [r3, #16]
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	4952      	ldr	r1, [pc, #328]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 8004402:	4313      	orrs	r3, r2
 8004404:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004406:	e03a      	b.n	800447e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d020      	beq.n	8004452 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004410:	4b4f      	ldr	r3, [pc, #316]	; (8004550 <HAL_RCC_OscConfig+0x2b0>)
 8004412:	2201      	movs	r2, #1
 8004414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004416:	f7fe fde1 	bl	8002fdc <HAL_GetTick>
 800441a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800441c:	e008      	b.n	8004430 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800441e:	f7fe fddd 	bl	8002fdc <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d901      	bls.n	8004430 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e19c      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004430:	4b46      	ldr	r3, [pc, #280]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0302 	and.w	r3, r3, #2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d0f0      	beq.n	800441e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800443c:	4b43      	ldr	r3, [pc, #268]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	691b      	ldr	r3, [r3, #16]
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	4940      	ldr	r1, [pc, #256]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 800444c:	4313      	orrs	r3, r2
 800444e:	600b      	str	r3, [r1, #0]
 8004450:	e015      	b.n	800447e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004452:	4b3f      	ldr	r3, [pc, #252]	; (8004550 <HAL_RCC_OscConfig+0x2b0>)
 8004454:	2200      	movs	r2, #0
 8004456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004458:	f7fe fdc0 	bl	8002fdc <HAL_GetTick>
 800445c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004460:	f7fe fdbc 	bl	8002fdc <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e17b      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004472:	4b36      	ldr	r3, [pc, #216]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1f0      	bne.n	8004460 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0308 	and.w	r3, r3, #8
 8004486:	2b00      	cmp	r3, #0
 8004488:	d030      	beq.n	80044ec <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d016      	beq.n	80044c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004492:	4b30      	ldr	r3, [pc, #192]	; (8004554 <HAL_RCC_OscConfig+0x2b4>)
 8004494:	2201      	movs	r2, #1
 8004496:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004498:	f7fe fda0 	bl	8002fdc <HAL_GetTick>
 800449c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800449e:	e008      	b.n	80044b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044a0:	f7fe fd9c 	bl	8002fdc <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d901      	bls.n	80044b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e15b      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044b2:	4b26      	ldr	r3, [pc, #152]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 80044b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044b6:	f003 0302 	and.w	r3, r3, #2
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d0f0      	beq.n	80044a0 <HAL_RCC_OscConfig+0x200>
 80044be:	e015      	b.n	80044ec <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044c0:	4b24      	ldr	r3, [pc, #144]	; (8004554 <HAL_RCC_OscConfig+0x2b4>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044c6:	f7fe fd89 	bl	8002fdc <HAL_GetTick>
 80044ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044cc:	e008      	b.n	80044e0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044ce:	f7fe fd85 	bl	8002fdc <HAL_GetTick>
 80044d2:	4602      	mov	r2, r0
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d901      	bls.n	80044e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e144      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044e0:	4b1a      	ldr	r3, [pc, #104]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 80044e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1f0      	bne.n	80044ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0304 	and.w	r3, r3, #4
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	f000 80a0 	beq.w	800463a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044fa:	2300      	movs	r3, #0
 80044fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044fe:	4b13      	ldr	r3, [pc, #76]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 8004500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10f      	bne.n	800452a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800450a:	2300      	movs	r3, #0
 800450c:	60bb      	str	r3, [r7, #8]
 800450e:	4b0f      	ldr	r3, [pc, #60]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 8004510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004512:	4a0e      	ldr	r2, [pc, #56]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 8004514:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004518:	6413      	str	r3, [r2, #64]	; 0x40
 800451a:	4b0c      	ldr	r3, [pc, #48]	; (800454c <HAL_RCC_OscConfig+0x2ac>)
 800451c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004522:	60bb      	str	r3, [r7, #8]
 8004524:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004526:	2301      	movs	r3, #1
 8004528:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800452a:	4b0b      	ldr	r3, [pc, #44]	; (8004558 <HAL_RCC_OscConfig+0x2b8>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004532:	2b00      	cmp	r3, #0
 8004534:	d121      	bne.n	800457a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004536:	4b08      	ldr	r3, [pc, #32]	; (8004558 <HAL_RCC_OscConfig+0x2b8>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a07      	ldr	r2, [pc, #28]	; (8004558 <HAL_RCC_OscConfig+0x2b8>)
 800453c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004540:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004542:	f7fe fd4b 	bl	8002fdc <HAL_GetTick>
 8004546:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004548:	e011      	b.n	800456e <HAL_RCC_OscConfig+0x2ce>
 800454a:	bf00      	nop
 800454c:	40023800 	.word	0x40023800
 8004550:	42470000 	.word	0x42470000
 8004554:	42470e80 	.word	0x42470e80
 8004558:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800455c:	f7fe fd3e 	bl	8002fdc <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	2b02      	cmp	r3, #2
 8004568:	d901      	bls.n	800456e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e0fd      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800456e:	4b81      	ldr	r3, [pc, #516]	; (8004774 <HAL_RCC_OscConfig+0x4d4>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004576:	2b00      	cmp	r3, #0
 8004578:	d0f0      	beq.n	800455c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d106      	bne.n	8004590 <HAL_RCC_OscConfig+0x2f0>
 8004582:	4b7d      	ldr	r3, [pc, #500]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 8004584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004586:	4a7c      	ldr	r2, [pc, #496]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 8004588:	f043 0301 	orr.w	r3, r3, #1
 800458c:	6713      	str	r3, [r2, #112]	; 0x70
 800458e:	e01c      	b.n	80045ca <HAL_RCC_OscConfig+0x32a>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	2b05      	cmp	r3, #5
 8004596:	d10c      	bne.n	80045b2 <HAL_RCC_OscConfig+0x312>
 8004598:	4b77      	ldr	r3, [pc, #476]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 800459a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800459c:	4a76      	ldr	r2, [pc, #472]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 800459e:	f043 0304 	orr.w	r3, r3, #4
 80045a2:	6713      	str	r3, [r2, #112]	; 0x70
 80045a4:	4b74      	ldr	r3, [pc, #464]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 80045a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045a8:	4a73      	ldr	r2, [pc, #460]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 80045aa:	f043 0301 	orr.w	r3, r3, #1
 80045ae:	6713      	str	r3, [r2, #112]	; 0x70
 80045b0:	e00b      	b.n	80045ca <HAL_RCC_OscConfig+0x32a>
 80045b2:	4b71      	ldr	r3, [pc, #452]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 80045b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045b6:	4a70      	ldr	r2, [pc, #448]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 80045b8:	f023 0301 	bic.w	r3, r3, #1
 80045bc:	6713      	str	r3, [r2, #112]	; 0x70
 80045be:	4b6e      	ldr	r3, [pc, #440]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 80045c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045c2:	4a6d      	ldr	r2, [pc, #436]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 80045c4:	f023 0304 	bic.w	r3, r3, #4
 80045c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d015      	beq.n	80045fe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d2:	f7fe fd03 	bl	8002fdc <HAL_GetTick>
 80045d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d8:	e00a      	b.n	80045f0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045da:	f7fe fcff 	bl	8002fdc <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d901      	bls.n	80045f0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e0bc      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f0:	4b61      	ldr	r3, [pc, #388]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 80045f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f4:	f003 0302 	and.w	r3, r3, #2
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d0ee      	beq.n	80045da <HAL_RCC_OscConfig+0x33a>
 80045fc:	e014      	b.n	8004628 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045fe:	f7fe fced 	bl	8002fdc <HAL_GetTick>
 8004602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004604:	e00a      	b.n	800461c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004606:	f7fe fce9 	bl	8002fdc <HAL_GetTick>
 800460a:	4602      	mov	r2, r0
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	f241 3288 	movw	r2, #5000	; 0x1388
 8004614:	4293      	cmp	r3, r2
 8004616:	d901      	bls.n	800461c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e0a6      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800461c:	4b56      	ldr	r3, [pc, #344]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 800461e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004620:	f003 0302 	and.w	r3, r3, #2
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1ee      	bne.n	8004606 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004628:	7dfb      	ldrb	r3, [r7, #23]
 800462a:	2b01      	cmp	r3, #1
 800462c:	d105      	bne.n	800463a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800462e:	4b52      	ldr	r3, [pc, #328]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 8004630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004632:	4a51      	ldr	r2, [pc, #324]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 8004634:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004638:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	2b00      	cmp	r3, #0
 8004640:	f000 8092 	beq.w	8004768 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004644:	4b4c      	ldr	r3, [pc, #304]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 030c 	and.w	r3, r3, #12
 800464c:	2b08      	cmp	r3, #8
 800464e:	d05c      	beq.n	800470a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	699b      	ldr	r3, [r3, #24]
 8004654:	2b02      	cmp	r3, #2
 8004656:	d141      	bne.n	80046dc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004658:	4b48      	ldr	r3, [pc, #288]	; (800477c <HAL_RCC_OscConfig+0x4dc>)
 800465a:	2200      	movs	r2, #0
 800465c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465e:	f7fe fcbd 	bl	8002fdc <HAL_GetTick>
 8004662:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004664:	e008      	b.n	8004678 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004666:	f7fe fcb9 	bl	8002fdc <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	2b02      	cmp	r3, #2
 8004672:	d901      	bls.n	8004678 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e078      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004678:	4b3f      	ldr	r3, [pc, #252]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1f0      	bne.n	8004666 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	69da      	ldr	r2, [r3, #28]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a1b      	ldr	r3, [r3, #32]
 800468c:	431a      	orrs	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004692:	019b      	lsls	r3, r3, #6
 8004694:	431a      	orrs	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800469a:	085b      	lsrs	r3, r3, #1
 800469c:	3b01      	subs	r3, #1
 800469e:	041b      	lsls	r3, r3, #16
 80046a0:	431a      	orrs	r2, r3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a6:	061b      	lsls	r3, r3, #24
 80046a8:	4933      	ldr	r1, [pc, #204]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 80046aa:	4313      	orrs	r3, r2
 80046ac:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046ae:	4b33      	ldr	r3, [pc, #204]	; (800477c <HAL_RCC_OscConfig+0x4dc>)
 80046b0:	2201      	movs	r2, #1
 80046b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b4:	f7fe fc92 	bl	8002fdc <HAL_GetTick>
 80046b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046ba:	e008      	b.n	80046ce <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046bc:	f7fe fc8e 	bl	8002fdc <HAL_GetTick>
 80046c0:	4602      	mov	r2, r0
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	1ad3      	subs	r3, r2, r3
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d901      	bls.n	80046ce <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	e04d      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046ce:	4b2a      	ldr	r3, [pc, #168]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d0f0      	beq.n	80046bc <HAL_RCC_OscConfig+0x41c>
 80046da:	e045      	b.n	8004768 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046dc:	4b27      	ldr	r3, [pc, #156]	; (800477c <HAL_RCC_OscConfig+0x4dc>)
 80046de:	2200      	movs	r2, #0
 80046e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046e2:	f7fe fc7b 	bl	8002fdc <HAL_GetTick>
 80046e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046e8:	e008      	b.n	80046fc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046ea:	f7fe fc77 	bl	8002fdc <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d901      	bls.n	80046fc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e036      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046fc:	4b1e      	ldr	r3, [pc, #120]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d1f0      	bne.n	80046ea <HAL_RCC_OscConfig+0x44a>
 8004708:	e02e      	b.n	8004768 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	699b      	ldr	r3, [r3, #24]
 800470e:	2b01      	cmp	r3, #1
 8004710:	d101      	bne.n	8004716 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e029      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004716:	4b18      	ldr	r3, [pc, #96]	; (8004778 <HAL_RCC_OscConfig+0x4d8>)
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	69db      	ldr	r3, [r3, #28]
 8004726:	429a      	cmp	r2, r3
 8004728:	d11c      	bne.n	8004764 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004734:	429a      	cmp	r2, r3
 8004736:	d115      	bne.n	8004764 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004738:	68fa      	ldr	r2, [r7, #12]
 800473a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800473e:	4013      	ands	r3, r2
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004744:	4293      	cmp	r3, r2
 8004746:	d10d      	bne.n	8004764 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004752:	429a      	cmp	r2, r3
 8004754:	d106      	bne.n	8004764 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004760:	429a      	cmp	r2, r3
 8004762:	d001      	beq.n	8004768 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e000      	b.n	800476a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004768:	2300      	movs	r3, #0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3718      	adds	r7, #24
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	40007000 	.word	0x40007000
 8004778:	40023800 	.word	0x40023800
 800477c:	42470060 	.word	0x42470060

08004780 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d101      	bne.n	8004794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e0cc      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004794:	4b68      	ldr	r3, [pc, #416]	; (8004938 <HAL_RCC_ClockConfig+0x1b8>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 030f 	and.w	r3, r3, #15
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	429a      	cmp	r2, r3
 80047a0:	d90c      	bls.n	80047bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047a2:	4b65      	ldr	r3, [pc, #404]	; (8004938 <HAL_RCC_ClockConfig+0x1b8>)
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	b2d2      	uxtb	r2, r2
 80047a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047aa:	4b63      	ldr	r3, [pc, #396]	; (8004938 <HAL_RCC_ClockConfig+0x1b8>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 030f 	and.w	r3, r3, #15
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d001      	beq.n	80047bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e0b8      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0302 	and.w	r3, r3, #2
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d020      	beq.n	800480a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0304 	and.w	r3, r3, #4
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d005      	beq.n	80047e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047d4:	4b59      	ldr	r3, [pc, #356]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	4a58      	ldr	r2, [pc, #352]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80047da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80047de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 0308 	and.w	r3, r3, #8
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d005      	beq.n	80047f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047ec:	4b53      	ldr	r3, [pc, #332]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	4a52      	ldr	r2, [pc, #328]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80047f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80047f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047f8:	4b50      	ldr	r3, [pc, #320]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	494d      	ldr	r1, [pc, #308]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	4313      	orrs	r3, r2
 8004808:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	2b00      	cmp	r3, #0
 8004814:	d044      	beq.n	80048a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	2b01      	cmp	r3, #1
 800481c:	d107      	bne.n	800482e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800481e:	4b47      	ldr	r3, [pc, #284]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d119      	bne.n	800485e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e07f      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	2b02      	cmp	r3, #2
 8004834:	d003      	beq.n	800483e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800483a:	2b03      	cmp	r3, #3
 800483c:	d107      	bne.n	800484e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800483e:	4b3f      	ldr	r3, [pc, #252]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d109      	bne.n	800485e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e06f      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800484e:	4b3b      	ldr	r3, [pc, #236]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e067      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800485e:	4b37      	ldr	r3, [pc, #220]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f023 0203 	bic.w	r2, r3, #3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	4934      	ldr	r1, [pc, #208]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 800486c:	4313      	orrs	r3, r2
 800486e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004870:	f7fe fbb4 	bl	8002fdc <HAL_GetTick>
 8004874:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004876:	e00a      	b.n	800488e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004878:	f7fe fbb0 	bl	8002fdc <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	f241 3288 	movw	r2, #5000	; 0x1388
 8004886:	4293      	cmp	r3, r2
 8004888:	d901      	bls.n	800488e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e04f      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800488e:	4b2b      	ldr	r3, [pc, #172]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f003 020c 	and.w	r2, r3, #12
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	429a      	cmp	r2, r3
 800489e:	d1eb      	bne.n	8004878 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048a0:	4b25      	ldr	r3, [pc, #148]	; (8004938 <HAL_RCC_ClockConfig+0x1b8>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 030f 	and.w	r3, r3, #15
 80048a8:	683a      	ldr	r2, [r7, #0]
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d20c      	bcs.n	80048c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ae:	4b22      	ldr	r3, [pc, #136]	; (8004938 <HAL_RCC_ClockConfig+0x1b8>)
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	b2d2      	uxtb	r2, r2
 80048b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048b6:	4b20      	ldr	r3, [pc, #128]	; (8004938 <HAL_RCC_ClockConfig+0x1b8>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 030f 	and.w	r3, r3, #15
 80048be:	683a      	ldr	r2, [r7, #0]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d001      	beq.n	80048c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e032      	b.n	800492e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0304 	and.w	r3, r3, #4
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d008      	beq.n	80048e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048d4:	4b19      	ldr	r3, [pc, #100]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	4916      	ldr	r1, [pc, #88]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0308 	and.w	r3, r3, #8
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d009      	beq.n	8004906 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048f2:	4b12      	ldr	r3, [pc, #72]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	00db      	lsls	r3, r3, #3
 8004900:	490e      	ldr	r1, [pc, #56]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 8004902:	4313      	orrs	r3, r2
 8004904:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004906:	f000 f821 	bl	800494c <HAL_RCC_GetSysClockFreq>
 800490a:	4601      	mov	r1, r0
 800490c:	4b0b      	ldr	r3, [pc, #44]	; (800493c <HAL_RCC_ClockConfig+0x1bc>)
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	091b      	lsrs	r3, r3, #4
 8004912:	f003 030f 	and.w	r3, r3, #15
 8004916:	4a0a      	ldr	r2, [pc, #40]	; (8004940 <HAL_RCC_ClockConfig+0x1c0>)
 8004918:	5cd3      	ldrb	r3, [r2, r3]
 800491a:	fa21 f303 	lsr.w	r3, r1, r3
 800491e:	4a09      	ldr	r2, [pc, #36]	; (8004944 <HAL_RCC_ClockConfig+0x1c4>)
 8004920:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004922:	4b09      	ldr	r3, [pc, #36]	; (8004948 <HAL_RCC_ClockConfig+0x1c8>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4618      	mov	r0, r3
 8004928:	f7fd fea2 	bl	8002670 <HAL_InitTick>

  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3710      	adds	r7, #16
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	40023c00 	.word	0x40023c00
 800493c:	40023800 	.word	0x40023800
 8004940:	08009b90 	.word	0x08009b90
 8004944:	20000000 	.word	0x20000000
 8004948:	20000004 	.word	0x20000004

0800494c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800494c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004952:	2300      	movs	r3, #0
 8004954:	607b      	str	r3, [r7, #4]
 8004956:	2300      	movs	r3, #0
 8004958:	60fb      	str	r3, [r7, #12]
 800495a:	2300      	movs	r3, #0
 800495c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800495e:	2300      	movs	r3, #0
 8004960:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004962:	4b50      	ldr	r3, [pc, #320]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f003 030c 	and.w	r3, r3, #12
 800496a:	2b04      	cmp	r3, #4
 800496c:	d007      	beq.n	800497e <HAL_RCC_GetSysClockFreq+0x32>
 800496e:	2b08      	cmp	r3, #8
 8004970:	d008      	beq.n	8004984 <HAL_RCC_GetSysClockFreq+0x38>
 8004972:	2b00      	cmp	r3, #0
 8004974:	f040 808d 	bne.w	8004a92 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004978:	4b4b      	ldr	r3, [pc, #300]	; (8004aa8 <HAL_RCC_GetSysClockFreq+0x15c>)
 800497a:	60bb      	str	r3, [r7, #8]
       break;
 800497c:	e08c      	b.n	8004a98 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800497e:	4b4b      	ldr	r3, [pc, #300]	; (8004aac <HAL_RCC_GetSysClockFreq+0x160>)
 8004980:	60bb      	str	r3, [r7, #8]
      break;
 8004982:	e089      	b.n	8004a98 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004984:	4b47      	ldr	r3, [pc, #284]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800498c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800498e:	4b45      	ldr	r3, [pc, #276]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d023      	beq.n	80049e2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800499a:	4b42      	ldr	r3, [pc, #264]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x158>)
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	099b      	lsrs	r3, r3, #6
 80049a0:	f04f 0400 	mov.w	r4, #0
 80049a4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80049a8:	f04f 0200 	mov.w	r2, #0
 80049ac:	ea03 0501 	and.w	r5, r3, r1
 80049b0:	ea04 0602 	and.w	r6, r4, r2
 80049b4:	4a3d      	ldr	r2, [pc, #244]	; (8004aac <HAL_RCC_GetSysClockFreq+0x160>)
 80049b6:	fb02 f106 	mul.w	r1, r2, r6
 80049ba:	2200      	movs	r2, #0
 80049bc:	fb02 f205 	mul.w	r2, r2, r5
 80049c0:	440a      	add	r2, r1
 80049c2:	493a      	ldr	r1, [pc, #232]	; (8004aac <HAL_RCC_GetSysClockFreq+0x160>)
 80049c4:	fba5 0101 	umull	r0, r1, r5, r1
 80049c8:	1853      	adds	r3, r2, r1
 80049ca:	4619      	mov	r1, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f04f 0400 	mov.w	r4, #0
 80049d2:	461a      	mov	r2, r3
 80049d4:	4623      	mov	r3, r4
 80049d6:	f7fc f8ef 	bl	8000bb8 <__aeabi_uldivmod>
 80049da:	4603      	mov	r3, r0
 80049dc:	460c      	mov	r4, r1
 80049de:	60fb      	str	r3, [r7, #12]
 80049e0:	e049      	b.n	8004a76 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049e2:	4b30      	ldr	r3, [pc, #192]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x158>)
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	099b      	lsrs	r3, r3, #6
 80049e8:	f04f 0400 	mov.w	r4, #0
 80049ec:	f240 11ff 	movw	r1, #511	; 0x1ff
 80049f0:	f04f 0200 	mov.w	r2, #0
 80049f4:	ea03 0501 	and.w	r5, r3, r1
 80049f8:	ea04 0602 	and.w	r6, r4, r2
 80049fc:	4629      	mov	r1, r5
 80049fe:	4632      	mov	r2, r6
 8004a00:	f04f 0300 	mov.w	r3, #0
 8004a04:	f04f 0400 	mov.w	r4, #0
 8004a08:	0154      	lsls	r4, r2, #5
 8004a0a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004a0e:	014b      	lsls	r3, r1, #5
 8004a10:	4619      	mov	r1, r3
 8004a12:	4622      	mov	r2, r4
 8004a14:	1b49      	subs	r1, r1, r5
 8004a16:	eb62 0206 	sbc.w	r2, r2, r6
 8004a1a:	f04f 0300 	mov.w	r3, #0
 8004a1e:	f04f 0400 	mov.w	r4, #0
 8004a22:	0194      	lsls	r4, r2, #6
 8004a24:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004a28:	018b      	lsls	r3, r1, #6
 8004a2a:	1a5b      	subs	r3, r3, r1
 8004a2c:	eb64 0402 	sbc.w	r4, r4, r2
 8004a30:	f04f 0100 	mov.w	r1, #0
 8004a34:	f04f 0200 	mov.w	r2, #0
 8004a38:	00e2      	lsls	r2, r4, #3
 8004a3a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004a3e:	00d9      	lsls	r1, r3, #3
 8004a40:	460b      	mov	r3, r1
 8004a42:	4614      	mov	r4, r2
 8004a44:	195b      	adds	r3, r3, r5
 8004a46:	eb44 0406 	adc.w	r4, r4, r6
 8004a4a:	f04f 0100 	mov.w	r1, #0
 8004a4e:	f04f 0200 	mov.w	r2, #0
 8004a52:	02a2      	lsls	r2, r4, #10
 8004a54:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004a58:	0299      	lsls	r1, r3, #10
 8004a5a:	460b      	mov	r3, r1
 8004a5c:	4614      	mov	r4, r2
 8004a5e:	4618      	mov	r0, r3
 8004a60:	4621      	mov	r1, r4
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f04f 0400 	mov.w	r4, #0
 8004a68:	461a      	mov	r2, r3
 8004a6a:	4623      	mov	r3, r4
 8004a6c:	f7fc f8a4 	bl	8000bb8 <__aeabi_uldivmod>
 8004a70:	4603      	mov	r3, r0
 8004a72:	460c      	mov	r4, r1
 8004a74:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004a76:	4b0b      	ldr	r3, [pc, #44]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x158>)
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	0c1b      	lsrs	r3, r3, #16
 8004a7c:	f003 0303 	and.w	r3, r3, #3
 8004a80:	3301      	adds	r3, #1
 8004a82:	005b      	lsls	r3, r3, #1
 8004a84:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a8e:	60bb      	str	r3, [r7, #8]
      break;
 8004a90:	e002      	b.n	8004a98 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a92:	4b05      	ldr	r3, [pc, #20]	; (8004aa8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004a94:	60bb      	str	r3, [r7, #8]
      break;
 8004a96:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a98:	68bb      	ldr	r3, [r7, #8]
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	40023800 	.word	0x40023800
 8004aa8:	00f42400 	.word	0x00f42400
 8004aac:	00b71b00 	.word	0x00b71b00

08004ab0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ab4:	4b03      	ldr	r3, [pc, #12]	; (8004ac4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	20000000 	.word	0x20000000

08004ac8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004acc:	f7ff fff0 	bl	8004ab0 <HAL_RCC_GetHCLKFreq>
 8004ad0:	4601      	mov	r1, r0
 8004ad2:	4b05      	ldr	r3, [pc, #20]	; (8004ae8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	0a9b      	lsrs	r3, r3, #10
 8004ad8:	f003 0307 	and.w	r3, r3, #7
 8004adc:	4a03      	ldr	r2, [pc, #12]	; (8004aec <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ade:	5cd3      	ldrb	r3, [r2, r3]
 8004ae0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	40023800 	.word	0x40023800
 8004aec:	08009ba0 	.word	0x08009ba0

08004af0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004af4:	f7ff ffdc 	bl	8004ab0 <HAL_RCC_GetHCLKFreq>
 8004af8:	4601      	mov	r1, r0
 8004afa:	4b05      	ldr	r3, [pc, #20]	; (8004b10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	0b5b      	lsrs	r3, r3, #13
 8004b00:	f003 0307 	and.w	r3, r3, #7
 8004b04:	4a03      	ldr	r2, [pc, #12]	; (8004b14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b06:	5cd3      	ldrb	r3, [r2, r3]
 8004b08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	40023800 	.word	0x40023800
 8004b14:	08009ba0 	.word	0x08009ba0

08004b18 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	220f      	movs	r2, #15
 8004b26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004b28:	4b12      	ldr	r3, [pc, #72]	; (8004b74 <HAL_RCC_GetClockConfig+0x5c>)
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f003 0203 	and.w	r2, r3, #3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004b34:	4b0f      	ldr	r3, [pc, #60]	; (8004b74 <HAL_RCC_GetClockConfig+0x5c>)
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004b40:	4b0c      	ldr	r3, [pc, #48]	; (8004b74 <HAL_RCC_GetClockConfig+0x5c>)
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004b4c:	4b09      	ldr	r3, [pc, #36]	; (8004b74 <HAL_RCC_GetClockConfig+0x5c>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	08db      	lsrs	r3, r3, #3
 8004b52:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004b5a:	4b07      	ldr	r3, [pc, #28]	; (8004b78 <HAL_RCC_GetClockConfig+0x60>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 020f 	and.w	r2, r3, #15
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	601a      	str	r2, [r3, #0]
}
 8004b66:	bf00      	nop
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	40023800 	.word	0x40023800
 8004b78:	40023c00 	.word	0x40023c00

08004b7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e01d      	b.n	8004bca <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d106      	bne.n	8004ba8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7fd fffe 	bl	8002ba4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2202      	movs	r2, #2
 8004bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	3304      	adds	r3, #4
 8004bb8:	4619      	mov	r1, r3
 8004bba:	4610      	mov	r0, r2
 8004bbc:	f000 fa8c 	bl	80050d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3708      	adds	r7, #8
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	b085      	sub	sp, #20
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68da      	ldr	r2, [r3, #12]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f042 0201 	orr.w	r2, r2, #1
 8004be8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f003 0307 	and.w	r3, r3, #7
 8004bf4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2b06      	cmp	r3, #6
 8004bfa:	d007      	beq.n	8004c0c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f042 0201 	orr.w	r2, r2, #1
 8004c0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3714      	adds	r7, #20
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c1a:	b580      	push	{r7, lr}
 8004c1c:	b082      	sub	sp, #8
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d101      	bne.n	8004c2c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e01d      	b.n	8004c68 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d106      	bne.n	8004c46 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f7fd ff77 	bl	8002b34 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2202      	movs	r2, #2
 8004c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	3304      	adds	r3, #4
 8004c56:	4619      	mov	r1, r3
 8004c58:	4610      	mov	r0, r2
 8004c5a:	f000 fa3d 	bl	80050d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2201      	movs	r2, #1
 8004c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3708      	adds	r7, #8
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	6839      	ldr	r1, [r7, #0]
 8004c82:	4618      	mov	r0, r3
 8004c84:	f000 fc78 	bl	8005578 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a15      	ldr	r2, [pc, #84]	; (8004ce4 <HAL_TIM_PWM_Start+0x74>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d004      	beq.n	8004c9c <HAL_TIM_PWM_Start+0x2c>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a14      	ldr	r2, [pc, #80]	; (8004ce8 <HAL_TIM_PWM_Start+0x78>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d101      	bne.n	8004ca0 <HAL_TIM_PWM_Start+0x30>
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e000      	b.n	8004ca2 <HAL_TIM_PWM_Start+0x32>
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d007      	beq.n	8004cb6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004cb4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f003 0307 	and.w	r3, r3, #7
 8004cc0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2b06      	cmp	r3, #6
 8004cc6:	d007      	beq.n	8004cd8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f042 0201 	orr.w	r2, r2, #1
 8004cd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	40010000 	.word	0x40010000
 8004ce8:	40010400 	.word	0x40010400

08004cec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b082      	sub	sp, #8
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d122      	bne.n	8004d48 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	f003 0302 	and.w	r3, r3, #2
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d11b      	bne.n	8004d48 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f06f 0202 	mvn.w	r2, #2
 8004d18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	699b      	ldr	r3, [r3, #24]
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d003      	beq.n	8004d36 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 f9b4 	bl	800509c <HAL_TIM_IC_CaptureCallback>
 8004d34:	e005      	b.n	8004d42 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 f9a6 	bl	8005088 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f000 f9b7 	bl	80050b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	f003 0304 	and.w	r3, r3, #4
 8004d52:	2b04      	cmp	r3, #4
 8004d54:	d122      	bne.n	8004d9c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	f003 0304 	and.w	r3, r3, #4
 8004d60:	2b04      	cmp	r3, #4
 8004d62:	d11b      	bne.n	8004d9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f06f 0204 	mvn.w	r2, #4
 8004d6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2202      	movs	r2, #2
 8004d72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d003      	beq.n	8004d8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 f98a 	bl	800509c <HAL_TIM_IC_CaptureCallback>
 8004d88:	e005      	b.n	8004d96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 f97c 	bl	8005088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f000 f98d 	bl	80050b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	f003 0308 	and.w	r3, r3, #8
 8004da6:	2b08      	cmp	r3, #8
 8004da8:	d122      	bne.n	8004df0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	f003 0308 	and.w	r3, r3, #8
 8004db4:	2b08      	cmp	r3, #8
 8004db6:	d11b      	bne.n	8004df0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f06f 0208 	mvn.w	r2, #8
 8004dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2204      	movs	r2, #4
 8004dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	69db      	ldr	r3, [r3, #28]
 8004dce:	f003 0303 	and.w	r3, r3, #3
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d003      	beq.n	8004dde <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 f960 	bl	800509c <HAL_TIM_IC_CaptureCallback>
 8004ddc:	e005      	b.n	8004dea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 f952 	bl	8005088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f000 f963 	bl	80050b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	f003 0310 	and.w	r3, r3, #16
 8004dfa:	2b10      	cmp	r3, #16
 8004dfc:	d122      	bne.n	8004e44 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	68db      	ldr	r3, [r3, #12]
 8004e04:	f003 0310 	and.w	r3, r3, #16
 8004e08:	2b10      	cmp	r3, #16
 8004e0a:	d11b      	bne.n	8004e44 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f06f 0210 	mvn.w	r2, #16
 8004e14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2208      	movs	r2, #8
 8004e1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	69db      	ldr	r3, [r3, #28]
 8004e22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d003      	beq.n	8004e32 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 f936 	bl	800509c <HAL_TIM_IC_CaptureCallback>
 8004e30:	e005      	b.n	8004e3e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 f928 	bl	8005088 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f000 f939 	bl	80050b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d10e      	bne.n	8004e70 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	f003 0301 	and.w	r3, r3, #1
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d107      	bne.n	8004e70 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f06f 0201 	mvn.w	r2, #1
 8004e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f7fd fbaa 	bl	80025c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	691b      	ldr	r3, [r3, #16]
 8004e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e7a:	2b80      	cmp	r3, #128	; 0x80
 8004e7c:	d10e      	bne.n	8004e9c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e88:	2b80      	cmp	r3, #128	; 0x80
 8004e8a:	d107      	bne.n	8004e9c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 fc1a 	bl	80056d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	691b      	ldr	r3, [r3, #16]
 8004ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ea6:	2b40      	cmp	r3, #64	; 0x40
 8004ea8:	d10e      	bne.n	8004ec8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eb4:	2b40      	cmp	r3, #64	; 0x40
 8004eb6:	d107      	bne.n	8004ec8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ec0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 f8fe 	bl	80050c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	f003 0320 	and.w	r3, r3, #32
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	d10e      	bne.n	8004ef4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	f003 0320 	and.w	r3, r3, #32
 8004ee0:	2b20      	cmp	r3, #32
 8004ee2:	d107      	bne.n	8004ef4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f06f 0220 	mvn.w	r2, #32
 8004eec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 fbe4 	bl	80056bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ef4:	bf00      	nop
 8004ef6:	3708      	adds	r7, #8
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d101      	bne.n	8004f16 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004f12:	2302      	movs	r3, #2
 8004f14:	e0b4      	b.n	8005080 <HAL_TIM_PWM_ConfigChannel+0x184>
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2201      	movs	r2, #1
 8004f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2202      	movs	r2, #2
 8004f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2b0c      	cmp	r3, #12
 8004f2a:	f200 809f 	bhi.w	800506c <HAL_TIM_PWM_ConfigChannel+0x170>
 8004f2e:	a201      	add	r2, pc, #4	; (adr r2, 8004f34 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f34:	08004f69 	.word	0x08004f69
 8004f38:	0800506d 	.word	0x0800506d
 8004f3c:	0800506d 	.word	0x0800506d
 8004f40:	0800506d 	.word	0x0800506d
 8004f44:	08004fa9 	.word	0x08004fa9
 8004f48:	0800506d 	.word	0x0800506d
 8004f4c:	0800506d 	.word	0x0800506d
 8004f50:	0800506d 	.word	0x0800506d
 8004f54:	08004feb 	.word	0x08004feb
 8004f58:	0800506d 	.word	0x0800506d
 8004f5c:	0800506d 	.word	0x0800506d
 8004f60:	0800506d 	.word	0x0800506d
 8004f64:	0800502b 	.word	0x0800502b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68b9      	ldr	r1, [r7, #8]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f000 f952 	bl	8005218 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	699a      	ldr	r2, [r3, #24]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f042 0208 	orr.w	r2, r2, #8
 8004f82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	699a      	ldr	r2, [r3, #24]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f022 0204 	bic.w	r2, r2, #4
 8004f92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	6999      	ldr	r1, [r3, #24]
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	691a      	ldr	r2, [r3, #16]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	430a      	orrs	r2, r1
 8004fa4:	619a      	str	r2, [r3, #24]
      break;
 8004fa6:	e062      	b.n	800506e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68b9      	ldr	r1, [r7, #8]
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f000 f9a2 	bl	80052f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	699a      	ldr	r2, [r3, #24]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004fc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	699a      	ldr	r2, [r3, #24]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	6999      	ldr	r1, [r3, #24]
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	691b      	ldr	r3, [r3, #16]
 8004fde:	021a      	lsls	r2, r3, #8
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	430a      	orrs	r2, r1
 8004fe6:	619a      	str	r2, [r3, #24]
      break;
 8004fe8:	e041      	b.n	800506e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	68b9      	ldr	r1, [r7, #8]
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f000 f9f7 	bl	80053e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	69da      	ldr	r2, [r3, #28]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f042 0208 	orr.w	r2, r2, #8
 8005004:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	69da      	ldr	r2, [r3, #28]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f022 0204 	bic.w	r2, r2, #4
 8005014:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	69d9      	ldr	r1, [r3, #28]
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	691a      	ldr	r2, [r3, #16]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	430a      	orrs	r2, r1
 8005026:	61da      	str	r2, [r3, #28]
      break;
 8005028:	e021      	b.n	800506e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68b9      	ldr	r1, [r7, #8]
 8005030:	4618      	mov	r0, r3
 8005032:	f000 fa4b 	bl	80054cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	69da      	ldr	r2, [r3, #28]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005044:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	69da      	ldr	r2, [r3, #28]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005054:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	69d9      	ldr	r1, [r3, #28]
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	021a      	lsls	r2, r3, #8
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	430a      	orrs	r2, r1
 8005068:	61da      	str	r2, [r3, #28]
      break;
 800506a:	e000      	b.n	800506e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800506c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2201      	movs	r2, #1
 8005072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800507e:	2300      	movs	r3, #0
}
 8005080:	4618      	mov	r0, r3
 8005082:	3710      	adds	r7, #16
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}

08005088 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050a4:	bf00      	nop
 80050a6:	370c      	adds	r7, #12
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050b8:	bf00      	nop
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050cc:	bf00      	nop
 80050ce:	370c      	adds	r7, #12
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80050d8:	b480      	push	{r7}
 80050da:	b085      	sub	sp, #20
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a40      	ldr	r2, [pc, #256]	; (80051ec <TIM_Base_SetConfig+0x114>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d013      	beq.n	8005118 <TIM_Base_SetConfig+0x40>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050f6:	d00f      	beq.n	8005118 <TIM_Base_SetConfig+0x40>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a3d      	ldr	r2, [pc, #244]	; (80051f0 <TIM_Base_SetConfig+0x118>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d00b      	beq.n	8005118 <TIM_Base_SetConfig+0x40>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a3c      	ldr	r2, [pc, #240]	; (80051f4 <TIM_Base_SetConfig+0x11c>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d007      	beq.n	8005118 <TIM_Base_SetConfig+0x40>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a3b      	ldr	r2, [pc, #236]	; (80051f8 <TIM_Base_SetConfig+0x120>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d003      	beq.n	8005118 <TIM_Base_SetConfig+0x40>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a3a      	ldr	r2, [pc, #232]	; (80051fc <TIM_Base_SetConfig+0x124>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d108      	bne.n	800512a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800511e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	68fa      	ldr	r2, [r7, #12]
 8005126:	4313      	orrs	r3, r2
 8005128:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4a2f      	ldr	r2, [pc, #188]	; (80051ec <TIM_Base_SetConfig+0x114>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d02b      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005138:	d027      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a2c      	ldr	r2, [pc, #176]	; (80051f0 <TIM_Base_SetConfig+0x118>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d023      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4a2b      	ldr	r2, [pc, #172]	; (80051f4 <TIM_Base_SetConfig+0x11c>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d01f      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a2a      	ldr	r2, [pc, #168]	; (80051f8 <TIM_Base_SetConfig+0x120>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d01b      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a29      	ldr	r2, [pc, #164]	; (80051fc <TIM_Base_SetConfig+0x124>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d017      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a28      	ldr	r2, [pc, #160]	; (8005200 <TIM_Base_SetConfig+0x128>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d013      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a27      	ldr	r2, [pc, #156]	; (8005204 <TIM_Base_SetConfig+0x12c>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d00f      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a26      	ldr	r2, [pc, #152]	; (8005208 <TIM_Base_SetConfig+0x130>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d00b      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a25      	ldr	r2, [pc, #148]	; (800520c <TIM_Base_SetConfig+0x134>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d007      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a24      	ldr	r2, [pc, #144]	; (8005210 <TIM_Base_SetConfig+0x138>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d003      	beq.n	800518a <TIM_Base_SetConfig+0xb2>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a23      	ldr	r2, [pc, #140]	; (8005214 <TIM_Base_SetConfig+0x13c>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d108      	bne.n	800519c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005190:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	4313      	orrs	r3, r2
 800519a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	689a      	ldr	r2, [r3, #8]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	4a0a      	ldr	r2, [pc, #40]	; (80051ec <TIM_Base_SetConfig+0x114>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d003      	beq.n	80051d0 <TIM_Base_SetConfig+0xf8>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	4a0c      	ldr	r2, [pc, #48]	; (80051fc <TIM_Base_SetConfig+0x124>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d103      	bne.n	80051d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	691a      	ldr	r2, [r3, #16]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	615a      	str	r2, [r3, #20]
}
 80051de:	bf00      	nop
 80051e0:	3714      	adds	r7, #20
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	40010000 	.word	0x40010000
 80051f0:	40000400 	.word	0x40000400
 80051f4:	40000800 	.word	0x40000800
 80051f8:	40000c00 	.word	0x40000c00
 80051fc:	40010400 	.word	0x40010400
 8005200:	40014000 	.word	0x40014000
 8005204:	40014400 	.word	0x40014400
 8005208:	40014800 	.word	0x40014800
 800520c:	40001800 	.word	0x40001800
 8005210:	40001c00 	.word	0x40001c00
 8005214:	40002000 	.word	0x40002000

08005218 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005218:	b480      	push	{r7}
 800521a:	b087      	sub	sp, #28
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a1b      	ldr	r3, [r3, #32]
 8005226:	f023 0201 	bic.w	r2, r3, #1
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005246:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f023 0303 	bic.w	r3, r3, #3
 800524e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	4313      	orrs	r3, r2
 8005258:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	f023 0302 	bic.w	r3, r3, #2
 8005260:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	697a      	ldr	r2, [r7, #20]
 8005268:	4313      	orrs	r3, r2
 800526a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a20      	ldr	r2, [pc, #128]	; (80052f0 <TIM_OC1_SetConfig+0xd8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d003      	beq.n	800527c <TIM_OC1_SetConfig+0x64>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a1f      	ldr	r2, [pc, #124]	; (80052f4 <TIM_OC1_SetConfig+0xdc>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d10c      	bne.n	8005296 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	f023 0308 	bic.w	r3, r3, #8
 8005282:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	697a      	ldr	r2, [r7, #20]
 800528a:	4313      	orrs	r3, r2
 800528c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	f023 0304 	bic.w	r3, r3, #4
 8005294:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a15      	ldr	r2, [pc, #84]	; (80052f0 <TIM_OC1_SetConfig+0xd8>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d003      	beq.n	80052a6 <TIM_OC1_SetConfig+0x8e>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4a14      	ldr	r2, [pc, #80]	; (80052f4 <TIM_OC1_SetConfig+0xdc>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d111      	bne.n	80052ca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	695b      	ldr	r3, [r3, #20]
 80052ba:	693a      	ldr	r2, [r7, #16]
 80052bc:	4313      	orrs	r3, r2
 80052be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	693a      	ldr	r2, [r7, #16]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	693a      	ldr	r2, [r7, #16]
 80052ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	685a      	ldr	r2, [r3, #4]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	621a      	str	r2, [r3, #32]
}
 80052e4:	bf00      	nop
 80052e6:	371c      	adds	r7, #28
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr
 80052f0:	40010000 	.word	0x40010000
 80052f4:	40010400 	.word	0x40010400

080052f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b087      	sub	sp, #28
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a1b      	ldr	r3, [r3, #32]
 8005306:	f023 0210 	bic.w	r2, r3, #16
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800532e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	021b      	lsls	r3, r3, #8
 8005336:	68fa      	ldr	r2, [r7, #12]
 8005338:	4313      	orrs	r3, r2
 800533a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	f023 0320 	bic.w	r3, r3, #32
 8005342:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	011b      	lsls	r3, r3, #4
 800534a:	697a      	ldr	r2, [r7, #20]
 800534c:	4313      	orrs	r3, r2
 800534e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a22      	ldr	r2, [pc, #136]	; (80053dc <TIM_OC2_SetConfig+0xe4>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d003      	beq.n	8005360 <TIM_OC2_SetConfig+0x68>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a21      	ldr	r2, [pc, #132]	; (80053e0 <TIM_OC2_SetConfig+0xe8>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d10d      	bne.n	800537c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005366:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	011b      	lsls	r3, r3, #4
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	4313      	orrs	r3, r2
 8005372:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800537a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a17      	ldr	r2, [pc, #92]	; (80053dc <TIM_OC2_SetConfig+0xe4>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d003      	beq.n	800538c <TIM_OC2_SetConfig+0x94>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a16      	ldr	r2, [pc, #88]	; (80053e0 <TIM_OC2_SetConfig+0xe8>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d113      	bne.n	80053b4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005392:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800539a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	695b      	ldr	r3, [r3, #20]
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	693a      	ldr	r2, [r7, #16]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	693a      	ldr	r2, [r7, #16]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	685a      	ldr	r2, [r3, #4]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	697a      	ldr	r2, [r7, #20]
 80053cc:	621a      	str	r2, [r3, #32]
}
 80053ce:	bf00      	nop
 80053d0:	371c      	adds	r7, #28
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr
 80053da:	bf00      	nop
 80053dc:	40010000 	.word	0x40010000
 80053e0:	40010400 	.word	0x40010400

080053e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b087      	sub	sp, #28
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a1b      	ldr	r3, [r3, #32]
 80053fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	69db      	ldr	r3, [r3, #28]
 800540a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f023 0303 	bic.w	r3, r3, #3
 800541a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	4313      	orrs	r3, r2
 8005424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800542c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	021b      	lsls	r3, r3, #8
 8005434:	697a      	ldr	r2, [r7, #20]
 8005436:	4313      	orrs	r3, r2
 8005438:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a21      	ldr	r2, [pc, #132]	; (80054c4 <TIM_OC3_SetConfig+0xe0>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d003      	beq.n	800544a <TIM_OC3_SetConfig+0x66>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a20      	ldr	r2, [pc, #128]	; (80054c8 <TIM_OC3_SetConfig+0xe4>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d10d      	bne.n	8005466 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005450:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	021b      	lsls	r3, r3, #8
 8005458:	697a      	ldr	r2, [r7, #20]
 800545a:	4313      	orrs	r3, r2
 800545c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005464:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a16      	ldr	r2, [pc, #88]	; (80054c4 <TIM_OC3_SetConfig+0xe0>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d003      	beq.n	8005476 <TIM_OC3_SetConfig+0x92>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a15      	ldr	r2, [pc, #84]	; (80054c8 <TIM_OC3_SetConfig+0xe4>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d113      	bne.n	800549e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800547c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005484:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	011b      	lsls	r3, r3, #4
 800548c:	693a      	ldr	r2, [r7, #16]
 800548e:	4313      	orrs	r3, r2
 8005490:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	699b      	ldr	r3, [r3, #24]
 8005496:	011b      	lsls	r3, r3, #4
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	4313      	orrs	r3, r2
 800549c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	693a      	ldr	r2, [r7, #16]
 80054a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	685a      	ldr	r2, [r3, #4]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	697a      	ldr	r2, [r7, #20]
 80054b6:	621a      	str	r2, [r3, #32]
}
 80054b8:	bf00      	nop
 80054ba:	371c      	adds	r7, #28
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr
 80054c4:	40010000 	.word	0x40010000
 80054c8:	40010400 	.word	0x40010400

080054cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b087      	sub	sp, #28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a1b      	ldr	r3, [r3, #32]
 80054e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	69db      	ldr	r3, [r3, #28]
 80054f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	021b      	lsls	r3, r3, #8
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	4313      	orrs	r3, r2
 800550e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005516:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	031b      	lsls	r3, r3, #12
 800551e:	693a      	ldr	r2, [r7, #16]
 8005520:	4313      	orrs	r3, r2
 8005522:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a12      	ldr	r2, [pc, #72]	; (8005570 <TIM_OC4_SetConfig+0xa4>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d003      	beq.n	8005534 <TIM_OC4_SetConfig+0x68>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a11      	ldr	r2, [pc, #68]	; (8005574 <TIM_OC4_SetConfig+0xa8>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d109      	bne.n	8005548 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800553a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	695b      	ldr	r3, [r3, #20]
 8005540:	019b      	lsls	r3, r3, #6
 8005542:	697a      	ldr	r2, [r7, #20]
 8005544:	4313      	orrs	r3, r2
 8005546:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	697a      	ldr	r2, [r7, #20]
 800554c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	68fa      	ldr	r2, [r7, #12]
 8005552:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	685a      	ldr	r2, [r3, #4]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	693a      	ldr	r2, [r7, #16]
 8005560:	621a      	str	r2, [r3, #32]
}
 8005562:	bf00      	nop
 8005564:	371c      	adds	r7, #28
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	40010000 	.word	0x40010000
 8005574:	40010400 	.word	0x40010400

08005578 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005578:	b480      	push	{r7}
 800557a:	b087      	sub	sp, #28
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	f003 031f 	and.w	r3, r3, #31
 800558a:	2201      	movs	r2, #1
 800558c:	fa02 f303 	lsl.w	r3, r2, r3
 8005590:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6a1a      	ldr	r2, [r3, #32]
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	43db      	mvns	r3, r3
 800559a:	401a      	ands	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6a1a      	ldr	r2, [r3, #32]
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	f003 031f 	and.w	r3, r3, #31
 80055aa:	6879      	ldr	r1, [r7, #4]
 80055ac:	fa01 f303 	lsl.w	r3, r1, r3
 80055b0:	431a      	orrs	r2, r3
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	621a      	str	r2, [r3, #32]
}
 80055b6:	bf00      	nop
 80055b8:	371c      	adds	r7, #28
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr
	...

080055c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d101      	bne.n	80055dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055d8:	2302      	movs	r3, #2
 80055da:	e05a      	b.n	8005692 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2202      	movs	r2, #2
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005602:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68fa      	ldr	r2, [r7, #12]
 800560a:	4313      	orrs	r3, r2
 800560c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a21      	ldr	r2, [pc, #132]	; (80056a0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d022      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005628:	d01d      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a1d      	ldr	r2, [pc, #116]	; (80056a4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d018      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a1b      	ldr	r2, [pc, #108]	; (80056a8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d013      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a1a      	ldr	r2, [pc, #104]	; (80056ac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d00e      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a18      	ldr	r2, [pc, #96]	; (80056b0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d009      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a17      	ldr	r2, [pc, #92]	; (80056b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d004      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a15      	ldr	r2, [pc, #84]	; (80056b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d10c      	bne.n	8005680 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800566c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	4313      	orrs	r3, r2
 8005676:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3714      	adds	r7, #20
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	40010000 	.word	0x40010000
 80056a4:	40000400 	.word	0x40000400
 80056a8:	40000800 	.word	0x40000800
 80056ac:	40000c00 	.word	0x40000c00
 80056b0:	40010400 	.word	0x40010400
 80056b4:	40014000 	.word	0x40014000
 80056b8:	40001800 	.word	0x40001800

080056bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80056c4:	bf00      	nop
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d101      	bne.n	80056f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e03f      	b.n	8005776 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d106      	bne.n	8005710 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f7fd fb7a 	bl	8002e04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2224      	movs	r2, #36	; 0x24
 8005714:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68da      	ldr	r2, [r3, #12]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005726:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 fb97 	bl	8005e5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	691a      	ldr	r2, [r3, #16]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800573c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	695a      	ldr	r2, [r3, #20]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800574c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68da      	ldr	r2, [r3, #12]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800575c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2220      	movs	r2, #32
 8005768:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2220      	movs	r2, #32
 8005770:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005774:	2300      	movs	r3, #0
}
 8005776:	4618      	mov	r0, r3
 8005778:	3708      	adds	r7, #8
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800577e:	b580      	push	{r7, lr}
 8005780:	b088      	sub	sp, #32
 8005782:	af02      	add	r7, sp, #8
 8005784:	60f8      	str	r0, [r7, #12]
 8005786:	60b9      	str	r1, [r7, #8]
 8005788:	603b      	str	r3, [r7, #0]
 800578a:	4613      	mov	r3, r2
 800578c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800578e:	2300      	movs	r3, #0
 8005790:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b20      	cmp	r3, #32
 800579c:	f040 8083 	bne.w	80058a6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d002      	beq.n	80057ac <HAL_UART_Transmit+0x2e>
 80057a6:	88fb      	ldrh	r3, [r7, #6]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d101      	bne.n	80057b0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e07b      	b.n	80058a8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d101      	bne.n	80057be <HAL_UART_Transmit+0x40>
 80057ba:	2302      	movs	r3, #2
 80057bc:	e074      	b.n	80058a8 <HAL_UART_Transmit+0x12a>
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2201      	movs	r2, #1
 80057c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2221      	movs	r2, #33	; 0x21
 80057d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80057d4:	f7fd fc02 	bl	8002fdc <HAL_GetTick>
 80057d8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	88fa      	ldrh	r2, [r7, #6]
 80057de:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	88fa      	ldrh	r2, [r7, #6]
 80057e4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80057ee:	e042      	b.n	8005876 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	3b01      	subs	r3, #1
 80057f8:	b29a      	uxth	r2, r3
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005806:	d122      	bne.n	800584e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	9300      	str	r3, [sp, #0]
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	2200      	movs	r2, #0
 8005810:	2180      	movs	r1, #128	; 0x80
 8005812:	68f8      	ldr	r0, [r7, #12]
 8005814:	f000 f9b6 	bl	8005b84 <UART_WaitOnFlagUntilTimeout>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d001      	beq.n	8005822 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800581e:	2303      	movs	r3, #3
 8005820:	e042      	b.n	80058a8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	881b      	ldrh	r3, [r3, #0]
 800582a:	461a      	mov	r2, r3
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005834:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d103      	bne.n	8005846 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	3302      	adds	r3, #2
 8005842:	60bb      	str	r3, [r7, #8]
 8005844:	e017      	b.n	8005876 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	3301      	adds	r3, #1
 800584a:	60bb      	str	r3, [r7, #8]
 800584c:	e013      	b.n	8005876 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	9300      	str	r3, [sp, #0]
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	2200      	movs	r2, #0
 8005856:	2180      	movs	r1, #128	; 0x80
 8005858:	68f8      	ldr	r0, [r7, #12]
 800585a:	f000 f993 	bl	8005b84 <UART_WaitOnFlagUntilTimeout>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d001      	beq.n	8005868 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	e01f      	b.n	80058a8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	1c5a      	adds	r2, r3, #1
 800586c:	60ba      	str	r2, [r7, #8]
 800586e:	781a      	ldrb	r2, [r3, #0]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800587a:	b29b      	uxth	r3, r3
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1b7      	bne.n	80057f0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	2200      	movs	r2, #0
 8005888:	2140      	movs	r1, #64	; 0x40
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f000 f97a 	bl	8005b84 <UART_WaitOnFlagUntilTimeout>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e006      	b.n	80058a8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2220      	movs	r2, #32
 800589e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80058a2:	2300      	movs	r3, #0
 80058a4:	e000      	b.n	80058a8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80058a6:	2302      	movs	r3, #2
  }
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3718      	adds	r7, #24
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b085      	sub	sp, #20
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	4613      	mov	r3, r2
 80058bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	2b20      	cmp	r3, #32
 80058c8:	d140      	bne.n	800594c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d002      	beq.n	80058d6 <HAL_UART_Receive_IT+0x26>
 80058d0:	88fb      	ldrh	r3, [r7, #6]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d101      	bne.n	80058da <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e039      	b.n	800594e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d101      	bne.n	80058e8 <HAL_UART_Receive_IT+0x38>
 80058e4:	2302      	movs	r3, #2
 80058e6:	e032      	b.n	800594e <HAL_UART_Receive_IT+0x9e>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	68ba      	ldr	r2, [r7, #8]
 80058f4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	88fa      	ldrh	r2, [r7, #6]
 80058fa:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	88fa      	ldrh	r2, [r7, #6]
 8005900:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2222      	movs	r2, #34	; 0x22
 800590c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68da      	ldr	r2, [r3, #12]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005926:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	695a      	ldr	r2, [r3, #20]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f042 0201 	orr.w	r2, r2, #1
 8005936:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	68da      	ldr	r2, [r3, #12]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f042 0220 	orr.w	r2, r2, #32
 8005946:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005948:	2300      	movs	r3, #0
 800594a:	e000      	b.n	800594e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800594c:	2302      	movs	r3, #2
  }
}
 800594e:	4618      	mov	r0, r3
 8005950:	3714      	adds	r7, #20
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr
	...

0800595c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b088      	sub	sp, #32
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800597c:	2300      	movs	r3, #0
 800597e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005980:	2300      	movs	r3, #0
 8005982:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	f003 030f 	and.w	r3, r3, #15
 800598a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d10d      	bne.n	80059ae <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	f003 0320 	and.w	r3, r3, #32
 8005998:	2b00      	cmp	r3, #0
 800599a:	d008      	beq.n	80059ae <HAL_UART_IRQHandler+0x52>
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	f003 0320 	and.w	r3, r3, #32
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d003      	beq.n	80059ae <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f000 f9d6 	bl	8005d58 <UART_Receive_IT>
      return;
 80059ac:	e0d1      	b.n	8005b52 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f000 80b0 	beq.w	8005b16 <HAL_UART_IRQHandler+0x1ba>
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	f003 0301 	and.w	r3, r3, #1
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d105      	bne.n	80059cc <HAL_UART_IRQHandler+0x70>
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f000 80a5 	beq.w	8005b16 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	f003 0301 	and.w	r3, r3, #1
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d00a      	beq.n	80059ec <HAL_UART_IRQHandler+0x90>
 80059d6:	69bb      	ldr	r3, [r7, #24]
 80059d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d005      	beq.n	80059ec <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059e4:	f043 0201 	orr.w	r2, r3, #1
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	f003 0304 	and.w	r3, r3, #4
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00a      	beq.n	8005a0c <HAL_UART_IRQHandler+0xb0>
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	f003 0301 	and.w	r3, r3, #1
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d005      	beq.n	8005a0c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a04:	f043 0202 	orr.w	r2, r3, #2
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00a      	beq.n	8005a2c <HAL_UART_IRQHandler+0xd0>
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f003 0301 	and.w	r3, r3, #1
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d005      	beq.n	8005a2c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a24:	f043 0204 	orr.w	r2, r3, #4
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	f003 0308 	and.w	r3, r3, #8
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d00f      	beq.n	8005a56 <HAL_UART_IRQHandler+0xfa>
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	f003 0320 	and.w	r3, r3, #32
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d104      	bne.n	8005a4a <HAL_UART_IRQHandler+0xee>
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	f003 0301 	and.w	r3, r3, #1
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d005      	beq.n	8005a56 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a4e:	f043 0208 	orr.w	r2, r3, #8
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d078      	beq.n	8005b50 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	f003 0320 	and.w	r3, r3, #32
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d007      	beq.n	8005a78 <HAL_UART_IRQHandler+0x11c>
 8005a68:	69bb      	ldr	r3, [r7, #24]
 8005a6a:	f003 0320 	and.w	r3, r3, #32
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d002      	beq.n	8005a78 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 f970 	bl	8005d58 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a82:	2b40      	cmp	r3, #64	; 0x40
 8005a84:	bf0c      	ite	eq
 8005a86:	2301      	moveq	r3, #1
 8005a88:	2300      	movne	r3, #0
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a92:	f003 0308 	and.w	r3, r3, #8
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d102      	bne.n	8005aa0 <HAL_UART_IRQHandler+0x144>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d031      	beq.n	8005b04 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 f8b9 	bl	8005c18 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	695b      	ldr	r3, [r3, #20]
 8005aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ab0:	2b40      	cmp	r3, #64	; 0x40
 8005ab2:	d123      	bne.n	8005afc <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	695a      	ldr	r2, [r3, #20]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ac2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d013      	beq.n	8005af4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ad0:	4a21      	ldr	r2, [pc, #132]	; (8005b58 <HAL_UART_IRQHandler+0x1fc>)
 8005ad2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7fe f9c9 	bl	8003e70 <HAL_DMA_Abort_IT>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d016      	beq.n	8005b12 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ae8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005aee:	4610      	mov	r0, r2
 8005af0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005af2:	e00e      	b.n	8005b12 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 f83b 	bl	8005b70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005afa:	e00a      	b.n	8005b12 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f000 f837 	bl	8005b70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b02:	e006      	b.n	8005b12 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f000 f833 	bl	8005b70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005b10:	e01e      	b.n	8005b50 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b12:	bf00      	nop
    return;
 8005b14:	e01c      	b.n	8005b50 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d008      	beq.n	8005b32 <HAL_UART_IRQHandler+0x1d6>
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d003      	beq.n	8005b32 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 f8a6 	bl	8005c7c <UART_Transmit_IT>
    return;
 8005b30:	e00f      	b.n	8005b52 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d00a      	beq.n	8005b52 <HAL_UART_IRQHandler+0x1f6>
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d005      	beq.n	8005b52 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 f8ee 	bl	8005d28 <UART_EndTransmit_IT>
    return;
 8005b4c:	bf00      	nop
 8005b4e:	e000      	b.n	8005b52 <HAL_UART_IRQHandler+0x1f6>
    return;
 8005b50:	bf00      	nop
  }
}
 8005b52:	3720      	adds	r7, #32
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}
 8005b58:	08005c55 	.word	0x08005c55

08005b5c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b083      	sub	sp, #12
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005b78:	bf00      	nop
 8005b7a:	370c      	adds	r7, #12
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b084      	sub	sp, #16
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	603b      	str	r3, [r7, #0]
 8005b90:	4613      	mov	r3, r2
 8005b92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b94:	e02c      	b.n	8005bf0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b9c:	d028      	beq.n	8005bf0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d007      	beq.n	8005bb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ba4:	f7fd fa1a 	bl	8002fdc <HAL_GetTick>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	69ba      	ldr	r2, [r7, #24]
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d21d      	bcs.n	8005bf0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68da      	ldr	r2, [r3, #12]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005bc2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	695a      	ldr	r2, [r3, #20]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f022 0201 	bic.w	r2, r2, #1
 8005bd2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2220      	movs	r2, #32
 8005be0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005bec:	2303      	movs	r3, #3
 8005bee:	e00f      	b.n	8005c10 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	bf0c      	ite	eq
 8005c00:	2301      	moveq	r3, #1
 8005c02:	2300      	movne	r3, #0
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	461a      	mov	r2, r3
 8005c08:	79fb      	ldrb	r3, [r7, #7]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d0c3      	beq.n	8005b96 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3710      	adds	r7, #16
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68da      	ldr	r2, [r3, #12]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005c2e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	695a      	ldr	r2, [r3, #20]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f022 0201 	bic.w	r2, r2, #1
 8005c3e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2220      	movs	r2, #32
 8005c44:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005c48:	bf00      	nop
 8005c4a:	370c      	adds	r7, #12
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2200      	movs	r2, #0
 8005c66:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c6e:	68f8      	ldr	r0, [r7, #12]
 8005c70:	f7ff ff7e 	bl	8005b70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c74:	bf00      	nop
 8005c76:	3710      	adds	r7, #16
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b085      	sub	sp, #20
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b21      	cmp	r3, #33	; 0x21
 8005c8e:	d144      	bne.n	8005d1a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c98:	d11a      	bne.n	8005cd0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a1b      	ldr	r3, [r3, #32]
 8005c9e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	881b      	ldrh	r3, [r3, #0]
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cae:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	691b      	ldr	r3, [r3, #16]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d105      	bne.n	8005cc4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a1b      	ldr	r3, [r3, #32]
 8005cbc:	1c9a      	adds	r2, r3, #2
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	621a      	str	r2, [r3, #32]
 8005cc2:	e00e      	b.n	8005ce2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a1b      	ldr	r3, [r3, #32]
 8005cc8:	1c5a      	adds	r2, r3, #1
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	621a      	str	r2, [r3, #32]
 8005cce:	e008      	b.n	8005ce2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6a1b      	ldr	r3, [r3, #32]
 8005cd4:	1c59      	adds	r1, r3, #1
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	6211      	str	r1, [r2, #32]
 8005cda:	781a      	ldrb	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	687a      	ldr	r2, [r7, #4]
 8005cee:	4619      	mov	r1, r3
 8005cf0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d10f      	bne.n	8005d16 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68da      	ldr	r2, [r3, #12]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d04:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	68da      	ldr	r2, [r3, #12]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d14:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d16:	2300      	movs	r3, #0
 8005d18:	e000      	b.n	8005d1c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005d1a:	2302      	movs	r3, #2
  }
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3714      	adds	r7, #20
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr

08005d28 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b082      	sub	sp, #8
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68da      	ldr	r2, [r3, #12]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d3e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2220      	movs	r2, #32
 8005d44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f7ff ff07 	bl	8005b5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d4e:	2300      	movs	r3, #0
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3708      	adds	r7, #8
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	2b22      	cmp	r3, #34	; 0x22
 8005d6a:	d171      	bne.n	8005e50 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d74:	d123      	bne.n	8005dbe <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d7a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	691b      	ldr	r3, [r3, #16]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d10e      	bne.n	8005da2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d90:	b29a      	uxth	r2, r3
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d9a:	1c9a      	adds	r2, r3, #2
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	629a      	str	r2, [r3, #40]	; 0x28
 8005da0:	e029      	b.n	8005df6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005db6:	1c5a      	adds	r2, r3, #1
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	629a      	str	r2, [r3, #40]	; 0x28
 8005dbc:	e01b      	b.n	8005df6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d10a      	bne.n	8005ddc <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	6858      	ldr	r0, [r3, #4]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dd0:	1c59      	adds	r1, r3, #1
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	6291      	str	r1, [r2, #40]	; 0x28
 8005dd6:	b2c2      	uxtb	r2, r0
 8005dd8:	701a      	strb	r2, [r3, #0]
 8005dda:	e00c      	b.n	8005df6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	b2da      	uxtb	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de8:	1c58      	adds	r0, r3, #1
 8005dea:	6879      	ldr	r1, [r7, #4]
 8005dec:	6288      	str	r0, [r1, #40]	; 0x28
 8005dee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005df2:	b2d2      	uxtb	r2, r2
 8005df4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	3b01      	subs	r3, #1
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	4619      	mov	r1, r3
 8005e04:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d120      	bne.n	8005e4c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68da      	ldr	r2, [r3, #12]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f022 0220 	bic.w	r2, r2, #32
 8005e18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	68da      	ldr	r2, [r3, #12]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e28:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	695a      	ldr	r2, [r3, #20]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f022 0201 	bic.w	r2, r2, #1
 8005e38:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2220      	movs	r2, #32
 8005e3e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f7fb f9e0 	bl	8001208 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	e002      	b.n	8005e52 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	e000      	b.n	8005e52 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005e50:	2302      	movs	r3, #2
  }
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3710      	adds	r7, #16
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
	...

08005e5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e60:	b085      	sub	sp, #20
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	68da      	ldr	r2, [r3, #12]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	430a      	orrs	r2, r1
 8005e7a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	689a      	ldr	r2, [r3, #8]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	431a      	orrs	r2, r3
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	431a      	orrs	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	69db      	ldr	r3, [r3, #28]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005e9e:	f023 030c 	bic.w	r3, r3, #12
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	6812      	ldr	r2, [r2, #0]
 8005ea6:	68f9      	ldr	r1, [r7, #12]
 8005ea8:	430b      	orrs	r3, r1
 8005eaa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	695b      	ldr	r3, [r3, #20]
 8005eb2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	699a      	ldr	r2, [r3, #24]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	430a      	orrs	r2, r1
 8005ec0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	69db      	ldr	r3, [r3, #28]
 8005ec6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005eca:	f040 818b 	bne.w	80061e4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4ac1      	ldr	r2, [pc, #772]	; (80061d8 <UART_SetConfig+0x37c>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d005      	beq.n	8005ee4 <UART_SetConfig+0x88>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4abf      	ldr	r2, [pc, #764]	; (80061dc <UART_SetConfig+0x380>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	f040 80bd 	bne.w	800605e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ee4:	f7fe fe04 	bl	8004af0 <HAL_RCC_GetPCLK2Freq>
 8005ee8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	461d      	mov	r5, r3
 8005eee:	f04f 0600 	mov.w	r6, #0
 8005ef2:	46a8      	mov	r8, r5
 8005ef4:	46b1      	mov	r9, r6
 8005ef6:	eb18 0308 	adds.w	r3, r8, r8
 8005efa:	eb49 0409 	adc.w	r4, r9, r9
 8005efe:	4698      	mov	r8, r3
 8005f00:	46a1      	mov	r9, r4
 8005f02:	eb18 0805 	adds.w	r8, r8, r5
 8005f06:	eb49 0906 	adc.w	r9, r9, r6
 8005f0a:	f04f 0100 	mov.w	r1, #0
 8005f0e:	f04f 0200 	mov.w	r2, #0
 8005f12:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005f16:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005f1a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005f1e:	4688      	mov	r8, r1
 8005f20:	4691      	mov	r9, r2
 8005f22:	eb18 0005 	adds.w	r0, r8, r5
 8005f26:	eb49 0106 	adc.w	r1, r9, r6
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	461d      	mov	r5, r3
 8005f30:	f04f 0600 	mov.w	r6, #0
 8005f34:	196b      	adds	r3, r5, r5
 8005f36:	eb46 0406 	adc.w	r4, r6, r6
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	4623      	mov	r3, r4
 8005f3e:	f7fa fe3b 	bl	8000bb8 <__aeabi_uldivmod>
 8005f42:	4603      	mov	r3, r0
 8005f44:	460c      	mov	r4, r1
 8005f46:	461a      	mov	r2, r3
 8005f48:	4ba5      	ldr	r3, [pc, #660]	; (80061e0 <UART_SetConfig+0x384>)
 8005f4a:	fba3 2302 	umull	r2, r3, r3, r2
 8005f4e:	095b      	lsrs	r3, r3, #5
 8005f50:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	461d      	mov	r5, r3
 8005f58:	f04f 0600 	mov.w	r6, #0
 8005f5c:	46a9      	mov	r9, r5
 8005f5e:	46b2      	mov	sl, r6
 8005f60:	eb19 0309 	adds.w	r3, r9, r9
 8005f64:	eb4a 040a 	adc.w	r4, sl, sl
 8005f68:	4699      	mov	r9, r3
 8005f6a:	46a2      	mov	sl, r4
 8005f6c:	eb19 0905 	adds.w	r9, r9, r5
 8005f70:	eb4a 0a06 	adc.w	sl, sl, r6
 8005f74:	f04f 0100 	mov.w	r1, #0
 8005f78:	f04f 0200 	mov.w	r2, #0
 8005f7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f80:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005f84:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005f88:	4689      	mov	r9, r1
 8005f8a:	4692      	mov	sl, r2
 8005f8c:	eb19 0005 	adds.w	r0, r9, r5
 8005f90:	eb4a 0106 	adc.w	r1, sl, r6
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	461d      	mov	r5, r3
 8005f9a:	f04f 0600 	mov.w	r6, #0
 8005f9e:	196b      	adds	r3, r5, r5
 8005fa0:	eb46 0406 	adc.w	r4, r6, r6
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	4623      	mov	r3, r4
 8005fa8:	f7fa fe06 	bl	8000bb8 <__aeabi_uldivmod>
 8005fac:	4603      	mov	r3, r0
 8005fae:	460c      	mov	r4, r1
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	4b8b      	ldr	r3, [pc, #556]	; (80061e0 <UART_SetConfig+0x384>)
 8005fb4:	fba3 1302 	umull	r1, r3, r3, r2
 8005fb8:	095b      	lsrs	r3, r3, #5
 8005fba:	2164      	movs	r1, #100	; 0x64
 8005fbc:	fb01 f303 	mul.w	r3, r1, r3
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	00db      	lsls	r3, r3, #3
 8005fc4:	3332      	adds	r3, #50	; 0x32
 8005fc6:	4a86      	ldr	r2, [pc, #536]	; (80061e0 <UART_SetConfig+0x384>)
 8005fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fcc:	095b      	lsrs	r3, r3, #5
 8005fce:	005b      	lsls	r3, r3, #1
 8005fd0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005fd4:	4498      	add	r8, r3
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	461d      	mov	r5, r3
 8005fda:	f04f 0600 	mov.w	r6, #0
 8005fde:	46a9      	mov	r9, r5
 8005fe0:	46b2      	mov	sl, r6
 8005fe2:	eb19 0309 	adds.w	r3, r9, r9
 8005fe6:	eb4a 040a 	adc.w	r4, sl, sl
 8005fea:	4699      	mov	r9, r3
 8005fec:	46a2      	mov	sl, r4
 8005fee:	eb19 0905 	adds.w	r9, r9, r5
 8005ff2:	eb4a 0a06 	adc.w	sl, sl, r6
 8005ff6:	f04f 0100 	mov.w	r1, #0
 8005ffa:	f04f 0200 	mov.w	r2, #0
 8005ffe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006002:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006006:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800600a:	4689      	mov	r9, r1
 800600c:	4692      	mov	sl, r2
 800600e:	eb19 0005 	adds.w	r0, r9, r5
 8006012:	eb4a 0106 	adc.w	r1, sl, r6
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	461d      	mov	r5, r3
 800601c:	f04f 0600 	mov.w	r6, #0
 8006020:	196b      	adds	r3, r5, r5
 8006022:	eb46 0406 	adc.w	r4, r6, r6
 8006026:	461a      	mov	r2, r3
 8006028:	4623      	mov	r3, r4
 800602a:	f7fa fdc5 	bl	8000bb8 <__aeabi_uldivmod>
 800602e:	4603      	mov	r3, r0
 8006030:	460c      	mov	r4, r1
 8006032:	461a      	mov	r2, r3
 8006034:	4b6a      	ldr	r3, [pc, #424]	; (80061e0 <UART_SetConfig+0x384>)
 8006036:	fba3 1302 	umull	r1, r3, r3, r2
 800603a:	095b      	lsrs	r3, r3, #5
 800603c:	2164      	movs	r1, #100	; 0x64
 800603e:	fb01 f303 	mul.w	r3, r1, r3
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	00db      	lsls	r3, r3, #3
 8006046:	3332      	adds	r3, #50	; 0x32
 8006048:	4a65      	ldr	r2, [pc, #404]	; (80061e0 <UART_SetConfig+0x384>)
 800604a:	fba2 2303 	umull	r2, r3, r2, r3
 800604e:	095b      	lsrs	r3, r3, #5
 8006050:	f003 0207 	and.w	r2, r3, #7
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4442      	add	r2, r8
 800605a:	609a      	str	r2, [r3, #8]
 800605c:	e26f      	b.n	800653e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800605e:	f7fe fd33 	bl	8004ac8 <HAL_RCC_GetPCLK1Freq>
 8006062:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	461d      	mov	r5, r3
 8006068:	f04f 0600 	mov.w	r6, #0
 800606c:	46a8      	mov	r8, r5
 800606e:	46b1      	mov	r9, r6
 8006070:	eb18 0308 	adds.w	r3, r8, r8
 8006074:	eb49 0409 	adc.w	r4, r9, r9
 8006078:	4698      	mov	r8, r3
 800607a:	46a1      	mov	r9, r4
 800607c:	eb18 0805 	adds.w	r8, r8, r5
 8006080:	eb49 0906 	adc.w	r9, r9, r6
 8006084:	f04f 0100 	mov.w	r1, #0
 8006088:	f04f 0200 	mov.w	r2, #0
 800608c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006090:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006094:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006098:	4688      	mov	r8, r1
 800609a:	4691      	mov	r9, r2
 800609c:	eb18 0005 	adds.w	r0, r8, r5
 80060a0:	eb49 0106 	adc.w	r1, r9, r6
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	461d      	mov	r5, r3
 80060aa:	f04f 0600 	mov.w	r6, #0
 80060ae:	196b      	adds	r3, r5, r5
 80060b0:	eb46 0406 	adc.w	r4, r6, r6
 80060b4:	461a      	mov	r2, r3
 80060b6:	4623      	mov	r3, r4
 80060b8:	f7fa fd7e 	bl	8000bb8 <__aeabi_uldivmod>
 80060bc:	4603      	mov	r3, r0
 80060be:	460c      	mov	r4, r1
 80060c0:	461a      	mov	r2, r3
 80060c2:	4b47      	ldr	r3, [pc, #284]	; (80061e0 <UART_SetConfig+0x384>)
 80060c4:	fba3 2302 	umull	r2, r3, r3, r2
 80060c8:	095b      	lsrs	r3, r3, #5
 80060ca:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	461d      	mov	r5, r3
 80060d2:	f04f 0600 	mov.w	r6, #0
 80060d6:	46a9      	mov	r9, r5
 80060d8:	46b2      	mov	sl, r6
 80060da:	eb19 0309 	adds.w	r3, r9, r9
 80060de:	eb4a 040a 	adc.w	r4, sl, sl
 80060e2:	4699      	mov	r9, r3
 80060e4:	46a2      	mov	sl, r4
 80060e6:	eb19 0905 	adds.w	r9, r9, r5
 80060ea:	eb4a 0a06 	adc.w	sl, sl, r6
 80060ee:	f04f 0100 	mov.w	r1, #0
 80060f2:	f04f 0200 	mov.w	r2, #0
 80060f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80060fa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80060fe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006102:	4689      	mov	r9, r1
 8006104:	4692      	mov	sl, r2
 8006106:	eb19 0005 	adds.w	r0, r9, r5
 800610a:	eb4a 0106 	adc.w	r1, sl, r6
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	461d      	mov	r5, r3
 8006114:	f04f 0600 	mov.w	r6, #0
 8006118:	196b      	adds	r3, r5, r5
 800611a:	eb46 0406 	adc.w	r4, r6, r6
 800611e:	461a      	mov	r2, r3
 8006120:	4623      	mov	r3, r4
 8006122:	f7fa fd49 	bl	8000bb8 <__aeabi_uldivmod>
 8006126:	4603      	mov	r3, r0
 8006128:	460c      	mov	r4, r1
 800612a:	461a      	mov	r2, r3
 800612c:	4b2c      	ldr	r3, [pc, #176]	; (80061e0 <UART_SetConfig+0x384>)
 800612e:	fba3 1302 	umull	r1, r3, r3, r2
 8006132:	095b      	lsrs	r3, r3, #5
 8006134:	2164      	movs	r1, #100	; 0x64
 8006136:	fb01 f303 	mul.w	r3, r1, r3
 800613a:	1ad3      	subs	r3, r2, r3
 800613c:	00db      	lsls	r3, r3, #3
 800613e:	3332      	adds	r3, #50	; 0x32
 8006140:	4a27      	ldr	r2, [pc, #156]	; (80061e0 <UART_SetConfig+0x384>)
 8006142:	fba2 2303 	umull	r2, r3, r2, r3
 8006146:	095b      	lsrs	r3, r3, #5
 8006148:	005b      	lsls	r3, r3, #1
 800614a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800614e:	4498      	add	r8, r3
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	461d      	mov	r5, r3
 8006154:	f04f 0600 	mov.w	r6, #0
 8006158:	46a9      	mov	r9, r5
 800615a:	46b2      	mov	sl, r6
 800615c:	eb19 0309 	adds.w	r3, r9, r9
 8006160:	eb4a 040a 	adc.w	r4, sl, sl
 8006164:	4699      	mov	r9, r3
 8006166:	46a2      	mov	sl, r4
 8006168:	eb19 0905 	adds.w	r9, r9, r5
 800616c:	eb4a 0a06 	adc.w	sl, sl, r6
 8006170:	f04f 0100 	mov.w	r1, #0
 8006174:	f04f 0200 	mov.w	r2, #0
 8006178:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800617c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006180:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006184:	4689      	mov	r9, r1
 8006186:	4692      	mov	sl, r2
 8006188:	eb19 0005 	adds.w	r0, r9, r5
 800618c:	eb4a 0106 	adc.w	r1, sl, r6
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	461d      	mov	r5, r3
 8006196:	f04f 0600 	mov.w	r6, #0
 800619a:	196b      	adds	r3, r5, r5
 800619c:	eb46 0406 	adc.w	r4, r6, r6
 80061a0:	461a      	mov	r2, r3
 80061a2:	4623      	mov	r3, r4
 80061a4:	f7fa fd08 	bl	8000bb8 <__aeabi_uldivmod>
 80061a8:	4603      	mov	r3, r0
 80061aa:	460c      	mov	r4, r1
 80061ac:	461a      	mov	r2, r3
 80061ae:	4b0c      	ldr	r3, [pc, #48]	; (80061e0 <UART_SetConfig+0x384>)
 80061b0:	fba3 1302 	umull	r1, r3, r3, r2
 80061b4:	095b      	lsrs	r3, r3, #5
 80061b6:	2164      	movs	r1, #100	; 0x64
 80061b8:	fb01 f303 	mul.w	r3, r1, r3
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	00db      	lsls	r3, r3, #3
 80061c0:	3332      	adds	r3, #50	; 0x32
 80061c2:	4a07      	ldr	r2, [pc, #28]	; (80061e0 <UART_SetConfig+0x384>)
 80061c4:	fba2 2303 	umull	r2, r3, r2, r3
 80061c8:	095b      	lsrs	r3, r3, #5
 80061ca:	f003 0207 	and.w	r2, r3, #7
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4442      	add	r2, r8
 80061d4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80061d6:	e1b2      	b.n	800653e <UART_SetConfig+0x6e2>
 80061d8:	40011000 	.word	0x40011000
 80061dc:	40011400 	.word	0x40011400
 80061e0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4ad7      	ldr	r2, [pc, #860]	; (8006548 <UART_SetConfig+0x6ec>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d005      	beq.n	80061fa <UART_SetConfig+0x39e>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4ad6      	ldr	r2, [pc, #856]	; (800654c <UART_SetConfig+0x6f0>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	f040 80d1 	bne.w	800639c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80061fa:	f7fe fc79 	bl	8004af0 <HAL_RCC_GetPCLK2Freq>
 80061fe:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	469a      	mov	sl, r3
 8006204:	f04f 0b00 	mov.w	fp, #0
 8006208:	46d0      	mov	r8, sl
 800620a:	46d9      	mov	r9, fp
 800620c:	eb18 0308 	adds.w	r3, r8, r8
 8006210:	eb49 0409 	adc.w	r4, r9, r9
 8006214:	4698      	mov	r8, r3
 8006216:	46a1      	mov	r9, r4
 8006218:	eb18 080a 	adds.w	r8, r8, sl
 800621c:	eb49 090b 	adc.w	r9, r9, fp
 8006220:	f04f 0100 	mov.w	r1, #0
 8006224:	f04f 0200 	mov.w	r2, #0
 8006228:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800622c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006230:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006234:	4688      	mov	r8, r1
 8006236:	4691      	mov	r9, r2
 8006238:	eb1a 0508 	adds.w	r5, sl, r8
 800623c:	eb4b 0609 	adc.w	r6, fp, r9
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	4619      	mov	r1, r3
 8006246:	f04f 0200 	mov.w	r2, #0
 800624a:	f04f 0300 	mov.w	r3, #0
 800624e:	f04f 0400 	mov.w	r4, #0
 8006252:	0094      	lsls	r4, r2, #2
 8006254:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006258:	008b      	lsls	r3, r1, #2
 800625a:	461a      	mov	r2, r3
 800625c:	4623      	mov	r3, r4
 800625e:	4628      	mov	r0, r5
 8006260:	4631      	mov	r1, r6
 8006262:	f7fa fca9 	bl	8000bb8 <__aeabi_uldivmod>
 8006266:	4603      	mov	r3, r0
 8006268:	460c      	mov	r4, r1
 800626a:	461a      	mov	r2, r3
 800626c:	4bb8      	ldr	r3, [pc, #736]	; (8006550 <UART_SetConfig+0x6f4>)
 800626e:	fba3 2302 	umull	r2, r3, r3, r2
 8006272:	095b      	lsrs	r3, r3, #5
 8006274:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	469b      	mov	fp, r3
 800627c:	f04f 0c00 	mov.w	ip, #0
 8006280:	46d9      	mov	r9, fp
 8006282:	46e2      	mov	sl, ip
 8006284:	eb19 0309 	adds.w	r3, r9, r9
 8006288:	eb4a 040a 	adc.w	r4, sl, sl
 800628c:	4699      	mov	r9, r3
 800628e:	46a2      	mov	sl, r4
 8006290:	eb19 090b 	adds.w	r9, r9, fp
 8006294:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006298:	f04f 0100 	mov.w	r1, #0
 800629c:	f04f 0200 	mov.w	r2, #0
 80062a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062a4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80062a8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80062ac:	4689      	mov	r9, r1
 80062ae:	4692      	mov	sl, r2
 80062b0:	eb1b 0509 	adds.w	r5, fp, r9
 80062b4:	eb4c 060a 	adc.w	r6, ip, sl
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	4619      	mov	r1, r3
 80062be:	f04f 0200 	mov.w	r2, #0
 80062c2:	f04f 0300 	mov.w	r3, #0
 80062c6:	f04f 0400 	mov.w	r4, #0
 80062ca:	0094      	lsls	r4, r2, #2
 80062cc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80062d0:	008b      	lsls	r3, r1, #2
 80062d2:	461a      	mov	r2, r3
 80062d4:	4623      	mov	r3, r4
 80062d6:	4628      	mov	r0, r5
 80062d8:	4631      	mov	r1, r6
 80062da:	f7fa fc6d 	bl	8000bb8 <__aeabi_uldivmod>
 80062de:	4603      	mov	r3, r0
 80062e0:	460c      	mov	r4, r1
 80062e2:	461a      	mov	r2, r3
 80062e4:	4b9a      	ldr	r3, [pc, #616]	; (8006550 <UART_SetConfig+0x6f4>)
 80062e6:	fba3 1302 	umull	r1, r3, r3, r2
 80062ea:	095b      	lsrs	r3, r3, #5
 80062ec:	2164      	movs	r1, #100	; 0x64
 80062ee:	fb01 f303 	mul.w	r3, r1, r3
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	011b      	lsls	r3, r3, #4
 80062f6:	3332      	adds	r3, #50	; 0x32
 80062f8:	4a95      	ldr	r2, [pc, #596]	; (8006550 <UART_SetConfig+0x6f4>)
 80062fa:	fba2 2303 	umull	r2, r3, r2, r3
 80062fe:	095b      	lsrs	r3, r3, #5
 8006300:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006304:	4498      	add	r8, r3
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	469b      	mov	fp, r3
 800630a:	f04f 0c00 	mov.w	ip, #0
 800630e:	46d9      	mov	r9, fp
 8006310:	46e2      	mov	sl, ip
 8006312:	eb19 0309 	adds.w	r3, r9, r9
 8006316:	eb4a 040a 	adc.w	r4, sl, sl
 800631a:	4699      	mov	r9, r3
 800631c:	46a2      	mov	sl, r4
 800631e:	eb19 090b 	adds.w	r9, r9, fp
 8006322:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006326:	f04f 0100 	mov.w	r1, #0
 800632a:	f04f 0200 	mov.w	r2, #0
 800632e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006332:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006336:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800633a:	4689      	mov	r9, r1
 800633c:	4692      	mov	sl, r2
 800633e:	eb1b 0509 	adds.w	r5, fp, r9
 8006342:	eb4c 060a 	adc.w	r6, ip, sl
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	4619      	mov	r1, r3
 800634c:	f04f 0200 	mov.w	r2, #0
 8006350:	f04f 0300 	mov.w	r3, #0
 8006354:	f04f 0400 	mov.w	r4, #0
 8006358:	0094      	lsls	r4, r2, #2
 800635a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800635e:	008b      	lsls	r3, r1, #2
 8006360:	461a      	mov	r2, r3
 8006362:	4623      	mov	r3, r4
 8006364:	4628      	mov	r0, r5
 8006366:	4631      	mov	r1, r6
 8006368:	f7fa fc26 	bl	8000bb8 <__aeabi_uldivmod>
 800636c:	4603      	mov	r3, r0
 800636e:	460c      	mov	r4, r1
 8006370:	461a      	mov	r2, r3
 8006372:	4b77      	ldr	r3, [pc, #476]	; (8006550 <UART_SetConfig+0x6f4>)
 8006374:	fba3 1302 	umull	r1, r3, r3, r2
 8006378:	095b      	lsrs	r3, r3, #5
 800637a:	2164      	movs	r1, #100	; 0x64
 800637c:	fb01 f303 	mul.w	r3, r1, r3
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	011b      	lsls	r3, r3, #4
 8006384:	3332      	adds	r3, #50	; 0x32
 8006386:	4a72      	ldr	r2, [pc, #456]	; (8006550 <UART_SetConfig+0x6f4>)
 8006388:	fba2 2303 	umull	r2, r3, r2, r3
 800638c:	095b      	lsrs	r3, r3, #5
 800638e:	f003 020f 	and.w	r2, r3, #15
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4442      	add	r2, r8
 8006398:	609a      	str	r2, [r3, #8]
 800639a:	e0d0      	b.n	800653e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800639c:	f7fe fb94 	bl	8004ac8 <HAL_RCC_GetPCLK1Freq>
 80063a0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	469a      	mov	sl, r3
 80063a6:	f04f 0b00 	mov.w	fp, #0
 80063aa:	46d0      	mov	r8, sl
 80063ac:	46d9      	mov	r9, fp
 80063ae:	eb18 0308 	adds.w	r3, r8, r8
 80063b2:	eb49 0409 	adc.w	r4, r9, r9
 80063b6:	4698      	mov	r8, r3
 80063b8:	46a1      	mov	r9, r4
 80063ba:	eb18 080a 	adds.w	r8, r8, sl
 80063be:	eb49 090b 	adc.w	r9, r9, fp
 80063c2:	f04f 0100 	mov.w	r1, #0
 80063c6:	f04f 0200 	mov.w	r2, #0
 80063ca:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80063ce:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80063d2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80063d6:	4688      	mov	r8, r1
 80063d8:	4691      	mov	r9, r2
 80063da:	eb1a 0508 	adds.w	r5, sl, r8
 80063de:	eb4b 0609 	adc.w	r6, fp, r9
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	4619      	mov	r1, r3
 80063e8:	f04f 0200 	mov.w	r2, #0
 80063ec:	f04f 0300 	mov.w	r3, #0
 80063f0:	f04f 0400 	mov.w	r4, #0
 80063f4:	0094      	lsls	r4, r2, #2
 80063f6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80063fa:	008b      	lsls	r3, r1, #2
 80063fc:	461a      	mov	r2, r3
 80063fe:	4623      	mov	r3, r4
 8006400:	4628      	mov	r0, r5
 8006402:	4631      	mov	r1, r6
 8006404:	f7fa fbd8 	bl	8000bb8 <__aeabi_uldivmod>
 8006408:	4603      	mov	r3, r0
 800640a:	460c      	mov	r4, r1
 800640c:	461a      	mov	r2, r3
 800640e:	4b50      	ldr	r3, [pc, #320]	; (8006550 <UART_SetConfig+0x6f4>)
 8006410:	fba3 2302 	umull	r2, r3, r3, r2
 8006414:	095b      	lsrs	r3, r3, #5
 8006416:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	469b      	mov	fp, r3
 800641e:	f04f 0c00 	mov.w	ip, #0
 8006422:	46d9      	mov	r9, fp
 8006424:	46e2      	mov	sl, ip
 8006426:	eb19 0309 	adds.w	r3, r9, r9
 800642a:	eb4a 040a 	adc.w	r4, sl, sl
 800642e:	4699      	mov	r9, r3
 8006430:	46a2      	mov	sl, r4
 8006432:	eb19 090b 	adds.w	r9, r9, fp
 8006436:	eb4a 0a0c 	adc.w	sl, sl, ip
 800643a:	f04f 0100 	mov.w	r1, #0
 800643e:	f04f 0200 	mov.w	r2, #0
 8006442:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006446:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800644a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800644e:	4689      	mov	r9, r1
 8006450:	4692      	mov	sl, r2
 8006452:	eb1b 0509 	adds.w	r5, fp, r9
 8006456:	eb4c 060a 	adc.w	r6, ip, sl
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	4619      	mov	r1, r3
 8006460:	f04f 0200 	mov.w	r2, #0
 8006464:	f04f 0300 	mov.w	r3, #0
 8006468:	f04f 0400 	mov.w	r4, #0
 800646c:	0094      	lsls	r4, r2, #2
 800646e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006472:	008b      	lsls	r3, r1, #2
 8006474:	461a      	mov	r2, r3
 8006476:	4623      	mov	r3, r4
 8006478:	4628      	mov	r0, r5
 800647a:	4631      	mov	r1, r6
 800647c:	f7fa fb9c 	bl	8000bb8 <__aeabi_uldivmod>
 8006480:	4603      	mov	r3, r0
 8006482:	460c      	mov	r4, r1
 8006484:	461a      	mov	r2, r3
 8006486:	4b32      	ldr	r3, [pc, #200]	; (8006550 <UART_SetConfig+0x6f4>)
 8006488:	fba3 1302 	umull	r1, r3, r3, r2
 800648c:	095b      	lsrs	r3, r3, #5
 800648e:	2164      	movs	r1, #100	; 0x64
 8006490:	fb01 f303 	mul.w	r3, r1, r3
 8006494:	1ad3      	subs	r3, r2, r3
 8006496:	011b      	lsls	r3, r3, #4
 8006498:	3332      	adds	r3, #50	; 0x32
 800649a:	4a2d      	ldr	r2, [pc, #180]	; (8006550 <UART_SetConfig+0x6f4>)
 800649c:	fba2 2303 	umull	r2, r3, r2, r3
 80064a0:	095b      	lsrs	r3, r3, #5
 80064a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80064a6:	4498      	add	r8, r3
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	469b      	mov	fp, r3
 80064ac:	f04f 0c00 	mov.w	ip, #0
 80064b0:	46d9      	mov	r9, fp
 80064b2:	46e2      	mov	sl, ip
 80064b4:	eb19 0309 	adds.w	r3, r9, r9
 80064b8:	eb4a 040a 	adc.w	r4, sl, sl
 80064bc:	4699      	mov	r9, r3
 80064be:	46a2      	mov	sl, r4
 80064c0:	eb19 090b 	adds.w	r9, r9, fp
 80064c4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80064c8:	f04f 0100 	mov.w	r1, #0
 80064cc:	f04f 0200 	mov.w	r2, #0
 80064d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064d4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80064d8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80064dc:	4689      	mov	r9, r1
 80064de:	4692      	mov	sl, r2
 80064e0:	eb1b 0509 	adds.w	r5, fp, r9
 80064e4:	eb4c 060a 	adc.w	r6, ip, sl
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	4619      	mov	r1, r3
 80064ee:	f04f 0200 	mov.w	r2, #0
 80064f2:	f04f 0300 	mov.w	r3, #0
 80064f6:	f04f 0400 	mov.w	r4, #0
 80064fa:	0094      	lsls	r4, r2, #2
 80064fc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006500:	008b      	lsls	r3, r1, #2
 8006502:	461a      	mov	r2, r3
 8006504:	4623      	mov	r3, r4
 8006506:	4628      	mov	r0, r5
 8006508:	4631      	mov	r1, r6
 800650a:	f7fa fb55 	bl	8000bb8 <__aeabi_uldivmod>
 800650e:	4603      	mov	r3, r0
 8006510:	460c      	mov	r4, r1
 8006512:	461a      	mov	r2, r3
 8006514:	4b0e      	ldr	r3, [pc, #56]	; (8006550 <UART_SetConfig+0x6f4>)
 8006516:	fba3 1302 	umull	r1, r3, r3, r2
 800651a:	095b      	lsrs	r3, r3, #5
 800651c:	2164      	movs	r1, #100	; 0x64
 800651e:	fb01 f303 	mul.w	r3, r1, r3
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	011b      	lsls	r3, r3, #4
 8006526:	3332      	adds	r3, #50	; 0x32
 8006528:	4a09      	ldr	r2, [pc, #36]	; (8006550 <UART_SetConfig+0x6f4>)
 800652a:	fba2 2303 	umull	r2, r3, r2, r3
 800652e:	095b      	lsrs	r3, r3, #5
 8006530:	f003 020f 	and.w	r2, r3, #15
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4442      	add	r2, r8
 800653a:	609a      	str	r2, [r3, #8]
}
 800653c:	e7ff      	b.n	800653e <UART_SetConfig+0x6e2>
 800653e:	bf00      	nop
 8006540:	3714      	adds	r7, #20
 8006542:	46bd      	mov	sp, r7
 8006544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006548:	40011000 	.word	0x40011000
 800654c:	40011400 	.word	0x40011400
 8006550:	51eb851f 	.word	0x51eb851f

08006554 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006554:	b480      	push	{r7}
 8006556:	b085      	sub	sp, #20
 8006558:	af00      	add	r7, sp, #0
 800655a:	4603      	mov	r3, r0
 800655c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800655e:	2300      	movs	r3, #0
 8006560:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006562:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006566:	2b84      	cmp	r3, #132	; 0x84
 8006568:	d005      	beq.n	8006576 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800656a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	4413      	add	r3, r2
 8006572:	3303      	adds	r3, #3
 8006574:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006576:	68fb      	ldr	r3, [r7, #12]
}
 8006578:	4618      	mov	r0, r3
 800657a:	3714      	adds	r7, #20
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr

08006584 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006588:	f000 fada 	bl	8006b40 <vTaskStartScheduler>
  
  return osOK;
 800658c:	2300      	movs	r3, #0
}
 800658e:	4618      	mov	r0, r3
 8006590:	bd80      	pop	{r7, pc}

08006592 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006592:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006594:	b089      	sub	sp, #36	; 0x24
 8006596:	af04      	add	r7, sp, #16
 8006598:	6078      	str	r0, [r7, #4]
 800659a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	695b      	ldr	r3, [r3, #20]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d020      	beq.n	80065e6 <osThreadCreate+0x54>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	699b      	ldr	r3, [r3, #24]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d01c      	beq.n	80065e6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	685c      	ldr	r4, [r3, #4]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681d      	ldr	r5, [r3, #0]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	691e      	ldr	r6, [r3, #16]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80065be:	4618      	mov	r0, r3
 80065c0:	f7ff ffc8 	bl	8006554 <makeFreeRtosPriority>
 80065c4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	695b      	ldr	r3, [r3, #20]
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80065ce:	9202      	str	r2, [sp, #8]
 80065d0:	9301      	str	r3, [sp, #4]
 80065d2:	9100      	str	r1, [sp, #0]
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	4632      	mov	r2, r6
 80065d8:	4629      	mov	r1, r5
 80065da:	4620      	mov	r0, r4
 80065dc:	f000 f8ed 	bl	80067ba <xTaskCreateStatic>
 80065e0:	4603      	mov	r3, r0
 80065e2:	60fb      	str	r3, [r7, #12]
 80065e4:	e01c      	b.n	8006620 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	685c      	ldr	r4, [r3, #4]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80065f2:	b29e      	uxth	r6, r3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80065fa:	4618      	mov	r0, r3
 80065fc:	f7ff ffaa 	bl	8006554 <makeFreeRtosPriority>
 8006600:	4602      	mov	r2, r0
 8006602:	f107 030c 	add.w	r3, r7, #12
 8006606:	9301      	str	r3, [sp, #4]
 8006608:	9200      	str	r2, [sp, #0]
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	4632      	mov	r2, r6
 800660e:	4629      	mov	r1, r5
 8006610:	4620      	mov	r0, r4
 8006612:	f000 f92c 	bl	800686e <xTaskCreate>
 8006616:	4603      	mov	r3, r0
 8006618:	2b01      	cmp	r3, #1
 800661a:	d001      	beq.n	8006620 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800661c:	2300      	movs	r3, #0
 800661e:	e000      	b.n	8006622 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006620:	68fb      	ldr	r3, [r7, #12]
}
 8006622:	4618      	mov	r0, r3
 8006624:	3714      	adds	r7, #20
 8006626:	46bd      	mov	sp, r7
 8006628:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800662a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800662a:	b580      	push	{r7, lr}
 800662c:	b084      	sub	sp, #16
 800662e:	af00      	add	r7, sp, #0
 8006630:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d001      	beq.n	8006640 <osDelay+0x16>
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	e000      	b.n	8006642 <osDelay+0x18>
 8006640:	2301      	movs	r3, #1
 8006642:	4618      	mov	r0, r3
 8006644:	f000 fa48 	bl	8006ad8 <vTaskDelay>
  
  return osOK;
 8006648:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800664a:	4618      	mov	r0, r3
 800664c:	3710      	adds	r7, #16
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}

08006652 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006652:	b480      	push	{r7}
 8006654:	b083      	sub	sp, #12
 8006656:	af00      	add	r7, sp, #0
 8006658:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f103 0208 	add.w	r2, r3, #8
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f04f 32ff 	mov.w	r2, #4294967295
 800666a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f103 0208 	add.w	r2, r3, #8
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f103 0208 	add.w	r2, r3, #8
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2200      	movs	r2, #0
 8006684:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006686:	bf00      	nop
 8006688:	370c      	adds	r7, #12
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr

08006692 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006692:	b480      	push	{r7}
 8006694:	b083      	sub	sp, #12
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2200      	movs	r2, #0
 800669e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80066a0:	bf00      	nop
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80066ac:	b480      	push	{r7}
 80066ae:	b085      	sub	sp, #20
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	689a      	ldr	r2, [r3, #8]
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	683a      	ldr	r2, [r7, #0]
 80066d0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	683a      	ldr	r2, [r7, #0]
 80066d6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	1c5a      	adds	r2, r3, #1
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	601a      	str	r2, [r3, #0]
}
 80066e8:	bf00      	nop
 80066ea:	3714      	adds	r7, #20
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80066f4:	b480      	push	{r7}
 80066f6:	b085      	sub	sp, #20
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800670a:	d103      	bne.n	8006714 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	691b      	ldr	r3, [r3, #16]
 8006710:	60fb      	str	r3, [r7, #12]
 8006712:	e00c      	b.n	800672e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	3308      	adds	r3, #8
 8006718:	60fb      	str	r3, [r7, #12]
 800671a:	e002      	b.n	8006722 <vListInsert+0x2e>
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	60fb      	str	r3, [r7, #12]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68ba      	ldr	r2, [r7, #8]
 800672a:	429a      	cmp	r2, r3
 800672c:	d2f6      	bcs.n	800671c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	685a      	ldr	r2, [r3, #4]
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	683a      	ldr	r2, [r7, #0]
 800673c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	68fa      	ldr	r2, [r7, #12]
 8006742:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	683a      	ldr	r2, [r7, #0]
 8006748:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	687a      	ldr	r2, [r7, #4]
 800674e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	1c5a      	adds	r2, r3, #1
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	601a      	str	r2, [r3, #0]
}
 800675a:	bf00      	nop
 800675c:	3714      	adds	r7, #20
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr

08006766 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006766:	b480      	push	{r7}
 8006768:	b085      	sub	sp, #20
 800676a:	af00      	add	r7, sp, #0
 800676c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	691b      	ldr	r3, [r3, #16]
 8006772:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	6892      	ldr	r2, [r2, #8]
 800677c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	6852      	ldr	r2, [r2, #4]
 8006786:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	429a      	cmp	r2, r3
 8006790:	d103      	bne.n	800679a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	689a      	ldr	r2, [r3, #8]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	1e5a      	subs	r2, r3, #1
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3714      	adds	r7, #20
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr

080067ba <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80067ba:	b580      	push	{r7, lr}
 80067bc:	b08e      	sub	sp, #56	; 0x38
 80067be:	af04      	add	r7, sp, #16
 80067c0:	60f8      	str	r0, [r7, #12]
 80067c2:	60b9      	str	r1, [r7, #8]
 80067c4:	607a      	str	r2, [r7, #4]
 80067c6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80067c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d109      	bne.n	80067e2 <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80067ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d2:	f383 8811 	msr	BASEPRI, r3
 80067d6:	f3bf 8f6f 	isb	sy
 80067da:	f3bf 8f4f 	dsb	sy
 80067de:	623b      	str	r3, [r7, #32]
 80067e0:	e7fe      	b.n	80067e0 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80067e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d109      	bne.n	80067fc <xTaskCreateStatic+0x42>
 80067e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ec:	f383 8811 	msr	BASEPRI, r3
 80067f0:	f3bf 8f6f 	isb	sy
 80067f4:	f3bf 8f4f 	dsb	sy
 80067f8:	61fb      	str	r3, [r7, #28]
 80067fa:	e7fe      	b.n	80067fa <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80067fc:	2354      	movs	r3, #84	; 0x54
 80067fe:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	2b54      	cmp	r3, #84	; 0x54
 8006804:	d009      	beq.n	800681a <xTaskCreateStatic+0x60>
 8006806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800680a:	f383 8811 	msr	BASEPRI, r3
 800680e:	f3bf 8f6f 	isb	sy
 8006812:	f3bf 8f4f 	dsb	sy
 8006816:	61bb      	str	r3, [r7, #24]
 8006818:	e7fe      	b.n	8006818 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800681a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800681c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800681e:	2b00      	cmp	r3, #0
 8006820:	d01e      	beq.n	8006860 <xTaskCreateStatic+0xa6>
 8006822:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006824:	2b00      	cmp	r3, #0
 8006826:	d01b      	beq.n	8006860 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800682a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800682c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800682e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006830:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006834:	2202      	movs	r2, #2
 8006836:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800683a:	2300      	movs	r3, #0
 800683c:	9303      	str	r3, [sp, #12]
 800683e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006840:	9302      	str	r3, [sp, #8]
 8006842:	f107 0314 	add.w	r3, r7, #20
 8006846:	9301      	str	r3, [sp, #4]
 8006848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800684a:	9300      	str	r3, [sp, #0]
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	68b9      	ldr	r1, [r7, #8]
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	f000 f850 	bl	80068f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006858:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800685a:	f000 f8d3 	bl	8006a04 <prvAddNewTaskToReadyList>
 800685e:	e001      	b.n	8006864 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8006860:	2300      	movs	r3, #0
 8006862:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006864:	697b      	ldr	r3, [r7, #20]
	}
 8006866:	4618      	mov	r0, r3
 8006868:	3728      	adds	r7, #40	; 0x28
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}

0800686e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800686e:	b580      	push	{r7, lr}
 8006870:	b08c      	sub	sp, #48	; 0x30
 8006872:	af04      	add	r7, sp, #16
 8006874:	60f8      	str	r0, [r7, #12]
 8006876:	60b9      	str	r1, [r7, #8]
 8006878:	603b      	str	r3, [r7, #0]
 800687a:	4613      	mov	r3, r2
 800687c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800687e:	88fb      	ldrh	r3, [r7, #6]
 8006880:	009b      	lsls	r3, r3, #2
 8006882:	4618      	mov	r0, r3
 8006884:	f000 feae 	bl	80075e4 <pvPortMalloc>
 8006888:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d00e      	beq.n	80068ae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006890:	2054      	movs	r0, #84	; 0x54
 8006892:	f000 fea7 	bl	80075e4 <pvPortMalloc>
 8006896:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d003      	beq.n	80068a6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	697a      	ldr	r2, [r7, #20]
 80068a2:	631a      	str	r2, [r3, #48]	; 0x30
 80068a4:	e005      	b.n	80068b2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80068a6:	6978      	ldr	r0, [r7, #20]
 80068a8:	f000 ff5e 	bl	8007768 <vPortFree>
 80068ac:	e001      	b.n	80068b2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80068ae:	2300      	movs	r3, #0
 80068b0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d017      	beq.n	80068e8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80068c0:	88fa      	ldrh	r2, [r7, #6]
 80068c2:	2300      	movs	r3, #0
 80068c4:	9303      	str	r3, [sp, #12]
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	9302      	str	r3, [sp, #8]
 80068ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068cc:	9301      	str	r3, [sp, #4]
 80068ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068d0:	9300      	str	r3, [sp, #0]
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	68b9      	ldr	r1, [r7, #8]
 80068d6:	68f8      	ldr	r0, [r7, #12]
 80068d8:	f000 f80e 	bl	80068f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80068dc:	69f8      	ldr	r0, [r7, #28]
 80068de:	f000 f891 	bl	8006a04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80068e2:	2301      	movs	r3, #1
 80068e4:	61bb      	str	r3, [r7, #24]
 80068e6:	e002      	b.n	80068ee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80068e8:	f04f 33ff 	mov.w	r3, #4294967295
 80068ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80068ee:	69bb      	ldr	r3, [r7, #24]
	}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3720      	adds	r7, #32
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b088      	sub	sp, #32
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	60b9      	str	r1, [r7, #8]
 8006902:	607a      	str	r2, [r7, #4]
 8006904:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006908:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006910:	3b01      	subs	r3, #1
 8006912:	009b      	lsls	r3, r3, #2
 8006914:	4413      	add	r3, r2
 8006916:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006918:	69bb      	ldr	r3, [r7, #24]
 800691a:	f023 0307 	bic.w	r3, r3, #7
 800691e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006920:	69bb      	ldr	r3, [r7, #24]
 8006922:	f003 0307 	and.w	r3, r3, #7
 8006926:	2b00      	cmp	r3, #0
 8006928:	d009      	beq.n	800693e <prvInitialiseNewTask+0x46>
 800692a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800692e:	f383 8811 	msr	BASEPRI, r3
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	f3bf 8f4f 	dsb	sy
 800693a:	617b      	str	r3, [r7, #20]
 800693c:	e7fe      	b.n	800693c <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d01f      	beq.n	8006984 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006944:	2300      	movs	r3, #0
 8006946:	61fb      	str	r3, [r7, #28]
 8006948:	e012      	b.n	8006970 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800694a:	68ba      	ldr	r2, [r7, #8]
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	4413      	add	r3, r2
 8006950:	7819      	ldrb	r1, [r3, #0]
 8006952:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006954:	69fb      	ldr	r3, [r7, #28]
 8006956:	4413      	add	r3, r2
 8006958:	3334      	adds	r3, #52	; 0x34
 800695a:	460a      	mov	r2, r1
 800695c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800695e:	68ba      	ldr	r2, [r7, #8]
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	4413      	add	r3, r2
 8006964:	781b      	ldrb	r3, [r3, #0]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d006      	beq.n	8006978 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	3301      	adds	r3, #1
 800696e:	61fb      	str	r3, [r7, #28]
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	2b0f      	cmp	r3, #15
 8006974:	d9e9      	bls.n	800694a <prvInitialiseNewTask+0x52>
 8006976:	e000      	b.n	800697a <prvInitialiseNewTask+0x82>
			{
				break;
 8006978:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800697a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800697c:	2200      	movs	r2, #0
 800697e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006982:	e003      	b.n	800698c <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006986:	2200      	movs	r2, #0
 8006988:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800698c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800698e:	2b06      	cmp	r3, #6
 8006990:	d901      	bls.n	8006996 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006992:	2306      	movs	r3, #6
 8006994:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006998:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800699a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800699c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800699e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069a0:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80069a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a4:	2200      	movs	r2, #0
 80069a6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80069a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069aa:	3304      	adds	r3, #4
 80069ac:	4618      	mov	r0, r3
 80069ae:	f7ff fe70 	bl	8006692 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80069b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b4:	3318      	adds	r3, #24
 80069b6:	4618      	mov	r0, r3
 80069b8:	f7ff fe6b 	bl	8006692 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80069bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069c4:	f1c3 0207 	rsb	r2, r3, #7
 80069c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80069cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069d0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80069d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069d4:	2200      	movs	r2, #0
 80069d6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80069d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069da:	2200      	movs	r2, #0
 80069dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80069e0:	683a      	ldr	r2, [r7, #0]
 80069e2:	68f9      	ldr	r1, [r7, #12]
 80069e4:	69b8      	ldr	r0, [r7, #24]
 80069e6:	f000 fbfd 	bl	80071e4 <pxPortInitialiseStack>
 80069ea:	4602      	mov	r2, r0
 80069ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80069f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d002      	beq.n	80069fc <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80069f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069fa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80069fc:	bf00      	nop
 80069fe:	3720      	adds	r7, #32
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b082      	sub	sp, #8
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006a0c:	f000 fd0e 	bl	800742c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006a10:	4b2a      	ldr	r3, [pc, #168]	; (8006abc <prvAddNewTaskToReadyList+0xb8>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	3301      	adds	r3, #1
 8006a16:	4a29      	ldr	r2, [pc, #164]	; (8006abc <prvAddNewTaskToReadyList+0xb8>)
 8006a18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006a1a:	4b29      	ldr	r3, [pc, #164]	; (8006ac0 <prvAddNewTaskToReadyList+0xbc>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d109      	bne.n	8006a36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006a22:	4a27      	ldr	r2, [pc, #156]	; (8006ac0 <prvAddNewTaskToReadyList+0xbc>)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006a28:	4b24      	ldr	r3, [pc, #144]	; (8006abc <prvAddNewTaskToReadyList+0xb8>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d110      	bne.n	8006a52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006a30:	f000 fab8 	bl	8006fa4 <prvInitialiseTaskLists>
 8006a34:	e00d      	b.n	8006a52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006a36:	4b23      	ldr	r3, [pc, #140]	; (8006ac4 <prvAddNewTaskToReadyList+0xc0>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d109      	bne.n	8006a52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006a3e:	4b20      	ldr	r3, [pc, #128]	; (8006ac0 <prvAddNewTaskToReadyList+0xbc>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a48:	429a      	cmp	r2, r3
 8006a4a:	d802      	bhi.n	8006a52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006a4c:	4a1c      	ldr	r2, [pc, #112]	; (8006ac0 <prvAddNewTaskToReadyList+0xbc>)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006a52:	4b1d      	ldr	r3, [pc, #116]	; (8006ac8 <prvAddNewTaskToReadyList+0xc4>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	3301      	adds	r3, #1
 8006a58:	4a1b      	ldr	r2, [pc, #108]	; (8006ac8 <prvAddNewTaskToReadyList+0xc4>)
 8006a5a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a60:	2201      	movs	r2, #1
 8006a62:	409a      	lsls	r2, r3
 8006a64:	4b19      	ldr	r3, [pc, #100]	; (8006acc <prvAddNewTaskToReadyList+0xc8>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	4a18      	ldr	r2, [pc, #96]	; (8006acc <prvAddNewTaskToReadyList+0xc8>)
 8006a6c:	6013      	str	r3, [r2, #0]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a72:	4613      	mov	r3, r2
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	4413      	add	r3, r2
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	4a15      	ldr	r2, [pc, #84]	; (8006ad0 <prvAddNewTaskToReadyList+0xcc>)
 8006a7c:	441a      	add	r2, r3
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	3304      	adds	r3, #4
 8006a82:	4619      	mov	r1, r3
 8006a84:	4610      	mov	r0, r2
 8006a86:	f7ff fe11 	bl	80066ac <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006a8a:	f000 fcfd 	bl	8007488 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006a8e:	4b0d      	ldr	r3, [pc, #52]	; (8006ac4 <prvAddNewTaskToReadyList+0xc0>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d00e      	beq.n	8006ab4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006a96:	4b0a      	ldr	r3, [pc, #40]	; (8006ac0 <prvAddNewTaskToReadyList+0xbc>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d207      	bcs.n	8006ab4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006aa4:	4b0b      	ldr	r3, [pc, #44]	; (8006ad4 <prvAddNewTaskToReadyList+0xd0>)
 8006aa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006aaa:	601a      	str	r2, [r3, #0]
 8006aac:	f3bf 8f4f 	dsb	sy
 8006ab0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ab4:	bf00      	nop
 8006ab6:	3708      	adds	r7, #8
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	200003f0 	.word	0x200003f0
 8006ac0:	200002f0 	.word	0x200002f0
 8006ac4:	200003fc 	.word	0x200003fc
 8006ac8:	2000040c 	.word	0x2000040c
 8006acc:	200003f8 	.word	0x200003f8
 8006ad0:	200002f4 	.word	0x200002f4
 8006ad4:	e000ed04 	.word	0xe000ed04

08006ad8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d016      	beq.n	8006b18 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006aea:	4b13      	ldr	r3, [pc, #76]	; (8006b38 <vTaskDelay+0x60>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d009      	beq.n	8006b06 <vTaskDelay+0x2e>
 8006af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006af6:	f383 8811 	msr	BASEPRI, r3
 8006afa:	f3bf 8f6f 	isb	sy
 8006afe:	f3bf 8f4f 	dsb	sy
 8006b02:	60bb      	str	r3, [r7, #8]
 8006b04:	e7fe      	b.n	8006b04 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8006b06:	f000 f879 	bl	8006bfc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b0a:	2100      	movs	r1, #0
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f000 fb03 	bl	8007118 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006b12:	f000 f881 	bl	8006c18 <xTaskResumeAll>
 8006b16:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d107      	bne.n	8006b2e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8006b1e:	4b07      	ldr	r3, [pc, #28]	; (8006b3c <vTaskDelay+0x64>)
 8006b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b24:	601a      	str	r2, [r3, #0]
 8006b26:	f3bf 8f4f 	dsb	sy
 8006b2a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006b2e:	bf00      	nop
 8006b30:	3710      	adds	r7, #16
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}
 8006b36:	bf00      	nop
 8006b38:	20000418 	.word	0x20000418
 8006b3c:	e000ed04 	.word	0xe000ed04

08006b40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b08a      	sub	sp, #40	; 0x28
 8006b44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006b46:	2300      	movs	r3, #0
 8006b48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006b4e:	463a      	mov	r2, r7
 8006b50:	1d39      	adds	r1, r7, #4
 8006b52:	f107 0308 	add.w	r3, r7, #8
 8006b56:	4618      	mov	r0, r3
 8006b58:	f7fb fae6 	bl	8002128 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006b5c:	6839      	ldr	r1, [r7, #0]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	68ba      	ldr	r2, [r7, #8]
 8006b62:	9202      	str	r2, [sp, #8]
 8006b64:	9301      	str	r3, [sp, #4]
 8006b66:	2300      	movs	r3, #0
 8006b68:	9300      	str	r3, [sp, #0]
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	460a      	mov	r2, r1
 8006b6e:	491d      	ldr	r1, [pc, #116]	; (8006be4 <vTaskStartScheduler+0xa4>)
 8006b70:	481d      	ldr	r0, [pc, #116]	; (8006be8 <vTaskStartScheduler+0xa8>)
 8006b72:	f7ff fe22 	bl	80067ba <xTaskCreateStatic>
 8006b76:	4602      	mov	r2, r0
 8006b78:	4b1c      	ldr	r3, [pc, #112]	; (8006bec <vTaskStartScheduler+0xac>)
 8006b7a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006b7c:	4b1b      	ldr	r3, [pc, #108]	; (8006bec <vTaskStartScheduler+0xac>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d002      	beq.n	8006b8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006b84:	2301      	movs	r3, #1
 8006b86:	617b      	str	r3, [r7, #20]
 8006b88:	e001      	b.n	8006b8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d115      	bne.n	8006bc0 <vTaskStartScheduler+0x80>
 8006b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b98:	f383 8811 	msr	BASEPRI, r3
 8006b9c:	f3bf 8f6f 	isb	sy
 8006ba0:	f3bf 8f4f 	dsb	sy
 8006ba4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006ba6:	4b12      	ldr	r3, [pc, #72]	; (8006bf0 <vTaskStartScheduler+0xb0>)
 8006ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8006bac:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006bae:	4b11      	ldr	r3, [pc, #68]	; (8006bf4 <vTaskStartScheduler+0xb4>)
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006bb4:	4b10      	ldr	r3, [pc, #64]	; (8006bf8 <vTaskStartScheduler+0xb8>)
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006bba:	f000 fb99 	bl	80072f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006bbe:	e00d      	b.n	8006bdc <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bc6:	d109      	bne.n	8006bdc <vTaskStartScheduler+0x9c>
 8006bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bcc:	f383 8811 	msr	BASEPRI, r3
 8006bd0:	f3bf 8f6f 	isb	sy
 8006bd4:	f3bf 8f4f 	dsb	sy
 8006bd8:	60fb      	str	r3, [r7, #12]
 8006bda:	e7fe      	b.n	8006bda <vTaskStartScheduler+0x9a>
}
 8006bdc:	bf00      	nop
 8006bde:	3718      	adds	r7, #24
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}
 8006be4:	08009b88 	.word	0x08009b88
 8006be8:	08006f75 	.word	0x08006f75
 8006bec:	20000414 	.word	0x20000414
 8006bf0:	20000410 	.word	0x20000410
 8006bf4:	200003fc 	.word	0x200003fc
 8006bf8:	200003f4 	.word	0x200003f4

08006bfc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006c00:	4b04      	ldr	r3, [pc, #16]	; (8006c14 <vTaskSuspendAll+0x18>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	3301      	adds	r3, #1
 8006c06:	4a03      	ldr	r2, [pc, #12]	; (8006c14 <vTaskSuspendAll+0x18>)
 8006c08:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8006c0a:	bf00      	nop
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr
 8006c14:	20000418 	.word	0x20000418

08006c18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006c22:	2300      	movs	r3, #0
 8006c24:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006c26:	4b41      	ldr	r3, [pc, #260]	; (8006d2c <xTaskResumeAll+0x114>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d109      	bne.n	8006c42 <xTaskResumeAll+0x2a>
 8006c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c32:	f383 8811 	msr	BASEPRI, r3
 8006c36:	f3bf 8f6f 	isb	sy
 8006c3a:	f3bf 8f4f 	dsb	sy
 8006c3e:	603b      	str	r3, [r7, #0]
 8006c40:	e7fe      	b.n	8006c40 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006c42:	f000 fbf3 	bl	800742c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006c46:	4b39      	ldr	r3, [pc, #228]	; (8006d2c <xTaskResumeAll+0x114>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	4a37      	ldr	r2, [pc, #220]	; (8006d2c <xTaskResumeAll+0x114>)
 8006c4e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c50:	4b36      	ldr	r3, [pc, #216]	; (8006d2c <xTaskResumeAll+0x114>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d161      	bne.n	8006d1c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006c58:	4b35      	ldr	r3, [pc, #212]	; (8006d30 <xTaskResumeAll+0x118>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d05d      	beq.n	8006d1c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c60:	e02e      	b.n	8006cc0 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c62:	4b34      	ldr	r3, [pc, #208]	; (8006d34 <xTaskResumeAll+0x11c>)
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	68db      	ldr	r3, [r3, #12]
 8006c68:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	3318      	adds	r3, #24
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f7ff fd79 	bl	8006766 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	3304      	adds	r3, #4
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7ff fd74 	bl	8006766 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c82:	2201      	movs	r2, #1
 8006c84:	409a      	lsls	r2, r3
 8006c86:	4b2c      	ldr	r3, [pc, #176]	; (8006d38 <xTaskResumeAll+0x120>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	4a2a      	ldr	r2, [pc, #168]	; (8006d38 <xTaskResumeAll+0x120>)
 8006c8e:	6013      	str	r3, [r2, #0]
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c94:	4613      	mov	r3, r2
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	4413      	add	r3, r2
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	4a27      	ldr	r2, [pc, #156]	; (8006d3c <xTaskResumeAll+0x124>)
 8006c9e:	441a      	add	r2, r3
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	3304      	adds	r3, #4
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	4610      	mov	r0, r2
 8006ca8:	f7ff fd00 	bl	80066ac <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cb0:	4b23      	ldr	r3, [pc, #140]	; (8006d40 <xTaskResumeAll+0x128>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d302      	bcc.n	8006cc0 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8006cba:	4b22      	ldr	r3, [pc, #136]	; (8006d44 <xTaskResumeAll+0x12c>)
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006cc0:	4b1c      	ldr	r3, [pc, #112]	; (8006d34 <xTaskResumeAll+0x11c>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d1cc      	bne.n	8006c62 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d001      	beq.n	8006cd2 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006cce:	f000 fa03 	bl	80070d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006cd2:	4b1d      	ldr	r3, [pc, #116]	; (8006d48 <xTaskResumeAll+0x130>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d010      	beq.n	8006d00 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006cde:	f000 f837 	bl	8006d50 <xTaskIncrementTick>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d002      	beq.n	8006cee <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8006ce8:	4b16      	ldr	r3, [pc, #88]	; (8006d44 <xTaskResumeAll+0x12c>)
 8006cea:	2201      	movs	r2, #1
 8006cec:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	3b01      	subs	r3, #1
 8006cf2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d1f1      	bne.n	8006cde <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8006cfa:	4b13      	ldr	r3, [pc, #76]	; (8006d48 <xTaskResumeAll+0x130>)
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006d00:	4b10      	ldr	r3, [pc, #64]	; (8006d44 <xTaskResumeAll+0x12c>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d009      	beq.n	8006d1c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006d0c:	4b0f      	ldr	r3, [pc, #60]	; (8006d4c <xTaskResumeAll+0x134>)
 8006d0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d12:	601a      	str	r2, [r3, #0]
 8006d14:	f3bf 8f4f 	dsb	sy
 8006d18:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d1c:	f000 fbb4 	bl	8007488 <vPortExitCritical>

	return xAlreadyYielded;
 8006d20:	68bb      	ldr	r3, [r7, #8]
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3710      	adds	r7, #16
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
 8006d2a:	bf00      	nop
 8006d2c:	20000418 	.word	0x20000418
 8006d30:	200003f0 	.word	0x200003f0
 8006d34:	200003b0 	.word	0x200003b0
 8006d38:	200003f8 	.word	0x200003f8
 8006d3c:	200002f4 	.word	0x200002f4
 8006d40:	200002f0 	.word	0x200002f0
 8006d44:	20000404 	.word	0x20000404
 8006d48:	20000400 	.word	0x20000400
 8006d4c:	e000ed04 	.word	0xe000ed04

08006d50 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b086      	sub	sp, #24
 8006d54:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006d56:	2300      	movs	r3, #0
 8006d58:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d5a:	4b4e      	ldr	r3, [pc, #312]	; (8006e94 <xTaskIncrementTick+0x144>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	f040 8087 	bne.w	8006e72 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006d64:	4b4c      	ldr	r3, [pc, #304]	; (8006e98 <xTaskIncrementTick+0x148>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006d6c:	4a4a      	ldr	r2, [pc, #296]	; (8006e98 <xTaskIncrementTick+0x148>)
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d11f      	bne.n	8006db8 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8006d78:	4b48      	ldr	r3, [pc, #288]	; (8006e9c <xTaskIncrementTick+0x14c>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d009      	beq.n	8006d96 <xTaskIncrementTick+0x46>
 8006d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d86:	f383 8811 	msr	BASEPRI, r3
 8006d8a:	f3bf 8f6f 	isb	sy
 8006d8e:	f3bf 8f4f 	dsb	sy
 8006d92:	603b      	str	r3, [r7, #0]
 8006d94:	e7fe      	b.n	8006d94 <xTaskIncrementTick+0x44>
 8006d96:	4b41      	ldr	r3, [pc, #260]	; (8006e9c <xTaskIncrementTick+0x14c>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	60fb      	str	r3, [r7, #12]
 8006d9c:	4b40      	ldr	r3, [pc, #256]	; (8006ea0 <xTaskIncrementTick+0x150>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a3e      	ldr	r2, [pc, #248]	; (8006e9c <xTaskIncrementTick+0x14c>)
 8006da2:	6013      	str	r3, [r2, #0]
 8006da4:	4a3e      	ldr	r2, [pc, #248]	; (8006ea0 <xTaskIncrementTick+0x150>)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	6013      	str	r3, [r2, #0]
 8006daa:	4b3e      	ldr	r3, [pc, #248]	; (8006ea4 <xTaskIncrementTick+0x154>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	3301      	adds	r3, #1
 8006db0:	4a3c      	ldr	r2, [pc, #240]	; (8006ea4 <xTaskIncrementTick+0x154>)
 8006db2:	6013      	str	r3, [r2, #0]
 8006db4:	f000 f990 	bl	80070d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006db8:	4b3b      	ldr	r3, [pc, #236]	; (8006ea8 <xTaskIncrementTick+0x158>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	693a      	ldr	r2, [r7, #16]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d348      	bcc.n	8006e54 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006dc2:	4b36      	ldr	r3, [pc, #216]	; (8006e9c <xTaskIncrementTick+0x14c>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d104      	bne.n	8006dd6 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dcc:	4b36      	ldr	r3, [pc, #216]	; (8006ea8 <xTaskIncrementTick+0x158>)
 8006dce:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd2:	601a      	str	r2, [r3, #0]
					break;
 8006dd4:	e03e      	b.n	8006e54 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dd6:	4b31      	ldr	r3, [pc, #196]	; (8006e9c <xTaskIncrementTick+0x14c>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	429a      	cmp	r2, r3
 8006dec:	d203      	bcs.n	8006df6 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006dee:	4a2e      	ldr	r2, [pc, #184]	; (8006ea8 <xTaskIncrementTick+0x158>)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006df4:	e02e      	b.n	8006e54 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	3304      	adds	r3, #4
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f7ff fcb3 	bl	8006766 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d004      	beq.n	8006e12 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	3318      	adds	r3, #24
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f7ff fcaa 	bl	8006766 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e16:	2201      	movs	r2, #1
 8006e18:	409a      	lsls	r2, r3
 8006e1a:	4b24      	ldr	r3, [pc, #144]	; (8006eac <xTaskIncrementTick+0x15c>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	4a22      	ldr	r2, [pc, #136]	; (8006eac <xTaskIncrementTick+0x15c>)
 8006e22:	6013      	str	r3, [r2, #0]
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e28:	4613      	mov	r3, r2
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	4413      	add	r3, r2
 8006e2e:	009b      	lsls	r3, r3, #2
 8006e30:	4a1f      	ldr	r2, [pc, #124]	; (8006eb0 <xTaskIncrementTick+0x160>)
 8006e32:	441a      	add	r2, r3
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	3304      	adds	r3, #4
 8006e38:	4619      	mov	r1, r3
 8006e3a:	4610      	mov	r0, r2
 8006e3c:	f7ff fc36 	bl	80066ac <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e44:	4b1b      	ldr	r3, [pc, #108]	; (8006eb4 <xTaskIncrementTick+0x164>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e4a:	429a      	cmp	r2, r3
 8006e4c:	d3b9      	bcc.n	8006dc2 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e52:	e7b6      	b.n	8006dc2 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006e54:	4b17      	ldr	r3, [pc, #92]	; (8006eb4 <xTaskIncrementTick+0x164>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e5a:	4915      	ldr	r1, [pc, #84]	; (8006eb0 <xTaskIncrementTick+0x160>)
 8006e5c:	4613      	mov	r3, r2
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	4413      	add	r3, r2
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	440b      	add	r3, r1
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d907      	bls.n	8006e7c <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	617b      	str	r3, [r7, #20]
 8006e70:	e004      	b.n	8006e7c <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006e72:	4b11      	ldr	r3, [pc, #68]	; (8006eb8 <xTaskIncrementTick+0x168>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	3301      	adds	r3, #1
 8006e78:	4a0f      	ldr	r2, [pc, #60]	; (8006eb8 <xTaskIncrementTick+0x168>)
 8006e7a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006e7c:	4b0f      	ldr	r3, [pc, #60]	; (8006ebc <xTaskIncrementTick+0x16c>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d001      	beq.n	8006e88 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8006e84:	2301      	movs	r3, #1
 8006e86:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006e88:	697b      	ldr	r3, [r7, #20]
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3718      	adds	r7, #24
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	bf00      	nop
 8006e94:	20000418 	.word	0x20000418
 8006e98:	200003f4 	.word	0x200003f4
 8006e9c:	200003a8 	.word	0x200003a8
 8006ea0:	200003ac 	.word	0x200003ac
 8006ea4:	20000408 	.word	0x20000408
 8006ea8:	20000410 	.word	0x20000410
 8006eac:	200003f8 	.word	0x200003f8
 8006eb0:	200002f4 	.word	0x200002f4
 8006eb4:	200002f0 	.word	0x200002f0
 8006eb8:	20000400 	.word	0x20000400
 8006ebc:	20000404 	.word	0x20000404

08006ec0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b087      	sub	sp, #28
 8006ec4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006ec6:	4b26      	ldr	r3, [pc, #152]	; (8006f60 <vTaskSwitchContext+0xa0>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d003      	beq.n	8006ed6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006ece:	4b25      	ldr	r3, [pc, #148]	; (8006f64 <vTaskSwitchContext+0xa4>)
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006ed4:	e03e      	b.n	8006f54 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8006ed6:	4b23      	ldr	r3, [pc, #140]	; (8006f64 <vTaskSwitchContext+0xa4>)
 8006ed8:	2200      	movs	r2, #0
 8006eda:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006edc:	4b22      	ldr	r3, [pc, #136]	; (8006f68 <vTaskSwitchContext+0xa8>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	fab3 f383 	clz	r3, r3
 8006ee8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006eea:	7afb      	ldrb	r3, [r7, #11]
 8006eec:	f1c3 031f 	rsb	r3, r3, #31
 8006ef0:	617b      	str	r3, [r7, #20]
 8006ef2:	491e      	ldr	r1, [pc, #120]	; (8006f6c <vTaskSwitchContext+0xac>)
 8006ef4:	697a      	ldr	r2, [r7, #20]
 8006ef6:	4613      	mov	r3, r2
 8006ef8:	009b      	lsls	r3, r3, #2
 8006efa:	4413      	add	r3, r2
 8006efc:	009b      	lsls	r3, r3, #2
 8006efe:	440b      	add	r3, r1
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d109      	bne.n	8006f1a <vTaskSwitchContext+0x5a>
	__asm volatile
 8006f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f0a:	f383 8811 	msr	BASEPRI, r3
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	f3bf 8f4f 	dsb	sy
 8006f16:	607b      	str	r3, [r7, #4]
 8006f18:	e7fe      	b.n	8006f18 <vTaskSwitchContext+0x58>
 8006f1a:	697a      	ldr	r2, [r7, #20]
 8006f1c:	4613      	mov	r3, r2
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	4413      	add	r3, r2
 8006f22:	009b      	lsls	r3, r3, #2
 8006f24:	4a11      	ldr	r2, [pc, #68]	; (8006f6c <vTaskSwitchContext+0xac>)
 8006f26:	4413      	add	r3, r2
 8006f28:	613b      	str	r3, [r7, #16]
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	685a      	ldr	r2, [r3, #4]
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	605a      	str	r2, [r3, #4]
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	685a      	ldr	r2, [r3, #4]
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	3308      	adds	r3, #8
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	d104      	bne.n	8006f4a <vTaskSwitchContext+0x8a>
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	685a      	ldr	r2, [r3, #4]
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	605a      	str	r2, [r3, #4]
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	4a07      	ldr	r2, [pc, #28]	; (8006f70 <vTaskSwitchContext+0xb0>)
 8006f52:	6013      	str	r3, [r2, #0]
}
 8006f54:	bf00      	nop
 8006f56:	371c      	adds	r7, #28
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr
 8006f60:	20000418 	.word	0x20000418
 8006f64:	20000404 	.word	0x20000404
 8006f68:	200003f8 	.word	0x200003f8
 8006f6c:	200002f4 	.word	0x200002f4
 8006f70:	200002f0 	.word	0x200002f0

08006f74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b082      	sub	sp, #8
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006f7c:	f000 f852 	bl	8007024 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006f80:	4b06      	ldr	r3, [pc, #24]	; (8006f9c <prvIdleTask+0x28>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d9f9      	bls.n	8006f7c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006f88:	4b05      	ldr	r3, [pc, #20]	; (8006fa0 <prvIdleTask+0x2c>)
 8006f8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f8e:	601a      	str	r2, [r3, #0]
 8006f90:	f3bf 8f4f 	dsb	sy
 8006f94:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006f98:	e7f0      	b.n	8006f7c <prvIdleTask+0x8>
 8006f9a:	bf00      	nop
 8006f9c:	200002f4 	.word	0x200002f4
 8006fa0:	e000ed04 	.word	0xe000ed04

08006fa4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b082      	sub	sp, #8
 8006fa8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006faa:	2300      	movs	r3, #0
 8006fac:	607b      	str	r3, [r7, #4]
 8006fae:	e00c      	b.n	8006fca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	4613      	mov	r3, r2
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	4413      	add	r3, r2
 8006fb8:	009b      	lsls	r3, r3, #2
 8006fba:	4a12      	ldr	r2, [pc, #72]	; (8007004 <prvInitialiseTaskLists+0x60>)
 8006fbc:	4413      	add	r3, r2
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f7ff fb47 	bl	8006652 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	607b      	str	r3, [r7, #4]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2b06      	cmp	r3, #6
 8006fce:	d9ef      	bls.n	8006fb0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006fd0:	480d      	ldr	r0, [pc, #52]	; (8007008 <prvInitialiseTaskLists+0x64>)
 8006fd2:	f7ff fb3e 	bl	8006652 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006fd6:	480d      	ldr	r0, [pc, #52]	; (800700c <prvInitialiseTaskLists+0x68>)
 8006fd8:	f7ff fb3b 	bl	8006652 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006fdc:	480c      	ldr	r0, [pc, #48]	; (8007010 <prvInitialiseTaskLists+0x6c>)
 8006fde:	f7ff fb38 	bl	8006652 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006fe2:	480c      	ldr	r0, [pc, #48]	; (8007014 <prvInitialiseTaskLists+0x70>)
 8006fe4:	f7ff fb35 	bl	8006652 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006fe8:	480b      	ldr	r0, [pc, #44]	; (8007018 <prvInitialiseTaskLists+0x74>)
 8006fea:	f7ff fb32 	bl	8006652 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006fee:	4b0b      	ldr	r3, [pc, #44]	; (800701c <prvInitialiseTaskLists+0x78>)
 8006ff0:	4a05      	ldr	r2, [pc, #20]	; (8007008 <prvInitialiseTaskLists+0x64>)
 8006ff2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006ff4:	4b0a      	ldr	r3, [pc, #40]	; (8007020 <prvInitialiseTaskLists+0x7c>)
 8006ff6:	4a05      	ldr	r2, [pc, #20]	; (800700c <prvInitialiseTaskLists+0x68>)
 8006ff8:	601a      	str	r2, [r3, #0]
}
 8006ffa:	bf00      	nop
 8006ffc:	3708      	adds	r7, #8
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	200002f4 	.word	0x200002f4
 8007008:	20000380 	.word	0x20000380
 800700c:	20000394 	.word	0x20000394
 8007010:	200003b0 	.word	0x200003b0
 8007014:	200003c4 	.word	0x200003c4
 8007018:	200003dc 	.word	0x200003dc
 800701c:	200003a8 	.word	0x200003a8
 8007020:	200003ac 	.word	0x200003ac

08007024 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b082      	sub	sp, #8
 8007028:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800702a:	e019      	b.n	8007060 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800702c:	f000 f9fe 	bl	800742c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007030:	4b0f      	ldr	r3, [pc, #60]	; (8007070 <prvCheckTasksWaitingTermination+0x4c>)
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	3304      	adds	r3, #4
 800703c:	4618      	mov	r0, r3
 800703e:	f7ff fb92 	bl	8006766 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007042:	4b0c      	ldr	r3, [pc, #48]	; (8007074 <prvCheckTasksWaitingTermination+0x50>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	3b01      	subs	r3, #1
 8007048:	4a0a      	ldr	r2, [pc, #40]	; (8007074 <prvCheckTasksWaitingTermination+0x50>)
 800704a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800704c:	4b0a      	ldr	r3, [pc, #40]	; (8007078 <prvCheckTasksWaitingTermination+0x54>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	3b01      	subs	r3, #1
 8007052:	4a09      	ldr	r2, [pc, #36]	; (8007078 <prvCheckTasksWaitingTermination+0x54>)
 8007054:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007056:	f000 fa17 	bl	8007488 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f000 f80e 	bl	800707c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007060:	4b05      	ldr	r3, [pc, #20]	; (8007078 <prvCheckTasksWaitingTermination+0x54>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1e1      	bne.n	800702c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007068:	bf00      	nop
 800706a:	3708      	adds	r7, #8
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}
 8007070:	200003c4 	.word	0x200003c4
 8007074:	200003f0 	.word	0x200003f0
 8007078:	200003d8 	.word	0x200003d8

0800707c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800707c:	b580      	push	{r7, lr}
 800707e:	b084      	sub	sp, #16
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800708a:	2b00      	cmp	r3, #0
 800708c:	d108      	bne.n	80070a0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007092:	4618      	mov	r0, r3
 8007094:	f000 fb68 	bl	8007768 <vPortFree>
				vPortFree( pxTCB );
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f000 fb65 	bl	8007768 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800709e:	e017      	b.n	80070d0 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d103      	bne.n	80070b2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 fb5c 	bl	8007768 <vPortFree>
	}
 80070b0:	e00e      	b.n	80070d0 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070b8:	2b02      	cmp	r3, #2
 80070ba:	d009      	beq.n	80070d0 <prvDeleteTCB+0x54>
 80070bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070c0:	f383 8811 	msr	BASEPRI, r3
 80070c4:	f3bf 8f6f 	isb	sy
 80070c8:	f3bf 8f4f 	dsb	sy
 80070cc:	60fb      	str	r3, [r7, #12]
 80070ce:	e7fe      	b.n	80070ce <prvDeleteTCB+0x52>
	}
 80070d0:	bf00      	nop
 80070d2:	3710      	adds	r7, #16
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80070d8:	b480      	push	{r7}
 80070da:	b083      	sub	sp, #12
 80070dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070de:	4b0c      	ldr	r3, [pc, #48]	; (8007110 <prvResetNextTaskUnblockTime+0x38>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d104      	bne.n	80070f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80070e8:	4b0a      	ldr	r3, [pc, #40]	; (8007114 <prvResetNextTaskUnblockTime+0x3c>)
 80070ea:	f04f 32ff 	mov.w	r2, #4294967295
 80070ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80070f0:	e008      	b.n	8007104 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070f2:	4b07      	ldr	r3, [pc, #28]	; (8007110 <prvResetNextTaskUnblockTime+0x38>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	4a04      	ldr	r2, [pc, #16]	; (8007114 <prvResetNextTaskUnblockTime+0x3c>)
 8007102:	6013      	str	r3, [r2, #0]
}
 8007104:	bf00      	nop
 8007106:	370c      	adds	r7, #12
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr
 8007110:	200003a8 	.word	0x200003a8
 8007114:	20000410 	.word	0x20000410

08007118 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b084      	sub	sp, #16
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007122:	4b29      	ldr	r3, [pc, #164]	; (80071c8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007128:	4b28      	ldr	r3, [pc, #160]	; (80071cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	3304      	adds	r3, #4
 800712e:	4618      	mov	r0, r3
 8007130:	f7ff fb19 	bl	8006766 <uxListRemove>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	d10b      	bne.n	8007152 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800713a:	4b24      	ldr	r3, [pc, #144]	; (80071cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007140:	2201      	movs	r2, #1
 8007142:	fa02 f303 	lsl.w	r3, r2, r3
 8007146:	43da      	mvns	r2, r3
 8007148:	4b21      	ldr	r3, [pc, #132]	; (80071d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4013      	ands	r3, r2
 800714e:	4a20      	ldr	r2, [pc, #128]	; (80071d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007150:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007158:	d10a      	bne.n	8007170 <prvAddCurrentTaskToDelayedList+0x58>
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d007      	beq.n	8007170 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007160:	4b1a      	ldr	r3, [pc, #104]	; (80071cc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	3304      	adds	r3, #4
 8007166:	4619      	mov	r1, r3
 8007168:	481a      	ldr	r0, [pc, #104]	; (80071d4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800716a:	f7ff fa9f 	bl	80066ac <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800716e:	e026      	b.n	80071be <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007170:	68fa      	ldr	r2, [r7, #12]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4413      	add	r3, r2
 8007176:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007178:	4b14      	ldr	r3, [pc, #80]	; (80071cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	68ba      	ldr	r2, [r7, #8]
 800717e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007180:	68ba      	ldr	r2, [r7, #8]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	429a      	cmp	r2, r3
 8007186:	d209      	bcs.n	800719c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007188:	4b13      	ldr	r3, [pc, #76]	; (80071d8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	4b0f      	ldr	r3, [pc, #60]	; (80071cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	3304      	adds	r3, #4
 8007192:	4619      	mov	r1, r3
 8007194:	4610      	mov	r0, r2
 8007196:	f7ff faad 	bl	80066f4 <vListInsert>
}
 800719a:	e010      	b.n	80071be <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800719c:	4b0f      	ldr	r3, [pc, #60]	; (80071dc <prvAddCurrentTaskToDelayedList+0xc4>)
 800719e:	681a      	ldr	r2, [r3, #0]
 80071a0:	4b0a      	ldr	r3, [pc, #40]	; (80071cc <prvAddCurrentTaskToDelayedList+0xb4>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	3304      	adds	r3, #4
 80071a6:	4619      	mov	r1, r3
 80071a8:	4610      	mov	r0, r2
 80071aa:	f7ff faa3 	bl	80066f4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80071ae:	4b0c      	ldr	r3, [pc, #48]	; (80071e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68ba      	ldr	r2, [r7, #8]
 80071b4:	429a      	cmp	r2, r3
 80071b6:	d202      	bcs.n	80071be <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80071b8:	4a09      	ldr	r2, [pc, #36]	; (80071e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	6013      	str	r3, [r2, #0]
}
 80071be:	bf00      	nop
 80071c0:	3710      	adds	r7, #16
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
 80071c6:	bf00      	nop
 80071c8:	200003f4 	.word	0x200003f4
 80071cc:	200002f0 	.word	0x200002f0
 80071d0:	200003f8 	.word	0x200003f8
 80071d4:	200003dc 	.word	0x200003dc
 80071d8:	200003ac 	.word	0x200003ac
 80071dc:	200003a8 	.word	0x200003a8
 80071e0:	20000410 	.word	0x20000410

080071e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80071e4:	b480      	push	{r7}
 80071e6:	b085      	sub	sp, #20
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	60b9      	str	r1, [r7, #8]
 80071ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	3b04      	subs	r3, #4
 80071f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80071fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	3b04      	subs	r3, #4
 8007202:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	f023 0201 	bic.w	r2, r3, #1
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	3b04      	subs	r3, #4
 8007212:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007214:	4a0c      	ldr	r2, [pc, #48]	; (8007248 <pxPortInitialiseStack+0x64>)
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	3b14      	subs	r3, #20
 800721e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007220:	687a      	ldr	r2, [r7, #4]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	3b04      	subs	r3, #4
 800722a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f06f 0202 	mvn.w	r2, #2
 8007232:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	3b20      	subs	r3, #32
 8007238:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800723a:	68fb      	ldr	r3, [r7, #12]
}
 800723c:	4618      	mov	r0, r3
 800723e:	3714      	adds	r7, #20
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr
 8007248:	0800724d 	.word	0x0800724d

0800724c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800724c:	b480      	push	{r7}
 800724e:	b085      	sub	sp, #20
 8007250:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007252:	2300      	movs	r3, #0
 8007254:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007256:	4b11      	ldr	r3, [pc, #68]	; (800729c <prvTaskExitError+0x50>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800725e:	d009      	beq.n	8007274 <prvTaskExitError+0x28>
 8007260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007264:	f383 8811 	msr	BASEPRI, r3
 8007268:	f3bf 8f6f 	isb	sy
 800726c:	f3bf 8f4f 	dsb	sy
 8007270:	60fb      	str	r3, [r7, #12]
 8007272:	e7fe      	b.n	8007272 <prvTaskExitError+0x26>
 8007274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007278:	f383 8811 	msr	BASEPRI, r3
 800727c:	f3bf 8f6f 	isb	sy
 8007280:	f3bf 8f4f 	dsb	sy
 8007284:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007286:	bf00      	nop
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d0fc      	beq.n	8007288 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800728e:	bf00      	nop
 8007290:	3714      	adds	r7, #20
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr
 800729a:	bf00      	nop
 800729c:	2000000c 	.word	0x2000000c

080072a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80072a0:	4b07      	ldr	r3, [pc, #28]	; (80072c0 <pxCurrentTCBConst2>)
 80072a2:	6819      	ldr	r1, [r3, #0]
 80072a4:	6808      	ldr	r0, [r1, #0]
 80072a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072aa:	f380 8809 	msr	PSP, r0
 80072ae:	f3bf 8f6f 	isb	sy
 80072b2:	f04f 0000 	mov.w	r0, #0
 80072b6:	f380 8811 	msr	BASEPRI, r0
 80072ba:	4770      	bx	lr
 80072bc:	f3af 8000 	nop.w

080072c0 <pxCurrentTCBConst2>:
 80072c0:	200002f0 	.word	0x200002f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80072c4:	bf00      	nop
 80072c6:	bf00      	nop

080072c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80072c8:	4808      	ldr	r0, [pc, #32]	; (80072ec <prvPortStartFirstTask+0x24>)
 80072ca:	6800      	ldr	r0, [r0, #0]
 80072cc:	6800      	ldr	r0, [r0, #0]
 80072ce:	f380 8808 	msr	MSP, r0
 80072d2:	f04f 0000 	mov.w	r0, #0
 80072d6:	f380 8814 	msr	CONTROL, r0
 80072da:	b662      	cpsie	i
 80072dc:	b661      	cpsie	f
 80072de:	f3bf 8f4f 	dsb	sy
 80072e2:	f3bf 8f6f 	isb	sy
 80072e6:	df00      	svc	0
 80072e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80072ea:	bf00      	nop
 80072ec:	e000ed08 	.word	0xe000ed08

080072f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b086      	sub	sp, #24
 80072f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80072f6:	4b44      	ldr	r3, [pc, #272]	; (8007408 <xPortStartScheduler+0x118>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a44      	ldr	r2, [pc, #272]	; (800740c <xPortStartScheduler+0x11c>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d109      	bne.n	8007314 <xPortStartScheduler+0x24>
 8007300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007304:	f383 8811 	msr	BASEPRI, r3
 8007308:	f3bf 8f6f 	isb	sy
 800730c:	f3bf 8f4f 	dsb	sy
 8007310:	613b      	str	r3, [r7, #16]
 8007312:	e7fe      	b.n	8007312 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007314:	4b3c      	ldr	r3, [pc, #240]	; (8007408 <xPortStartScheduler+0x118>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a3d      	ldr	r2, [pc, #244]	; (8007410 <xPortStartScheduler+0x120>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d109      	bne.n	8007332 <xPortStartScheduler+0x42>
 800731e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007322:	f383 8811 	msr	BASEPRI, r3
 8007326:	f3bf 8f6f 	isb	sy
 800732a:	f3bf 8f4f 	dsb	sy
 800732e:	60fb      	str	r3, [r7, #12]
 8007330:	e7fe      	b.n	8007330 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007332:	4b38      	ldr	r3, [pc, #224]	; (8007414 <xPortStartScheduler+0x124>)
 8007334:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	b2db      	uxtb	r3, r3
 800733c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	22ff      	movs	r2, #255	; 0xff
 8007342:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	781b      	ldrb	r3, [r3, #0]
 8007348:	b2db      	uxtb	r3, r3
 800734a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800734c:	78fb      	ldrb	r3, [r7, #3]
 800734e:	b2db      	uxtb	r3, r3
 8007350:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007354:	b2da      	uxtb	r2, r3
 8007356:	4b30      	ldr	r3, [pc, #192]	; (8007418 <xPortStartScheduler+0x128>)
 8007358:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800735a:	4b30      	ldr	r3, [pc, #192]	; (800741c <xPortStartScheduler+0x12c>)
 800735c:	2207      	movs	r2, #7
 800735e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007360:	e009      	b.n	8007376 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8007362:	4b2e      	ldr	r3, [pc, #184]	; (800741c <xPortStartScheduler+0x12c>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	3b01      	subs	r3, #1
 8007368:	4a2c      	ldr	r2, [pc, #176]	; (800741c <xPortStartScheduler+0x12c>)
 800736a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800736c:	78fb      	ldrb	r3, [r7, #3]
 800736e:	b2db      	uxtb	r3, r3
 8007370:	005b      	lsls	r3, r3, #1
 8007372:	b2db      	uxtb	r3, r3
 8007374:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007376:	78fb      	ldrb	r3, [r7, #3]
 8007378:	b2db      	uxtb	r3, r3
 800737a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800737e:	2b80      	cmp	r3, #128	; 0x80
 8007380:	d0ef      	beq.n	8007362 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007382:	4b26      	ldr	r3, [pc, #152]	; (800741c <xPortStartScheduler+0x12c>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f1c3 0307 	rsb	r3, r3, #7
 800738a:	2b04      	cmp	r3, #4
 800738c:	d009      	beq.n	80073a2 <xPortStartScheduler+0xb2>
 800738e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007392:	f383 8811 	msr	BASEPRI, r3
 8007396:	f3bf 8f6f 	isb	sy
 800739a:	f3bf 8f4f 	dsb	sy
 800739e:	60bb      	str	r3, [r7, #8]
 80073a0:	e7fe      	b.n	80073a0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80073a2:	4b1e      	ldr	r3, [pc, #120]	; (800741c <xPortStartScheduler+0x12c>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	021b      	lsls	r3, r3, #8
 80073a8:	4a1c      	ldr	r2, [pc, #112]	; (800741c <xPortStartScheduler+0x12c>)
 80073aa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80073ac:	4b1b      	ldr	r3, [pc, #108]	; (800741c <xPortStartScheduler+0x12c>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80073b4:	4a19      	ldr	r2, [pc, #100]	; (800741c <xPortStartScheduler+0x12c>)
 80073b6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	b2da      	uxtb	r2, r3
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80073c0:	4b17      	ldr	r3, [pc, #92]	; (8007420 <xPortStartScheduler+0x130>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a16      	ldr	r2, [pc, #88]	; (8007420 <xPortStartScheduler+0x130>)
 80073c6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80073ca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80073cc:	4b14      	ldr	r3, [pc, #80]	; (8007420 <xPortStartScheduler+0x130>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a13      	ldr	r2, [pc, #76]	; (8007420 <xPortStartScheduler+0x130>)
 80073d2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80073d6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80073d8:	f000 f8d6 	bl	8007588 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80073dc:	4b11      	ldr	r3, [pc, #68]	; (8007424 <xPortStartScheduler+0x134>)
 80073de:	2200      	movs	r2, #0
 80073e0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80073e2:	f000 f8f5 	bl	80075d0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80073e6:	4b10      	ldr	r3, [pc, #64]	; (8007428 <xPortStartScheduler+0x138>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a0f      	ldr	r2, [pc, #60]	; (8007428 <xPortStartScheduler+0x138>)
 80073ec:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80073f0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80073f2:	f7ff ff69 	bl	80072c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80073f6:	f7ff fd63 	bl	8006ec0 <vTaskSwitchContext>
	prvTaskExitError();
 80073fa:	f7ff ff27 	bl	800724c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80073fe:	2300      	movs	r3, #0
}
 8007400:	4618      	mov	r0, r3
 8007402:	3718      	adds	r7, #24
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}
 8007408:	e000ed00 	.word	0xe000ed00
 800740c:	410fc271 	.word	0x410fc271
 8007410:	410fc270 	.word	0x410fc270
 8007414:	e000e400 	.word	0xe000e400
 8007418:	2000041c 	.word	0x2000041c
 800741c:	20000420 	.word	0x20000420
 8007420:	e000ed20 	.word	0xe000ed20
 8007424:	2000000c 	.word	0x2000000c
 8007428:	e000ef34 	.word	0xe000ef34

0800742c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007436:	f383 8811 	msr	BASEPRI, r3
 800743a:	f3bf 8f6f 	isb	sy
 800743e:	f3bf 8f4f 	dsb	sy
 8007442:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007444:	4b0e      	ldr	r3, [pc, #56]	; (8007480 <vPortEnterCritical+0x54>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	3301      	adds	r3, #1
 800744a:	4a0d      	ldr	r2, [pc, #52]	; (8007480 <vPortEnterCritical+0x54>)
 800744c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800744e:	4b0c      	ldr	r3, [pc, #48]	; (8007480 <vPortEnterCritical+0x54>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	2b01      	cmp	r3, #1
 8007454:	d10e      	bne.n	8007474 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007456:	4b0b      	ldr	r3, [pc, #44]	; (8007484 <vPortEnterCritical+0x58>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	b2db      	uxtb	r3, r3
 800745c:	2b00      	cmp	r3, #0
 800745e:	d009      	beq.n	8007474 <vPortEnterCritical+0x48>
 8007460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007464:	f383 8811 	msr	BASEPRI, r3
 8007468:	f3bf 8f6f 	isb	sy
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	603b      	str	r3, [r7, #0]
 8007472:	e7fe      	b.n	8007472 <vPortEnterCritical+0x46>
	}
}
 8007474:	bf00      	nop
 8007476:	370c      	adds	r7, #12
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr
 8007480:	2000000c 	.word	0x2000000c
 8007484:	e000ed04 	.word	0xe000ed04

08007488 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007488:	b480      	push	{r7}
 800748a:	b083      	sub	sp, #12
 800748c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800748e:	4b11      	ldr	r3, [pc, #68]	; (80074d4 <vPortExitCritical+0x4c>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d109      	bne.n	80074aa <vPortExitCritical+0x22>
 8007496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800749a:	f383 8811 	msr	BASEPRI, r3
 800749e:	f3bf 8f6f 	isb	sy
 80074a2:	f3bf 8f4f 	dsb	sy
 80074a6:	607b      	str	r3, [r7, #4]
 80074a8:	e7fe      	b.n	80074a8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80074aa:	4b0a      	ldr	r3, [pc, #40]	; (80074d4 <vPortExitCritical+0x4c>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	3b01      	subs	r3, #1
 80074b0:	4a08      	ldr	r2, [pc, #32]	; (80074d4 <vPortExitCritical+0x4c>)
 80074b2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80074b4:	4b07      	ldr	r3, [pc, #28]	; (80074d4 <vPortExitCritical+0x4c>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d104      	bne.n	80074c6 <vPortExitCritical+0x3e>
 80074bc:	2300      	movs	r3, #0
 80074be:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80074c6:	bf00      	nop
 80074c8:	370c      	adds	r7, #12
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop
 80074d4:	2000000c 	.word	0x2000000c
	...

080074e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80074e0:	f3ef 8009 	mrs	r0, PSP
 80074e4:	f3bf 8f6f 	isb	sy
 80074e8:	4b15      	ldr	r3, [pc, #84]	; (8007540 <pxCurrentTCBConst>)
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	f01e 0f10 	tst.w	lr, #16
 80074f0:	bf08      	it	eq
 80074f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80074f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074fa:	6010      	str	r0, [r2, #0]
 80074fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007500:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007504:	f380 8811 	msr	BASEPRI, r0
 8007508:	f3bf 8f4f 	dsb	sy
 800750c:	f3bf 8f6f 	isb	sy
 8007510:	f7ff fcd6 	bl	8006ec0 <vTaskSwitchContext>
 8007514:	f04f 0000 	mov.w	r0, #0
 8007518:	f380 8811 	msr	BASEPRI, r0
 800751c:	bc09      	pop	{r0, r3}
 800751e:	6819      	ldr	r1, [r3, #0]
 8007520:	6808      	ldr	r0, [r1, #0]
 8007522:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007526:	f01e 0f10 	tst.w	lr, #16
 800752a:	bf08      	it	eq
 800752c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007530:	f380 8809 	msr	PSP, r0
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop
 800753c:	f3af 8000 	nop.w

08007540 <pxCurrentTCBConst>:
 8007540:	200002f0 	.word	0x200002f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007544:	bf00      	nop
 8007546:	bf00      	nop

08007548 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b082      	sub	sp, #8
 800754c:	af00      	add	r7, sp, #0
	__asm volatile
 800754e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007552:	f383 8811 	msr	BASEPRI, r3
 8007556:	f3bf 8f6f 	isb	sy
 800755a:	f3bf 8f4f 	dsb	sy
 800755e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007560:	f7ff fbf6 	bl	8006d50 <xTaskIncrementTick>
 8007564:	4603      	mov	r3, r0
 8007566:	2b00      	cmp	r3, #0
 8007568:	d003      	beq.n	8007572 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800756a:	4b06      	ldr	r3, [pc, #24]	; (8007584 <SysTick_Handler+0x3c>)
 800756c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007570:	601a      	str	r2, [r3, #0]
 8007572:	2300      	movs	r3, #0
 8007574:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800757c:	bf00      	nop
 800757e:	3708      	adds	r7, #8
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}
 8007584:	e000ed04 	.word	0xe000ed04

08007588 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007588:	b480      	push	{r7}
 800758a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800758c:	4b0b      	ldr	r3, [pc, #44]	; (80075bc <vPortSetupTimerInterrupt+0x34>)
 800758e:	2200      	movs	r2, #0
 8007590:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007592:	4b0b      	ldr	r3, [pc, #44]	; (80075c0 <vPortSetupTimerInterrupt+0x38>)
 8007594:	2200      	movs	r2, #0
 8007596:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007598:	4b0a      	ldr	r3, [pc, #40]	; (80075c4 <vPortSetupTimerInterrupt+0x3c>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a0a      	ldr	r2, [pc, #40]	; (80075c8 <vPortSetupTimerInterrupt+0x40>)
 800759e:	fba2 2303 	umull	r2, r3, r2, r3
 80075a2:	099b      	lsrs	r3, r3, #6
 80075a4:	4a09      	ldr	r2, [pc, #36]	; (80075cc <vPortSetupTimerInterrupt+0x44>)
 80075a6:	3b01      	subs	r3, #1
 80075a8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80075aa:	4b04      	ldr	r3, [pc, #16]	; (80075bc <vPortSetupTimerInterrupt+0x34>)
 80075ac:	2207      	movs	r2, #7
 80075ae:	601a      	str	r2, [r3, #0]
}
 80075b0:	bf00      	nop
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr
 80075ba:	bf00      	nop
 80075bc:	e000e010 	.word	0xe000e010
 80075c0:	e000e018 	.word	0xe000e018
 80075c4:	20000000 	.word	0x20000000
 80075c8:	10624dd3 	.word	0x10624dd3
 80075cc:	e000e014 	.word	0xe000e014

080075d0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80075d0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80075e0 <vPortEnableVFP+0x10>
 80075d4:	6801      	ldr	r1, [r0, #0]
 80075d6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80075da:	6001      	str	r1, [r0, #0]
 80075dc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80075de:	bf00      	nop
 80075e0:	e000ed88 	.word	0xe000ed88

080075e4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b08a      	sub	sp, #40	; 0x28
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80075ec:	2300      	movs	r3, #0
 80075ee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80075f0:	f7ff fb04 	bl	8006bfc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80075f4:	4b57      	ldr	r3, [pc, #348]	; (8007754 <pvPortMalloc+0x170>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d101      	bne.n	8007600 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80075fc:	f000 f90c 	bl	8007818 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007600:	4b55      	ldr	r3, [pc, #340]	; (8007758 <pvPortMalloc+0x174>)
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4013      	ands	r3, r2
 8007608:	2b00      	cmp	r3, #0
 800760a:	f040 808c 	bne.w	8007726 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d01c      	beq.n	800764e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8007614:	2208      	movs	r2, #8
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4413      	add	r3, r2
 800761a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f003 0307 	and.w	r3, r3, #7
 8007622:	2b00      	cmp	r3, #0
 8007624:	d013      	beq.n	800764e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f023 0307 	bic.w	r3, r3, #7
 800762c:	3308      	adds	r3, #8
 800762e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f003 0307 	and.w	r3, r3, #7
 8007636:	2b00      	cmp	r3, #0
 8007638:	d009      	beq.n	800764e <pvPortMalloc+0x6a>
	__asm volatile
 800763a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800763e:	f383 8811 	msr	BASEPRI, r3
 8007642:	f3bf 8f6f 	isb	sy
 8007646:	f3bf 8f4f 	dsb	sy
 800764a:	617b      	str	r3, [r7, #20]
 800764c:	e7fe      	b.n	800764c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d068      	beq.n	8007726 <pvPortMalloc+0x142>
 8007654:	4b41      	ldr	r3, [pc, #260]	; (800775c <pvPortMalloc+0x178>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	429a      	cmp	r2, r3
 800765c:	d863      	bhi.n	8007726 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800765e:	4b40      	ldr	r3, [pc, #256]	; (8007760 <pvPortMalloc+0x17c>)
 8007660:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007662:	4b3f      	ldr	r3, [pc, #252]	; (8007760 <pvPortMalloc+0x17c>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007668:	e004      	b.n	8007674 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800766a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800766c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800766e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	687a      	ldr	r2, [r7, #4]
 800767a:	429a      	cmp	r2, r3
 800767c:	d903      	bls.n	8007686 <pvPortMalloc+0xa2>
 800767e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1f1      	bne.n	800766a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007686:	4b33      	ldr	r3, [pc, #204]	; (8007754 <pvPortMalloc+0x170>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800768c:	429a      	cmp	r2, r3
 800768e:	d04a      	beq.n	8007726 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007690:	6a3b      	ldr	r3, [r7, #32]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	2208      	movs	r2, #8
 8007696:	4413      	add	r3, r2
 8007698:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800769a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	6a3b      	ldr	r3, [r7, #32]
 80076a0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80076a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a4:	685a      	ldr	r2, [r3, #4]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	1ad2      	subs	r2, r2, r3
 80076aa:	2308      	movs	r3, #8
 80076ac:	005b      	lsls	r3, r3, #1
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d91e      	bls.n	80076f0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80076b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	4413      	add	r3, r2
 80076b8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80076ba:	69bb      	ldr	r3, [r7, #24]
 80076bc:	f003 0307 	and.w	r3, r3, #7
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d009      	beq.n	80076d8 <pvPortMalloc+0xf4>
 80076c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c8:	f383 8811 	msr	BASEPRI, r3
 80076cc:	f3bf 8f6f 	isb	sy
 80076d0:	f3bf 8f4f 	dsb	sy
 80076d4:	613b      	str	r3, [r7, #16]
 80076d6:	e7fe      	b.n	80076d6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80076d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076da:	685a      	ldr	r2, [r3, #4]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	1ad2      	subs	r2, r2, r3
 80076e0:	69bb      	ldr	r3, [r7, #24]
 80076e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80076e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e6:	687a      	ldr	r2, [r7, #4]
 80076e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80076ea:	69b8      	ldr	r0, [r7, #24]
 80076ec:	f000 f8f6 	bl	80078dc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80076f0:	4b1a      	ldr	r3, [pc, #104]	; (800775c <pvPortMalloc+0x178>)
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	1ad3      	subs	r3, r2, r3
 80076fa:	4a18      	ldr	r2, [pc, #96]	; (800775c <pvPortMalloc+0x178>)
 80076fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80076fe:	4b17      	ldr	r3, [pc, #92]	; (800775c <pvPortMalloc+0x178>)
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	4b18      	ldr	r3, [pc, #96]	; (8007764 <pvPortMalloc+0x180>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	429a      	cmp	r2, r3
 8007708:	d203      	bcs.n	8007712 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800770a:	4b14      	ldr	r3, [pc, #80]	; (800775c <pvPortMalloc+0x178>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a15      	ldr	r2, [pc, #84]	; (8007764 <pvPortMalloc+0x180>)
 8007710:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007714:	685a      	ldr	r2, [r3, #4]
 8007716:	4b10      	ldr	r3, [pc, #64]	; (8007758 <pvPortMalloc+0x174>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	431a      	orrs	r2, r3
 800771c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007722:	2200      	movs	r2, #0
 8007724:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007726:	f7ff fa77 	bl	8006c18 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800772a:	69fb      	ldr	r3, [r7, #28]
 800772c:	f003 0307 	and.w	r3, r3, #7
 8007730:	2b00      	cmp	r3, #0
 8007732:	d009      	beq.n	8007748 <pvPortMalloc+0x164>
 8007734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007738:	f383 8811 	msr	BASEPRI, r3
 800773c:	f3bf 8f6f 	isb	sy
 8007740:	f3bf 8f4f 	dsb	sy
 8007744:	60fb      	str	r3, [r7, #12]
 8007746:	e7fe      	b.n	8007746 <pvPortMalloc+0x162>
	return pvReturn;
 8007748:	69fb      	ldr	r3, [r7, #28]
}
 800774a:	4618      	mov	r0, r3
 800774c:	3728      	adds	r7, #40	; 0x28
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	2000402c 	.word	0x2000402c
 8007758:	20004038 	.word	0x20004038
 800775c:	20004030 	.word	0x20004030
 8007760:	20004024 	.word	0x20004024
 8007764:	20004034 	.word	0x20004034

08007768 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b086      	sub	sp, #24
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d046      	beq.n	8007808 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800777a:	2308      	movs	r3, #8
 800777c:	425b      	negs	r3, r3
 800777e:	697a      	ldr	r2, [r7, #20]
 8007780:	4413      	add	r3, r2
 8007782:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	685a      	ldr	r2, [r3, #4]
 800778c:	4b20      	ldr	r3, [pc, #128]	; (8007810 <vPortFree+0xa8>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4013      	ands	r3, r2
 8007792:	2b00      	cmp	r3, #0
 8007794:	d109      	bne.n	80077aa <vPortFree+0x42>
 8007796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800779a:	f383 8811 	msr	BASEPRI, r3
 800779e:	f3bf 8f6f 	isb	sy
 80077a2:	f3bf 8f4f 	dsb	sy
 80077a6:	60fb      	str	r3, [r7, #12]
 80077a8:	e7fe      	b.n	80077a8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d009      	beq.n	80077c6 <vPortFree+0x5e>
 80077b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077b6:	f383 8811 	msr	BASEPRI, r3
 80077ba:	f3bf 8f6f 	isb	sy
 80077be:	f3bf 8f4f 	dsb	sy
 80077c2:	60bb      	str	r3, [r7, #8]
 80077c4:	e7fe      	b.n	80077c4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	685a      	ldr	r2, [r3, #4]
 80077ca:	4b11      	ldr	r3, [pc, #68]	; (8007810 <vPortFree+0xa8>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4013      	ands	r3, r2
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d019      	beq.n	8007808 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80077d4:	693b      	ldr	r3, [r7, #16]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d115      	bne.n	8007808 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	685a      	ldr	r2, [r3, #4]
 80077e0:	4b0b      	ldr	r3, [pc, #44]	; (8007810 <vPortFree+0xa8>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	43db      	mvns	r3, r3
 80077e6:	401a      	ands	r2, r3
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80077ec:	f7ff fa06 	bl	8006bfc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	685a      	ldr	r2, [r3, #4]
 80077f4:	4b07      	ldr	r3, [pc, #28]	; (8007814 <vPortFree+0xac>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4413      	add	r3, r2
 80077fa:	4a06      	ldr	r2, [pc, #24]	; (8007814 <vPortFree+0xac>)
 80077fc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80077fe:	6938      	ldr	r0, [r7, #16]
 8007800:	f000 f86c 	bl	80078dc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007804:	f7ff fa08 	bl	8006c18 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007808:	bf00      	nop
 800780a:	3718      	adds	r7, #24
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}
 8007810:	20004038 	.word	0x20004038
 8007814:	20004030 	.word	0x20004030

08007818 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007818:	b480      	push	{r7}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800781e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007822:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007824:	4b27      	ldr	r3, [pc, #156]	; (80078c4 <prvHeapInit+0xac>)
 8007826:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f003 0307 	and.w	r3, r3, #7
 800782e:	2b00      	cmp	r3, #0
 8007830:	d00c      	beq.n	800784c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	3307      	adds	r3, #7
 8007836:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f023 0307 	bic.w	r3, r3, #7
 800783e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007840:	68ba      	ldr	r2, [r7, #8]
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	1ad3      	subs	r3, r2, r3
 8007846:	4a1f      	ldr	r2, [pc, #124]	; (80078c4 <prvHeapInit+0xac>)
 8007848:	4413      	add	r3, r2
 800784a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007850:	4a1d      	ldr	r2, [pc, #116]	; (80078c8 <prvHeapInit+0xb0>)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007856:	4b1c      	ldr	r3, [pc, #112]	; (80078c8 <prvHeapInit+0xb0>)
 8007858:	2200      	movs	r2, #0
 800785a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	68ba      	ldr	r2, [r7, #8]
 8007860:	4413      	add	r3, r2
 8007862:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007864:	2208      	movs	r2, #8
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	1a9b      	subs	r3, r3, r2
 800786a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f023 0307 	bic.w	r3, r3, #7
 8007872:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	4a15      	ldr	r2, [pc, #84]	; (80078cc <prvHeapInit+0xb4>)
 8007878:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800787a:	4b14      	ldr	r3, [pc, #80]	; (80078cc <prvHeapInit+0xb4>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2200      	movs	r2, #0
 8007880:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007882:	4b12      	ldr	r3, [pc, #72]	; (80078cc <prvHeapInit+0xb4>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	2200      	movs	r2, #0
 8007888:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	68fa      	ldr	r2, [r7, #12]
 8007892:	1ad2      	subs	r2, r2, r3
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007898:	4b0c      	ldr	r3, [pc, #48]	; (80078cc <prvHeapInit+0xb4>)
 800789a:	681a      	ldr	r2, [r3, #0]
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	4a0a      	ldr	r2, [pc, #40]	; (80078d0 <prvHeapInit+0xb8>)
 80078a6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	4a09      	ldr	r2, [pc, #36]	; (80078d4 <prvHeapInit+0xbc>)
 80078ae:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80078b0:	4b09      	ldr	r3, [pc, #36]	; (80078d8 <prvHeapInit+0xc0>)
 80078b2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80078b6:	601a      	str	r2, [r3, #0]
}
 80078b8:	bf00      	nop
 80078ba:	3714      	adds	r7, #20
 80078bc:	46bd      	mov	sp, r7
 80078be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c2:	4770      	bx	lr
 80078c4:	20000424 	.word	0x20000424
 80078c8:	20004024 	.word	0x20004024
 80078cc:	2000402c 	.word	0x2000402c
 80078d0:	20004034 	.word	0x20004034
 80078d4:	20004030 	.word	0x20004030
 80078d8:	20004038 	.word	0x20004038

080078dc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80078dc:	b480      	push	{r7}
 80078de:	b085      	sub	sp, #20
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80078e4:	4b28      	ldr	r3, [pc, #160]	; (8007988 <prvInsertBlockIntoFreeList+0xac>)
 80078e6:	60fb      	str	r3, [r7, #12]
 80078e8:	e002      	b.n	80078f0 <prvInsertBlockIntoFreeList+0x14>
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	60fb      	str	r3, [r7, #12]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d8f7      	bhi.n	80078ea <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	68ba      	ldr	r2, [r7, #8]
 8007904:	4413      	add	r3, r2
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	429a      	cmp	r2, r3
 800790a:	d108      	bne.n	800791e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	685a      	ldr	r2, [r3, #4]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	441a      	add	r2, r3
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	68ba      	ldr	r2, [r7, #8]
 8007928:	441a      	add	r2, r3
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	429a      	cmp	r2, r3
 8007930:	d118      	bne.n	8007964 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	4b15      	ldr	r3, [pc, #84]	; (800798c <prvInsertBlockIntoFreeList+0xb0>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	429a      	cmp	r2, r3
 800793c:	d00d      	beq.n	800795a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	685a      	ldr	r2, [r3, #4]
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	441a      	add	r2, r3
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	681a      	ldr	r2, [r3, #0]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	601a      	str	r2, [r3, #0]
 8007958:	e008      	b.n	800796c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800795a:	4b0c      	ldr	r3, [pc, #48]	; (800798c <prvInsertBlockIntoFreeList+0xb0>)
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	601a      	str	r2, [r3, #0]
 8007962:	e003      	b.n	800796c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800796c:	68fa      	ldr	r2, [r7, #12]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	429a      	cmp	r2, r3
 8007972:	d002      	beq.n	800797a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	687a      	ldr	r2, [r7, #4]
 8007978:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800797a:	bf00      	nop
 800797c:	3714      	adds	r7, #20
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr
 8007986:	bf00      	nop
 8007988:	20004024 	.word	0x20004024
 800798c:	2000402c 	.word	0x2000402c

08007990 <__errno>:
 8007990:	4b01      	ldr	r3, [pc, #4]	; (8007998 <__errno+0x8>)
 8007992:	6818      	ldr	r0, [r3, #0]
 8007994:	4770      	bx	lr
 8007996:	bf00      	nop
 8007998:	20000010 	.word	0x20000010

0800799c <__libc_init_array>:
 800799c:	b570      	push	{r4, r5, r6, lr}
 800799e:	4e0d      	ldr	r6, [pc, #52]	; (80079d4 <__libc_init_array+0x38>)
 80079a0:	4c0d      	ldr	r4, [pc, #52]	; (80079d8 <__libc_init_array+0x3c>)
 80079a2:	1ba4      	subs	r4, r4, r6
 80079a4:	10a4      	asrs	r4, r4, #2
 80079a6:	2500      	movs	r5, #0
 80079a8:	42a5      	cmp	r5, r4
 80079aa:	d109      	bne.n	80079c0 <__libc_init_array+0x24>
 80079ac:	4e0b      	ldr	r6, [pc, #44]	; (80079dc <__libc_init_array+0x40>)
 80079ae:	4c0c      	ldr	r4, [pc, #48]	; (80079e0 <__libc_init_array+0x44>)
 80079b0:	f002 f808 	bl	80099c4 <_init>
 80079b4:	1ba4      	subs	r4, r4, r6
 80079b6:	10a4      	asrs	r4, r4, #2
 80079b8:	2500      	movs	r5, #0
 80079ba:	42a5      	cmp	r5, r4
 80079bc:	d105      	bne.n	80079ca <__libc_init_array+0x2e>
 80079be:	bd70      	pop	{r4, r5, r6, pc}
 80079c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80079c4:	4798      	blx	r3
 80079c6:	3501      	adds	r5, #1
 80079c8:	e7ee      	b.n	80079a8 <__libc_init_array+0xc>
 80079ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80079ce:	4798      	blx	r3
 80079d0:	3501      	adds	r5, #1
 80079d2:	e7f2      	b.n	80079ba <__libc_init_array+0x1e>
 80079d4:	08009c90 	.word	0x08009c90
 80079d8:	08009c90 	.word	0x08009c90
 80079dc:	08009c90 	.word	0x08009c90
 80079e0:	08009c94 	.word	0x08009c94

080079e4 <memset>:
 80079e4:	4402      	add	r2, r0
 80079e6:	4603      	mov	r3, r0
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d100      	bne.n	80079ee <memset+0xa>
 80079ec:	4770      	bx	lr
 80079ee:	f803 1b01 	strb.w	r1, [r3], #1
 80079f2:	e7f9      	b.n	80079e8 <memset+0x4>

080079f4 <iprintf>:
 80079f4:	b40f      	push	{r0, r1, r2, r3}
 80079f6:	4b0a      	ldr	r3, [pc, #40]	; (8007a20 <iprintf+0x2c>)
 80079f8:	b513      	push	{r0, r1, r4, lr}
 80079fa:	681c      	ldr	r4, [r3, #0]
 80079fc:	b124      	cbz	r4, 8007a08 <iprintf+0x14>
 80079fe:	69a3      	ldr	r3, [r4, #24]
 8007a00:	b913      	cbnz	r3, 8007a08 <iprintf+0x14>
 8007a02:	4620      	mov	r0, r4
 8007a04:	f000 fa22 	bl	8007e4c <__sinit>
 8007a08:	ab05      	add	r3, sp, #20
 8007a0a:	9a04      	ldr	r2, [sp, #16]
 8007a0c:	68a1      	ldr	r1, [r4, #8]
 8007a0e:	9301      	str	r3, [sp, #4]
 8007a10:	4620      	mov	r0, r4
 8007a12:	f000 fbdb 	bl	80081cc <_vfiprintf_r>
 8007a16:	b002      	add	sp, #8
 8007a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a1c:	b004      	add	sp, #16
 8007a1e:	4770      	bx	lr
 8007a20:	20000010 	.word	0x20000010

08007a24 <_puts_r>:
 8007a24:	b570      	push	{r4, r5, r6, lr}
 8007a26:	460e      	mov	r6, r1
 8007a28:	4605      	mov	r5, r0
 8007a2a:	b118      	cbz	r0, 8007a34 <_puts_r+0x10>
 8007a2c:	6983      	ldr	r3, [r0, #24]
 8007a2e:	b90b      	cbnz	r3, 8007a34 <_puts_r+0x10>
 8007a30:	f000 fa0c 	bl	8007e4c <__sinit>
 8007a34:	69ab      	ldr	r3, [r5, #24]
 8007a36:	68ac      	ldr	r4, [r5, #8]
 8007a38:	b913      	cbnz	r3, 8007a40 <_puts_r+0x1c>
 8007a3a:	4628      	mov	r0, r5
 8007a3c:	f000 fa06 	bl	8007e4c <__sinit>
 8007a40:	4b23      	ldr	r3, [pc, #140]	; (8007ad0 <_puts_r+0xac>)
 8007a42:	429c      	cmp	r4, r3
 8007a44:	d117      	bne.n	8007a76 <_puts_r+0x52>
 8007a46:	686c      	ldr	r4, [r5, #4]
 8007a48:	89a3      	ldrh	r3, [r4, #12]
 8007a4a:	071b      	lsls	r3, r3, #28
 8007a4c:	d51d      	bpl.n	8007a8a <_puts_r+0x66>
 8007a4e:	6923      	ldr	r3, [r4, #16]
 8007a50:	b1db      	cbz	r3, 8007a8a <_puts_r+0x66>
 8007a52:	3e01      	subs	r6, #1
 8007a54:	68a3      	ldr	r3, [r4, #8]
 8007a56:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007a5a:	3b01      	subs	r3, #1
 8007a5c:	60a3      	str	r3, [r4, #8]
 8007a5e:	b9e9      	cbnz	r1, 8007a9c <_puts_r+0x78>
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	da2e      	bge.n	8007ac2 <_puts_r+0x9e>
 8007a64:	4622      	mov	r2, r4
 8007a66:	210a      	movs	r1, #10
 8007a68:	4628      	mov	r0, r5
 8007a6a:	f000 f83f 	bl	8007aec <__swbuf_r>
 8007a6e:	3001      	adds	r0, #1
 8007a70:	d011      	beq.n	8007a96 <_puts_r+0x72>
 8007a72:	200a      	movs	r0, #10
 8007a74:	e011      	b.n	8007a9a <_puts_r+0x76>
 8007a76:	4b17      	ldr	r3, [pc, #92]	; (8007ad4 <_puts_r+0xb0>)
 8007a78:	429c      	cmp	r4, r3
 8007a7a:	d101      	bne.n	8007a80 <_puts_r+0x5c>
 8007a7c:	68ac      	ldr	r4, [r5, #8]
 8007a7e:	e7e3      	b.n	8007a48 <_puts_r+0x24>
 8007a80:	4b15      	ldr	r3, [pc, #84]	; (8007ad8 <_puts_r+0xb4>)
 8007a82:	429c      	cmp	r4, r3
 8007a84:	bf08      	it	eq
 8007a86:	68ec      	ldreq	r4, [r5, #12]
 8007a88:	e7de      	b.n	8007a48 <_puts_r+0x24>
 8007a8a:	4621      	mov	r1, r4
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	f000 f87f 	bl	8007b90 <__swsetup_r>
 8007a92:	2800      	cmp	r0, #0
 8007a94:	d0dd      	beq.n	8007a52 <_puts_r+0x2e>
 8007a96:	f04f 30ff 	mov.w	r0, #4294967295
 8007a9a:	bd70      	pop	{r4, r5, r6, pc}
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	da04      	bge.n	8007aaa <_puts_r+0x86>
 8007aa0:	69a2      	ldr	r2, [r4, #24]
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	dc06      	bgt.n	8007ab4 <_puts_r+0x90>
 8007aa6:	290a      	cmp	r1, #10
 8007aa8:	d004      	beq.n	8007ab4 <_puts_r+0x90>
 8007aaa:	6823      	ldr	r3, [r4, #0]
 8007aac:	1c5a      	adds	r2, r3, #1
 8007aae:	6022      	str	r2, [r4, #0]
 8007ab0:	7019      	strb	r1, [r3, #0]
 8007ab2:	e7cf      	b.n	8007a54 <_puts_r+0x30>
 8007ab4:	4622      	mov	r2, r4
 8007ab6:	4628      	mov	r0, r5
 8007ab8:	f000 f818 	bl	8007aec <__swbuf_r>
 8007abc:	3001      	adds	r0, #1
 8007abe:	d1c9      	bne.n	8007a54 <_puts_r+0x30>
 8007ac0:	e7e9      	b.n	8007a96 <_puts_r+0x72>
 8007ac2:	6823      	ldr	r3, [r4, #0]
 8007ac4:	200a      	movs	r0, #10
 8007ac6:	1c5a      	adds	r2, r3, #1
 8007ac8:	6022      	str	r2, [r4, #0]
 8007aca:	7018      	strb	r0, [r3, #0]
 8007acc:	e7e5      	b.n	8007a9a <_puts_r+0x76>
 8007ace:	bf00      	nop
 8007ad0:	08009bcc 	.word	0x08009bcc
 8007ad4:	08009bec 	.word	0x08009bec
 8007ad8:	08009bac 	.word	0x08009bac

08007adc <puts>:
 8007adc:	4b02      	ldr	r3, [pc, #8]	; (8007ae8 <puts+0xc>)
 8007ade:	4601      	mov	r1, r0
 8007ae0:	6818      	ldr	r0, [r3, #0]
 8007ae2:	f7ff bf9f 	b.w	8007a24 <_puts_r>
 8007ae6:	bf00      	nop
 8007ae8:	20000010 	.word	0x20000010

08007aec <__swbuf_r>:
 8007aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aee:	460e      	mov	r6, r1
 8007af0:	4614      	mov	r4, r2
 8007af2:	4605      	mov	r5, r0
 8007af4:	b118      	cbz	r0, 8007afe <__swbuf_r+0x12>
 8007af6:	6983      	ldr	r3, [r0, #24]
 8007af8:	b90b      	cbnz	r3, 8007afe <__swbuf_r+0x12>
 8007afa:	f000 f9a7 	bl	8007e4c <__sinit>
 8007afe:	4b21      	ldr	r3, [pc, #132]	; (8007b84 <__swbuf_r+0x98>)
 8007b00:	429c      	cmp	r4, r3
 8007b02:	d12a      	bne.n	8007b5a <__swbuf_r+0x6e>
 8007b04:	686c      	ldr	r4, [r5, #4]
 8007b06:	69a3      	ldr	r3, [r4, #24]
 8007b08:	60a3      	str	r3, [r4, #8]
 8007b0a:	89a3      	ldrh	r3, [r4, #12]
 8007b0c:	071a      	lsls	r2, r3, #28
 8007b0e:	d52e      	bpl.n	8007b6e <__swbuf_r+0x82>
 8007b10:	6923      	ldr	r3, [r4, #16]
 8007b12:	b363      	cbz	r3, 8007b6e <__swbuf_r+0x82>
 8007b14:	6923      	ldr	r3, [r4, #16]
 8007b16:	6820      	ldr	r0, [r4, #0]
 8007b18:	1ac0      	subs	r0, r0, r3
 8007b1a:	6963      	ldr	r3, [r4, #20]
 8007b1c:	b2f6      	uxtb	r6, r6
 8007b1e:	4283      	cmp	r3, r0
 8007b20:	4637      	mov	r7, r6
 8007b22:	dc04      	bgt.n	8007b2e <__swbuf_r+0x42>
 8007b24:	4621      	mov	r1, r4
 8007b26:	4628      	mov	r0, r5
 8007b28:	f000 f926 	bl	8007d78 <_fflush_r>
 8007b2c:	bb28      	cbnz	r0, 8007b7a <__swbuf_r+0x8e>
 8007b2e:	68a3      	ldr	r3, [r4, #8]
 8007b30:	3b01      	subs	r3, #1
 8007b32:	60a3      	str	r3, [r4, #8]
 8007b34:	6823      	ldr	r3, [r4, #0]
 8007b36:	1c5a      	adds	r2, r3, #1
 8007b38:	6022      	str	r2, [r4, #0]
 8007b3a:	701e      	strb	r6, [r3, #0]
 8007b3c:	6963      	ldr	r3, [r4, #20]
 8007b3e:	3001      	adds	r0, #1
 8007b40:	4283      	cmp	r3, r0
 8007b42:	d004      	beq.n	8007b4e <__swbuf_r+0x62>
 8007b44:	89a3      	ldrh	r3, [r4, #12]
 8007b46:	07db      	lsls	r3, r3, #31
 8007b48:	d519      	bpl.n	8007b7e <__swbuf_r+0x92>
 8007b4a:	2e0a      	cmp	r6, #10
 8007b4c:	d117      	bne.n	8007b7e <__swbuf_r+0x92>
 8007b4e:	4621      	mov	r1, r4
 8007b50:	4628      	mov	r0, r5
 8007b52:	f000 f911 	bl	8007d78 <_fflush_r>
 8007b56:	b190      	cbz	r0, 8007b7e <__swbuf_r+0x92>
 8007b58:	e00f      	b.n	8007b7a <__swbuf_r+0x8e>
 8007b5a:	4b0b      	ldr	r3, [pc, #44]	; (8007b88 <__swbuf_r+0x9c>)
 8007b5c:	429c      	cmp	r4, r3
 8007b5e:	d101      	bne.n	8007b64 <__swbuf_r+0x78>
 8007b60:	68ac      	ldr	r4, [r5, #8]
 8007b62:	e7d0      	b.n	8007b06 <__swbuf_r+0x1a>
 8007b64:	4b09      	ldr	r3, [pc, #36]	; (8007b8c <__swbuf_r+0xa0>)
 8007b66:	429c      	cmp	r4, r3
 8007b68:	bf08      	it	eq
 8007b6a:	68ec      	ldreq	r4, [r5, #12]
 8007b6c:	e7cb      	b.n	8007b06 <__swbuf_r+0x1a>
 8007b6e:	4621      	mov	r1, r4
 8007b70:	4628      	mov	r0, r5
 8007b72:	f000 f80d 	bl	8007b90 <__swsetup_r>
 8007b76:	2800      	cmp	r0, #0
 8007b78:	d0cc      	beq.n	8007b14 <__swbuf_r+0x28>
 8007b7a:	f04f 37ff 	mov.w	r7, #4294967295
 8007b7e:	4638      	mov	r0, r7
 8007b80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b82:	bf00      	nop
 8007b84:	08009bcc 	.word	0x08009bcc
 8007b88:	08009bec 	.word	0x08009bec
 8007b8c:	08009bac 	.word	0x08009bac

08007b90 <__swsetup_r>:
 8007b90:	4b32      	ldr	r3, [pc, #200]	; (8007c5c <__swsetup_r+0xcc>)
 8007b92:	b570      	push	{r4, r5, r6, lr}
 8007b94:	681d      	ldr	r5, [r3, #0]
 8007b96:	4606      	mov	r6, r0
 8007b98:	460c      	mov	r4, r1
 8007b9a:	b125      	cbz	r5, 8007ba6 <__swsetup_r+0x16>
 8007b9c:	69ab      	ldr	r3, [r5, #24]
 8007b9e:	b913      	cbnz	r3, 8007ba6 <__swsetup_r+0x16>
 8007ba0:	4628      	mov	r0, r5
 8007ba2:	f000 f953 	bl	8007e4c <__sinit>
 8007ba6:	4b2e      	ldr	r3, [pc, #184]	; (8007c60 <__swsetup_r+0xd0>)
 8007ba8:	429c      	cmp	r4, r3
 8007baa:	d10f      	bne.n	8007bcc <__swsetup_r+0x3c>
 8007bac:	686c      	ldr	r4, [r5, #4]
 8007bae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bb2:	b29a      	uxth	r2, r3
 8007bb4:	0715      	lsls	r5, r2, #28
 8007bb6:	d42c      	bmi.n	8007c12 <__swsetup_r+0x82>
 8007bb8:	06d0      	lsls	r0, r2, #27
 8007bba:	d411      	bmi.n	8007be0 <__swsetup_r+0x50>
 8007bbc:	2209      	movs	r2, #9
 8007bbe:	6032      	str	r2, [r6, #0]
 8007bc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bc4:	81a3      	strh	r3, [r4, #12]
 8007bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8007bca:	e03e      	b.n	8007c4a <__swsetup_r+0xba>
 8007bcc:	4b25      	ldr	r3, [pc, #148]	; (8007c64 <__swsetup_r+0xd4>)
 8007bce:	429c      	cmp	r4, r3
 8007bd0:	d101      	bne.n	8007bd6 <__swsetup_r+0x46>
 8007bd2:	68ac      	ldr	r4, [r5, #8]
 8007bd4:	e7eb      	b.n	8007bae <__swsetup_r+0x1e>
 8007bd6:	4b24      	ldr	r3, [pc, #144]	; (8007c68 <__swsetup_r+0xd8>)
 8007bd8:	429c      	cmp	r4, r3
 8007bda:	bf08      	it	eq
 8007bdc:	68ec      	ldreq	r4, [r5, #12]
 8007bde:	e7e6      	b.n	8007bae <__swsetup_r+0x1e>
 8007be0:	0751      	lsls	r1, r2, #29
 8007be2:	d512      	bpl.n	8007c0a <__swsetup_r+0x7a>
 8007be4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007be6:	b141      	cbz	r1, 8007bfa <__swsetup_r+0x6a>
 8007be8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bec:	4299      	cmp	r1, r3
 8007bee:	d002      	beq.n	8007bf6 <__swsetup_r+0x66>
 8007bf0:	4630      	mov	r0, r6
 8007bf2:	f000 fa19 	bl	8008028 <_free_r>
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	6363      	str	r3, [r4, #52]	; 0x34
 8007bfa:	89a3      	ldrh	r3, [r4, #12]
 8007bfc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007c00:	81a3      	strh	r3, [r4, #12]
 8007c02:	2300      	movs	r3, #0
 8007c04:	6063      	str	r3, [r4, #4]
 8007c06:	6923      	ldr	r3, [r4, #16]
 8007c08:	6023      	str	r3, [r4, #0]
 8007c0a:	89a3      	ldrh	r3, [r4, #12]
 8007c0c:	f043 0308 	orr.w	r3, r3, #8
 8007c10:	81a3      	strh	r3, [r4, #12]
 8007c12:	6923      	ldr	r3, [r4, #16]
 8007c14:	b94b      	cbnz	r3, 8007c2a <__swsetup_r+0x9a>
 8007c16:	89a3      	ldrh	r3, [r4, #12]
 8007c18:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007c1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c20:	d003      	beq.n	8007c2a <__swsetup_r+0x9a>
 8007c22:	4621      	mov	r1, r4
 8007c24:	4630      	mov	r0, r6
 8007c26:	f000 f9bf 	bl	8007fa8 <__smakebuf_r>
 8007c2a:	89a2      	ldrh	r2, [r4, #12]
 8007c2c:	f012 0301 	ands.w	r3, r2, #1
 8007c30:	d00c      	beq.n	8007c4c <__swsetup_r+0xbc>
 8007c32:	2300      	movs	r3, #0
 8007c34:	60a3      	str	r3, [r4, #8]
 8007c36:	6963      	ldr	r3, [r4, #20]
 8007c38:	425b      	negs	r3, r3
 8007c3a:	61a3      	str	r3, [r4, #24]
 8007c3c:	6923      	ldr	r3, [r4, #16]
 8007c3e:	b953      	cbnz	r3, 8007c56 <__swsetup_r+0xc6>
 8007c40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c44:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007c48:	d1ba      	bne.n	8007bc0 <__swsetup_r+0x30>
 8007c4a:	bd70      	pop	{r4, r5, r6, pc}
 8007c4c:	0792      	lsls	r2, r2, #30
 8007c4e:	bf58      	it	pl
 8007c50:	6963      	ldrpl	r3, [r4, #20]
 8007c52:	60a3      	str	r3, [r4, #8]
 8007c54:	e7f2      	b.n	8007c3c <__swsetup_r+0xac>
 8007c56:	2000      	movs	r0, #0
 8007c58:	e7f7      	b.n	8007c4a <__swsetup_r+0xba>
 8007c5a:	bf00      	nop
 8007c5c:	20000010 	.word	0x20000010
 8007c60:	08009bcc 	.word	0x08009bcc
 8007c64:	08009bec 	.word	0x08009bec
 8007c68:	08009bac 	.word	0x08009bac

08007c6c <__sflush_r>:
 8007c6c:	898a      	ldrh	r2, [r1, #12]
 8007c6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c72:	4605      	mov	r5, r0
 8007c74:	0710      	lsls	r0, r2, #28
 8007c76:	460c      	mov	r4, r1
 8007c78:	d458      	bmi.n	8007d2c <__sflush_r+0xc0>
 8007c7a:	684b      	ldr	r3, [r1, #4]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	dc05      	bgt.n	8007c8c <__sflush_r+0x20>
 8007c80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	dc02      	bgt.n	8007c8c <__sflush_r+0x20>
 8007c86:	2000      	movs	r0, #0
 8007c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c8e:	2e00      	cmp	r6, #0
 8007c90:	d0f9      	beq.n	8007c86 <__sflush_r+0x1a>
 8007c92:	2300      	movs	r3, #0
 8007c94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c98:	682f      	ldr	r7, [r5, #0]
 8007c9a:	6a21      	ldr	r1, [r4, #32]
 8007c9c:	602b      	str	r3, [r5, #0]
 8007c9e:	d032      	beq.n	8007d06 <__sflush_r+0x9a>
 8007ca0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007ca2:	89a3      	ldrh	r3, [r4, #12]
 8007ca4:	075a      	lsls	r2, r3, #29
 8007ca6:	d505      	bpl.n	8007cb4 <__sflush_r+0x48>
 8007ca8:	6863      	ldr	r3, [r4, #4]
 8007caa:	1ac0      	subs	r0, r0, r3
 8007cac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007cae:	b10b      	cbz	r3, 8007cb4 <__sflush_r+0x48>
 8007cb0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007cb2:	1ac0      	subs	r0, r0, r3
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	4602      	mov	r2, r0
 8007cb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007cba:	6a21      	ldr	r1, [r4, #32]
 8007cbc:	4628      	mov	r0, r5
 8007cbe:	47b0      	blx	r6
 8007cc0:	1c43      	adds	r3, r0, #1
 8007cc2:	89a3      	ldrh	r3, [r4, #12]
 8007cc4:	d106      	bne.n	8007cd4 <__sflush_r+0x68>
 8007cc6:	6829      	ldr	r1, [r5, #0]
 8007cc8:	291d      	cmp	r1, #29
 8007cca:	d848      	bhi.n	8007d5e <__sflush_r+0xf2>
 8007ccc:	4a29      	ldr	r2, [pc, #164]	; (8007d74 <__sflush_r+0x108>)
 8007cce:	40ca      	lsrs	r2, r1
 8007cd0:	07d6      	lsls	r6, r2, #31
 8007cd2:	d544      	bpl.n	8007d5e <__sflush_r+0xf2>
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	6062      	str	r2, [r4, #4]
 8007cd8:	04d9      	lsls	r1, r3, #19
 8007cda:	6922      	ldr	r2, [r4, #16]
 8007cdc:	6022      	str	r2, [r4, #0]
 8007cde:	d504      	bpl.n	8007cea <__sflush_r+0x7e>
 8007ce0:	1c42      	adds	r2, r0, #1
 8007ce2:	d101      	bne.n	8007ce8 <__sflush_r+0x7c>
 8007ce4:	682b      	ldr	r3, [r5, #0]
 8007ce6:	b903      	cbnz	r3, 8007cea <__sflush_r+0x7e>
 8007ce8:	6560      	str	r0, [r4, #84]	; 0x54
 8007cea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007cec:	602f      	str	r7, [r5, #0]
 8007cee:	2900      	cmp	r1, #0
 8007cf0:	d0c9      	beq.n	8007c86 <__sflush_r+0x1a>
 8007cf2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007cf6:	4299      	cmp	r1, r3
 8007cf8:	d002      	beq.n	8007d00 <__sflush_r+0x94>
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	f000 f994 	bl	8008028 <_free_r>
 8007d00:	2000      	movs	r0, #0
 8007d02:	6360      	str	r0, [r4, #52]	; 0x34
 8007d04:	e7c0      	b.n	8007c88 <__sflush_r+0x1c>
 8007d06:	2301      	movs	r3, #1
 8007d08:	4628      	mov	r0, r5
 8007d0a:	47b0      	blx	r6
 8007d0c:	1c41      	adds	r1, r0, #1
 8007d0e:	d1c8      	bne.n	8007ca2 <__sflush_r+0x36>
 8007d10:	682b      	ldr	r3, [r5, #0]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d0c5      	beq.n	8007ca2 <__sflush_r+0x36>
 8007d16:	2b1d      	cmp	r3, #29
 8007d18:	d001      	beq.n	8007d1e <__sflush_r+0xb2>
 8007d1a:	2b16      	cmp	r3, #22
 8007d1c:	d101      	bne.n	8007d22 <__sflush_r+0xb6>
 8007d1e:	602f      	str	r7, [r5, #0]
 8007d20:	e7b1      	b.n	8007c86 <__sflush_r+0x1a>
 8007d22:	89a3      	ldrh	r3, [r4, #12]
 8007d24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d28:	81a3      	strh	r3, [r4, #12]
 8007d2a:	e7ad      	b.n	8007c88 <__sflush_r+0x1c>
 8007d2c:	690f      	ldr	r7, [r1, #16]
 8007d2e:	2f00      	cmp	r7, #0
 8007d30:	d0a9      	beq.n	8007c86 <__sflush_r+0x1a>
 8007d32:	0793      	lsls	r3, r2, #30
 8007d34:	680e      	ldr	r6, [r1, #0]
 8007d36:	bf08      	it	eq
 8007d38:	694b      	ldreq	r3, [r1, #20]
 8007d3a:	600f      	str	r7, [r1, #0]
 8007d3c:	bf18      	it	ne
 8007d3e:	2300      	movne	r3, #0
 8007d40:	eba6 0807 	sub.w	r8, r6, r7
 8007d44:	608b      	str	r3, [r1, #8]
 8007d46:	f1b8 0f00 	cmp.w	r8, #0
 8007d4a:	dd9c      	ble.n	8007c86 <__sflush_r+0x1a>
 8007d4c:	4643      	mov	r3, r8
 8007d4e:	463a      	mov	r2, r7
 8007d50:	6a21      	ldr	r1, [r4, #32]
 8007d52:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007d54:	4628      	mov	r0, r5
 8007d56:	47b0      	blx	r6
 8007d58:	2800      	cmp	r0, #0
 8007d5a:	dc06      	bgt.n	8007d6a <__sflush_r+0xfe>
 8007d5c:	89a3      	ldrh	r3, [r4, #12]
 8007d5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d62:	81a3      	strh	r3, [r4, #12]
 8007d64:	f04f 30ff 	mov.w	r0, #4294967295
 8007d68:	e78e      	b.n	8007c88 <__sflush_r+0x1c>
 8007d6a:	4407      	add	r7, r0
 8007d6c:	eba8 0800 	sub.w	r8, r8, r0
 8007d70:	e7e9      	b.n	8007d46 <__sflush_r+0xda>
 8007d72:	bf00      	nop
 8007d74:	20400001 	.word	0x20400001

08007d78 <_fflush_r>:
 8007d78:	b538      	push	{r3, r4, r5, lr}
 8007d7a:	690b      	ldr	r3, [r1, #16]
 8007d7c:	4605      	mov	r5, r0
 8007d7e:	460c      	mov	r4, r1
 8007d80:	b1db      	cbz	r3, 8007dba <_fflush_r+0x42>
 8007d82:	b118      	cbz	r0, 8007d8c <_fflush_r+0x14>
 8007d84:	6983      	ldr	r3, [r0, #24]
 8007d86:	b90b      	cbnz	r3, 8007d8c <_fflush_r+0x14>
 8007d88:	f000 f860 	bl	8007e4c <__sinit>
 8007d8c:	4b0c      	ldr	r3, [pc, #48]	; (8007dc0 <_fflush_r+0x48>)
 8007d8e:	429c      	cmp	r4, r3
 8007d90:	d109      	bne.n	8007da6 <_fflush_r+0x2e>
 8007d92:	686c      	ldr	r4, [r5, #4]
 8007d94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d98:	b17b      	cbz	r3, 8007dba <_fflush_r+0x42>
 8007d9a:	4621      	mov	r1, r4
 8007d9c:	4628      	mov	r0, r5
 8007d9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007da2:	f7ff bf63 	b.w	8007c6c <__sflush_r>
 8007da6:	4b07      	ldr	r3, [pc, #28]	; (8007dc4 <_fflush_r+0x4c>)
 8007da8:	429c      	cmp	r4, r3
 8007daa:	d101      	bne.n	8007db0 <_fflush_r+0x38>
 8007dac:	68ac      	ldr	r4, [r5, #8]
 8007dae:	e7f1      	b.n	8007d94 <_fflush_r+0x1c>
 8007db0:	4b05      	ldr	r3, [pc, #20]	; (8007dc8 <_fflush_r+0x50>)
 8007db2:	429c      	cmp	r4, r3
 8007db4:	bf08      	it	eq
 8007db6:	68ec      	ldreq	r4, [r5, #12]
 8007db8:	e7ec      	b.n	8007d94 <_fflush_r+0x1c>
 8007dba:	2000      	movs	r0, #0
 8007dbc:	bd38      	pop	{r3, r4, r5, pc}
 8007dbe:	bf00      	nop
 8007dc0:	08009bcc 	.word	0x08009bcc
 8007dc4:	08009bec 	.word	0x08009bec
 8007dc8:	08009bac 	.word	0x08009bac

08007dcc <std>:
 8007dcc:	2300      	movs	r3, #0
 8007dce:	b510      	push	{r4, lr}
 8007dd0:	4604      	mov	r4, r0
 8007dd2:	e9c0 3300 	strd	r3, r3, [r0]
 8007dd6:	6083      	str	r3, [r0, #8]
 8007dd8:	8181      	strh	r1, [r0, #12]
 8007dda:	6643      	str	r3, [r0, #100]	; 0x64
 8007ddc:	81c2      	strh	r2, [r0, #14]
 8007dde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007de2:	6183      	str	r3, [r0, #24]
 8007de4:	4619      	mov	r1, r3
 8007de6:	2208      	movs	r2, #8
 8007de8:	305c      	adds	r0, #92	; 0x5c
 8007dea:	f7ff fdfb 	bl	80079e4 <memset>
 8007dee:	4b05      	ldr	r3, [pc, #20]	; (8007e04 <std+0x38>)
 8007df0:	6263      	str	r3, [r4, #36]	; 0x24
 8007df2:	4b05      	ldr	r3, [pc, #20]	; (8007e08 <std+0x3c>)
 8007df4:	62a3      	str	r3, [r4, #40]	; 0x28
 8007df6:	4b05      	ldr	r3, [pc, #20]	; (8007e0c <std+0x40>)
 8007df8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007dfa:	4b05      	ldr	r3, [pc, #20]	; (8007e10 <std+0x44>)
 8007dfc:	6224      	str	r4, [r4, #32]
 8007dfe:	6323      	str	r3, [r4, #48]	; 0x30
 8007e00:	bd10      	pop	{r4, pc}
 8007e02:	bf00      	nop
 8007e04:	08008729 	.word	0x08008729
 8007e08:	0800874b 	.word	0x0800874b
 8007e0c:	08008783 	.word	0x08008783
 8007e10:	080087a7 	.word	0x080087a7

08007e14 <_cleanup_r>:
 8007e14:	4901      	ldr	r1, [pc, #4]	; (8007e1c <_cleanup_r+0x8>)
 8007e16:	f000 b885 	b.w	8007f24 <_fwalk_reent>
 8007e1a:	bf00      	nop
 8007e1c:	08007d79 	.word	0x08007d79

08007e20 <__sfmoreglue>:
 8007e20:	b570      	push	{r4, r5, r6, lr}
 8007e22:	1e4a      	subs	r2, r1, #1
 8007e24:	2568      	movs	r5, #104	; 0x68
 8007e26:	4355      	muls	r5, r2
 8007e28:	460e      	mov	r6, r1
 8007e2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007e2e:	f000 f949 	bl	80080c4 <_malloc_r>
 8007e32:	4604      	mov	r4, r0
 8007e34:	b140      	cbz	r0, 8007e48 <__sfmoreglue+0x28>
 8007e36:	2100      	movs	r1, #0
 8007e38:	e9c0 1600 	strd	r1, r6, [r0]
 8007e3c:	300c      	adds	r0, #12
 8007e3e:	60a0      	str	r0, [r4, #8]
 8007e40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007e44:	f7ff fdce 	bl	80079e4 <memset>
 8007e48:	4620      	mov	r0, r4
 8007e4a:	bd70      	pop	{r4, r5, r6, pc}

08007e4c <__sinit>:
 8007e4c:	6983      	ldr	r3, [r0, #24]
 8007e4e:	b510      	push	{r4, lr}
 8007e50:	4604      	mov	r4, r0
 8007e52:	bb33      	cbnz	r3, 8007ea2 <__sinit+0x56>
 8007e54:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8007e58:	6503      	str	r3, [r0, #80]	; 0x50
 8007e5a:	4b12      	ldr	r3, [pc, #72]	; (8007ea4 <__sinit+0x58>)
 8007e5c:	4a12      	ldr	r2, [pc, #72]	; (8007ea8 <__sinit+0x5c>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	6282      	str	r2, [r0, #40]	; 0x28
 8007e62:	4298      	cmp	r0, r3
 8007e64:	bf04      	itt	eq
 8007e66:	2301      	moveq	r3, #1
 8007e68:	6183      	streq	r3, [r0, #24]
 8007e6a:	f000 f81f 	bl	8007eac <__sfp>
 8007e6e:	6060      	str	r0, [r4, #4]
 8007e70:	4620      	mov	r0, r4
 8007e72:	f000 f81b 	bl	8007eac <__sfp>
 8007e76:	60a0      	str	r0, [r4, #8]
 8007e78:	4620      	mov	r0, r4
 8007e7a:	f000 f817 	bl	8007eac <__sfp>
 8007e7e:	2200      	movs	r2, #0
 8007e80:	60e0      	str	r0, [r4, #12]
 8007e82:	2104      	movs	r1, #4
 8007e84:	6860      	ldr	r0, [r4, #4]
 8007e86:	f7ff ffa1 	bl	8007dcc <std>
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	2109      	movs	r1, #9
 8007e8e:	68a0      	ldr	r0, [r4, #8]
 8007e90:	f7ff ff9c 	bl	8007dcc <std>
 8007e94:	2202      	movs	r2, #2
 8007e96:	2112      	movs	r1, #18
 8007e98:	68e0      	ldr	r0, [r4, #12]
 8007e9a:	f7ff ff97 	bl	8007dcc <std>
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	61a3      	str	r3, [r4, #24]
 8007ea2:	bd10      	pop	{r4, pc}
 8007ea4:	08009ba8 	.word	0x08009ba8
 8007ea8:	08007e15 	.word	0x08007e15

08007eac <__sfp>:
 8007eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eae:	4b1b      	ldr	r3, [pc, #108]	; (8007f1c <__sfp+0x70>)
 8007eb0:	681e      	ldr	r6, [r3, #0]
 8007eb2:	69b3      	ldr	r3, [r6, #24]
 8007eb4:	4607      	mov	r7, r0
 8007eb6:	b913      	cbnz	r3, 8007ebe <__sfp+0x12>
 8007eb8:	4630      	mov	r0, r6
 8007eba:	f7ff ffc7 	bl	8007e4c <__sinit>
 8007ebe:	3648      	adds	r6, #72	; 0x48
 8007ec0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007ec4:	3b01      	subs	r3, #1
 8007ec6:	d503      	bpl.n	8007ed0 <__sfp+0x24>
 8007ec8:	6833      	ldr	r3, [r6, #0]
 8007eca:	b133      	cbz	r3, 8007eda <__sfp+0x2e>
 8007ecc:	6836      	ldr	r6, [r6, #0]
 8007ece:	e7f7      	b.n	8007ec0 <__sfp+0x14>
 8007ed0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007ed4:	b16d      	cbz	r5, 8007ef2 <__sfp+0x46>
 8007ed6:	3468      	adds	r4, #104	; 0x68
 8007ed8:	e7f4      	b.n	8007ec4 <__sfp+0x18>
 8007eda:	2104      	movs	r1, #4
 8007edc:	4638      	mov	r0, r7
 8007ede:	f7ff ff9f 	bl	8007e20 <__sfmoreglue>
 8007ee2:	6030      	str	r0, [r6, #0]
 8007ee4:	2800      	cmp	r0, #0
 8007ee6:	d1f1      	bne.n	8007ecc <__sfp+0x20>
 8007ee8:	230c      	movs	r3, #12
 8007eea:	603b      	str	r3, [r7, #0]
 8007eec:	4604      	mov	r4, r0
 8007eee:	4620      	mov	r0, r4
 8007ef0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ef2:	4b0b      	ldr	r3, [pc, #44]	; (8007f20 <__sfp+0x74>)
 8007ef4:	6665      	str	r5, [r4, #100]	; 0x64
 8007ef6:	e9c4 5500 	strd	r5, r5, [r4]
 8007efa:	60a5      	str	r5, [r4, #8]
 8007efc:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8007f00:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8007f04:	2208      	movs	r2, #8
 8007f06:	4629      	mov	r1, r5
 8007f08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007f0c:	f7ff fd6a 	bl	80079e4 <memset>
 8007f10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007f14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007f18:	e7e9      	b.n	8007eee <__sfp+0x42>
 8007f1a:	bf00      	nop
 8007f1c:	08009ba8 	.word	0x08009ba8
 8007f20:	ffff0001 	.word	0xffff0001

08007f24 <_fwalk_reent>:
 8007f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f28:	4680      	mov	r8, r0
 8007f2a:	4689      	mov	r9, r1
 8007f2c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f30:	2600      	movs	r6, #0
 8007f32:	b914      	cbnz	r4, 8007f3a <_fwalk_reent+0x16>
 8007f34:	4630      	mov	r0, r6
 8007f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f3a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8007f3e:	3f01      	subs	r7, #1
 8007f40:	d501      	bpl.n	8007f46 <_fwalk_reent+0x22>
 8007f42:	6824      	ldr	r4, [r4, #0]
 8007f44:	e7f5      	b.n	8007f32 <_fwalk_reent+0xe>
 8007f46:	89ab      	ldrh	r3, [r5, #12]
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d907      	bls.n	8007f5c <_fwalk_reent+0x38>
 8007f4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f50:	3301      	adds	r3, #1
 8007f52:	d003      	beq.n	8007f5c <_fwalk_reent+0x38>
 8007f54:	4629      	mov	r1, r5
 8007f56:	4640      	mov	r0, r8
 8007f58:	47c8      	blx	r9
 8007f5a:	4306      	orrs	r6, r0
 8007f5c:	3568      	adds	r5, #104	; 0x68
 8007f5e:	e7ee      	b.n	8007f3e <_fwalk_reent+0x1a>

08007f60 <__swhatbuf_r>:
 8007f60:	b570      	push	{r4, r5, r6, lr}
 8007f62:	460e      	mov	r6, r1
 8007f64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f68:	2900      	cmp	r1, #0
 8007f6a:	b096      	sub	sp, #88	; 0x58
 8007f6c:	4614      	mov	r4, r2
 8007f6e:	461d      	mov	r5, r3
 8007f70:	da07      	bge.n	8007f82 <__swhatbuf_r+0x22>
 8007f72:	2300      	movs	r3, #0
 8007f74:	602b      	str	r3, [r5, #0]
 8007f76:	89b3      	ldrh	r3, [r6, #12]
 8007f78:	061a      	lsls	r2, r3, #24
 8007f7a:	d410      	bmi.n	8007f9e <__swhatbuf_r+0x3e>
 8007f7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f80:	e00e      	b.n	8007fa0 <__swhatbuf_r+0x40>
 8007f82:	466a      	mov	r2, sp
 8007f84:	f000 fc36 	bl	80087f4 <_fstat_r>
 8007f88:	2800      	cmp	r0, #0
 8007f8a:	dbf2      	blt.n	8007f72 <__swhatbuf_r+0x12>
 8007f8c:	9a01      	ldr	r2, [sp, #4]
 8007f8e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007f92:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007f96:	425a      	negs	r2, r3
 8007f98:	415a      	adcs	r2, r3
 8007f9a:	602a      	str	r2, [r5, #0]
 8007f9c:	e7ee      	b.n	8007f7c <__swhatbuf_r+0x1c>
 8007f9e:	2340      	movs	r3, #64	; 0x40
 8007fa0:	2000      	movs	r0, #0
 8007fa2:	6023      	str	r3, [r4, #0]
 8007fa4:	b016      	add	sp, #88	; 0x58
 8007fa6:	bd70      	pop	{r4, r5, r6, pc}

08007fa8 <__smakebuf_r>:
 8007fa8:	898b      	ldrh	r3, [r1, #12]
 8007faa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007fac:	079d      	lsls	r5, r3, #30
 8007fae:	4606      	mov	r6, r0
 8007fb0:	460c      	mov	r4, r1
 8007fb2:	d507      	bpl.n	8007fc4 <__smakebuf_r+0x1c>
 8007fb4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007fb8:	6023      	str	r3, [r4, #0]
 8007fba:	6123      	str	r3, [r4, #16]
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	6163      	str	r3, [r4, #20]
 8007fc0:	b002      	add	sp, #8
 8007fc2:	bd70      	pop	{r4, r5, r6, pc}
 8007fc4:	ab01      	add	r3, sp, #4
 8007fc6:	466a      	mov	r2, sp
 8007fc8:	f7ff ffca 	bl	8007f60 <__swhatbuf_r>
 8007fcc:	9900      	ldr	r1, [sp, #0]
 8007fce:	4605      	mov	r5, r0
 8007fd0:	4630      	mov	r0, r6
 8007fd2:	f000 f877 	bl	80080c4 <_malloc_r>
 8007fd6:	b948      	cbnz	r0, 8007fec <__smakebuf_r+0x44>
 8007fd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fdc:	059a      	lsls	r2, r3, #22
 8007fde:	d4ef      	bmi.n	8007fc0 <__smakebuf_r+0x18>
 8007fe0:	f023 0303 	bic.w	r3, r3, #3
 8007fe4:	f043 0302 	orr.w	r3, r3, #2
 8007fe8:	81a3      	strh	r3, [r4, #12]
 8007fea:	e7e3      	b.n	8007fb4 <__smakebuf_r+0xc>
 8007fec:	4b0d      	ldr	r3, [pc, #52]	; (8008024 <__smakebuf_r+0x7c>)
 8007fee:	62b3      	str	r3, [r6, #40]	; 0x28
 8007ff0:	89a3      	ldrh	r3, [r4, #12]
 8007ff2:	6020      	str	r0, [r4, #0]
 8007ff4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ff8:	81a3      	strh	r3, [r4, #12]
 8007ffa:	9b00      	ldr	r3, [sp, #0]
 8007ffc:	6163      	str	r3, [r4, #20]
 8007ffe:	9b01      	ldr	r3, [sp, #4]
 8008000:	6120      	str	r0, [r4, #16]
 8008002:	b15b      	cbz	r3, 800801c <__smakebuf_r+0x74>
 8008004:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008008:	4630      	mov	r0, r6
 800800a:	f000 fc05 	bl	8008818 <_isatty_r>
 800800e:	b128      	cbz	r0, 800801c <__smakebuf_r+0x74>
 8008010:	89a3      	ldrh	r3, [r4, #12]
 8008012:	f023 0303 	bic.w	r3, r3, #3
 8008016:	f043 0301 	orr.w	r3, r3, #1
 800801a:	81a3      	strh	r3, [r4, #12]
 800801c:	89a3      	ldrh	r3, [r4, #12]
 800801e:	431d      	orrs	r5, r3
 8008020:	81a5      	strh	r5, [r4, #12]
 8008022:	e7cd      	b.n	8007fc0 <__smakebuf_r+0x18>
 8008024:	08007e15 	.word	0x08007e15

08008028 <_free_r>:
 8008028:	b538      	push	{r3, r4, r5, lr}
 800802a:	4605      	mov	r5, r0
 800802c:	2900      	cmp	r1, #0
 800802e:	d045      	beq.n	80080bc <_free_r+0x94>
 8008030:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008034:	1f0c      	subs	r4, r1, #4
 8008036:	2b00      	cmp	r3, #0
 8008038:	bfb8      	it	lt
 800803a:	18e4      	addlt	r4, r4, r3
 800803c:	f000 fc0e 	bl	800885c <__malloc_lock>
 8008040:	4a1f      	ldr	r2, [pc, #124]	; (80080c0 <_free_r+0x98>)
 8008042:	6813      	ldr	r3, [r2, #0]
 8008044:	4610      	mov	r0, r2
 8008046:	b933      	cbnz	r3, 8008056 <_free_r+0x2e>
 8008048:	6063      	str	r3, [r4, #4]
 800804a:	6014      	str	r4, [r2, #0]
 800804c:	4628      	mov	r0, r5
 800804e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008052:	f000 bc04 	b.w	800885e <__malloc_unlock>
 8008056:	42a3      	cmp	r3, r4
 8008058:	d90c      	bls.n	8008074 <_free_r+0x4c>
 800805a:	6821      	ldr	r1, [r4, #0]
 800805c:	1862      	adds	r2, r4, r1
 800805e:	4293      	cmp	r3, r2
 8008060:	bf04      	itt	eq
 8008062:	681a      	ldreq	r2, [r3, #0]
 8008064:	685b      	ldreq	r3, [r3, #4]
 8008066:	6063      	str	r3, [r4, #4]
 8008068:	bf04      	itt	eq
 800806a:	1852      	addeq	r2, r2, r1
 800806c:	6022      	streq	r2, [r4, #0]
 800806e:	6004      	str	r4, [r0, #0]
 8008070:	e7ec      	b.n	800804c <_free_r+0x24>
 8008072:	4613      	mov	r3, r2
 8008074:	685a      	ldr	r2, [r3, #4]
 8008076:	b10a      	cbz	r2, 800807c <_free_r+0x54>
 8008078:	42a2      	cmp	r2, r4
 800807a:	d9fa      	bls.n	8008072 <_free_r+0x4a>
 800807c:	6819      	ldr	r1, [r3, #0]
 800807e:	1858      	adds	r0, r3, r1
 8008080:	42a0      	cmp	r0, r4
 8008082:	d10b      	bne.n	800809c <_free_r+0x74>
 8008084:	6820      	ldr	r0, [r4, #0]
 8008086:	4401      	add	r1, r0
 8008088:	1858      	adds	r0, r3, r1
 800808a:	4282      	cmp	r2, r0
 800808c:	6019      	str	r1, [r3, #0]
 800808e:	d1dd      	bne.n	800804c <_free_r+0x24>
 8008090:	6810      	ldr	r0, [r2, #0]
 8008092:	6852      	ldr	r2, [r2, #4]
 8008094:	605a      	str	r2, [r3, #4]
 8008096:	4401      	add	r1, r0
 8008098:	6019      	str	r1, [r3, #0]
 800809a:	e7d7      	b.n	800804c <_free_r+0x24>
 800809c:	d902      	bls.n	80080a4 <_free_r+0x7c>
 800809e:	230c      	movs	r3, #12
 80080a0:	602b      	str	r3, [r5, #0]
 80080a2:	e7d3      	b.n	800804c <_free_r+0x24>
 80080a4:	6820      	ldr	r0, [r4, #0]
 80080a6:	1821      	adds	r1, r4, r0
 80080a8:	428a      	cmp	r2, r1
 80080aa:	bf04      	itt	eq
 80080ac:	6811      	ldreq	r1, [r2, #0]
 80080ae:	6852      	ldreq	r2, [r2, #4]
 80080b0:	6062      	str	r2, [r4, #4]
 80080b2:	bf04      	itt	eq
 80080b4:	1809      	addeq	r1, r1, r0
 80080b6:	6021      	streq	r1, [r4, #0]
 80080b8:	605c      	str	r4, [r3, #4]
 80080ba:	e7c7      	b.n	800804c <_free_r+0x24>
 80080bc:	bd38      	pop	{r3, r4, r5, pc}
 80080be:	bf00      	nop
 80080c0:	2000403c 	.word	0x2000403c

080080c4 <_malloc_r>:
 80080c4:	b570      	push	{r4, r5, r6, lr}
 80080c6:	1ccd      	adds	r5, r1, #3
 80080c8:	f025 0503 	bic.w	r5, r5, #3
 80080cc:	3508      	adds	r5, #8
 80080ce:	2d0c      	cmp	r5, #12
 80080d0:	bf38      	it	cc
 80080d2:	250c      	movcc	r5, #12
 80080d4:	2d00      	cmp	r5, #0
 80080d6:	4606      	mov	r6, r0
 80080d8:	db01      	blt.n	80080de <_malloc_r+0x1a>
 80080da:	42a9      	cmp	r1, r5
 80080dc:	d903      	bls.n	80080e6 <_malloc_r+0x22>
 80080de:	230c      	movs	r3, #12
 80080e0:	6033      	str	r3, [r6, #0]
 80080e2:	2000      	movs	r0, #0
 80080e4:	bd70      	pop	{r4, r5, r6, pc}
 80080e6:	f000 fbb9 	bl	800885c <__malloc_lock>
 80080ea:	4a21      	ldr	r2, [pc, #132]	; (8008170 <_malloc_r+0xac>)
 80080ec:	6814      	ldr	r4, [r2, #0]
 80080ee:	4621      	mov	r1, r4
 80080f0:	b991      	cbnz	r1, 8008118 <_malloc_r+0x54>
 80080f2:	4c20      	ldr	r4, [pc, #128]	; (8008174 <_malloc_r+0xb0>)
 80080f4:	6823      	ldr	r3, [r4, #0]
 80080f6:	b91b      	cbnz	r3, 8008100 <_malloc_r+0x3c>
 80080f8:	4630      	mov	r0, r6
 80080fa:	f000 fb05 	bl	8008708 <_sbrk_r>
 80080fe:	6020      	str	r0, [r4, #0]
 8008100:	4629      	mov	r1, r5
 8008102:	4630      	mov	r0, r6
 8008104:	f000 fb00 	bl	8008708 <_sbrk_r>
 8008108:	1c43      	adds	r3, r0, #1
 800810a:	d124      	bne.n	8008156 <_malloc_r+0x92>
 800810c:	230c      	movs	r3, #12
 800810e:	6033      	str	r3, [r6, #0]
 8008110:	4630      	mov	r0, r6
 8008112:	f000 fba4 	bl	800885e <__malloc_unlock>
 8008116:	e7e4      	b.n	80080e2 <_malloc_r+0x1e>
 8008118:	680b      	ldr	r3, [r1, #0]
 800811a:	1b5b      	subs	r3, r3, r5
 800811c:	d418      	bmi.n	8008150 <_malloc_r+0x8c>
 800811e:	2b0b      	cmp	r3, #11
 8008120:	d90f      	bls.n	8008142 <_malloc_r+0x7e>
 8008122:	600b      	str	r3, [r1, #0]
 8008124:	50cd      	str	r5, [r1, r3]
 8008126:	18cc      	adds	r4, r1, r3
 8008128:	4630      	mov	r0, r6
 800812a:	f000 fb98 	bl	800885e <__malloc_unlock>
 800812e:	f104 000b 	add.w	r0, r4, #11
 8008132:	1d23      	adds	r3, r4, #4
 8008134:	f020 0007 	bic.w	r0, r0, #7
 8008138:	1ac3      	subs	r3, r0, r3
 800813a:	d0d3      	beq.n	80080e4 <_malloc_r+0x20>
 800813c:	425a      	negs	r2, r3
 800813e:	50e2      	str	r2, [r4, r3]
 8008140:	e7d0      	b.n	80080e4 <_malloc_r+0x20>
 8008142:	428c      	cmp	r4, r1
 8008144:	684b      	ldr	r3, [r1, #4]
 8008146:	bf16      	itet	ne
 8008148:	6063      	strne	r3, [r4, #4]
 800814a:	6013      	streq	r3, [r2, #0]
 800814c:	460c      	movne	r4, r1
 800814e:	e7eb      	b.n	8008128 <_malloc_r+0x64>
 8008150:	460c      	mov	r4, r1
 8008152:	6849      	ldr	r1, [r1, #4]
 8008154:	e7cc      	b.n	80080f0 <_malloc_r+0x2c>
 8008156:	1cc4      	adds	r4, r0, #3
 8008158:	f024 0403 	bic.w	r4, r4, #3
 800815c:	42a0      	cmp	r0, r4
 800815e:	d005      	beq.n	800816c <_malloc_r+0xa8>
 8008160:	1a21      	subs	r1, r4, r0
 8008162:	4630      	mov	r0, r6
 8008164:	f000 fad0 	bl	8008708 <_sbrk_r>
 8008168:	3001      	adds	r0, #1
 800816a:	d0cf      	beq.n	800810c <_malloc_r+0x48>
 800816c:	6025      	str	r5, [r4, #0]
 800816e:	e7db      	b.n	8008128 <_malloc_r+0x64>
 8008170:	2000403c 	.word	0x2000403c
 8008174:	20004040 	.word	0x20004040

08008178 <__sfputc_r>:
 8008178:	6893      	ldr	r3, [r2, #8]
 800817a:	3b01      	subs	r3, #1
 800817c:	2b00      	cmp	r3, #0
 800817e:	b410      	push	{r4}
 8008180:	6093      	str	r3, [r2, #8]
 8008182:	da08      	bge.n	8008196 <__sfputc_r+0x1e>
 8008184:	6994      	ldr	r4, [r2, #24]
 8008186:	42a3      	cmp	r3, r4
 8008188:	db01      	blt.n	800818e <__sfputc_r+0x16>
 800818a:	290a      	cmp	r1, #10
 800818c:	d103      	bne.n	8008196 <__sfputc_r+0x1e>
 800818e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008192:	f7ff bcab 	b.w	8007aec <__swbuf_r>
 8008196:	6813      	ldr	r3, [r2, #0]
 8008198:	1c58      	adds	r0, r3, #1
 800819a:	6010      	str	r0, [r2, #0]
 800819c:	7019      	strb	r1, [r3, #0]
 800819e:	4608      	mov	r0, r1
 80081a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081a4:	4770      	bx	lr

080081a6 <__sfputs_r>:
 80081a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081a8:	4606      	mov	r6, r0
 80081aa:	460f      	mov	r7, r1
 80081ac:	4614      	mov	r4, r2
 80081ae:	18d5      	adds	r5, r2, r3
 80081b0:	42ac      	cmp	r4, r5
 80081b2:	d101      	bne.n	80081b8 <__sfputs_r+0x12>
 80081b4:	2000      	movs	r0, #0
 80081b6:	e007      	b.n	80081c8 <__sfputs_r+0x22>
 80081b8:	463a      	mov	r2, r7
 80081ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081be:	4630      	mov	r0, r6
 80081c0:	f7ff ffda 	bl	8008178 <__sfputc_r>
 80081c4:	1c43      	adds	r3, r0, #1
 80081c6:	d1f3      	bne.n	80081b0 <__sfputs_r+0xa>
 80081c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080081cc <_vfiprintf_r>:
 80081cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d0:	460c      	mov	r4, r1
 80081d2:	b09d      	sub	sp, #116	; 0x74
 80081d4:	4617      	mov	r7, r2
 80081d6:	461d      	mov	r5, r3
 80081d8:	4606      	mov	r6, r0
 80081da:	b118      	cbz	r0, 80081e4 <_vfiprintf_r+0x18>
 80081dc:	6983      	ldr	r3, [r0, #24]
 80081de:	b90b      	cbnz	r3, 80081e4 <_vfiprintf_r+0x18>
 80081e0:	f7ff fe34 	bl	8007e4c <__sinit>
 80081e4:	4b7c      	ldr	r3, [pc, #496]	; (80083d8 <_vfiprintf_r+0x20c>)
 80081e6:	429c      	cmp	r4, r3
 80081e8:	d158      	bne.n	800829c <_vfiprintf_r+0xd0>
 80081ea:	6874      	ldr	r4, [r6, #4]
 80081ec:	89a3      	ldrh	r3, [r4, #12]
 80081ee:	0718      	lsls	r0, r3, #28
 80081f0:	d55e      	bpl.n	80082b0 <_vfiprintf_r+0xe4>
 80081f2:	6923      	ldr	r3, [r4, #16]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d05b      	beq.n	80082b0 <_vfiprintf_r+0xe4>
 80081f8:	2300      	movs	r3, #0
 80081fa:	9309      	str	r3, [sp, #36]	; 0x24
 80081fc:	2320      	movs	r3, #32
 80081fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008202:	2330      	movs	r3, #48	; 0x30
 8008204:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008208:	9503      	str	r5, [sp, #12]
 800820a:	f04f 0b01 	mov.w	fp, #1
 800820e:	46b8      	mov	r8, r7
 8008210:	4645      	mov	r5, r8
 8008212:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008216:	b10b      	cbz	r3, 800821c <_vfiprintf_r+0x50>
 8008218:	2b25      	cmp	r3, #37	; 0x25
 800821a:	d154      	bne.n	80082c6 <_vfiprintf_r+0xfa>
 800821c:	ebb8 0a07 	subs.w	sl, r8, r7
 8008220:	d00b      	beq.n	800823a <_vfiprintf_r+0x6e>
 8008222:	4653      	mov	r3, sl
 8008224:	463a      	mov	r2, r7
 8008226:	4621      	mov	r1, r4
 8008228:	4630      	mov	r0, r6
 800822a:	f7ff ffbc 	bl	80081a6 <__sfputs_r>
 800822e:	3001      	adds	r0, #1
 8008230:	f000 80c2 	beq.w	80083b8 <_vfiprintf_r+0x1ec>
 8008234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008236:	4453      	add	r3, sl
 8008238:	9309      	str	r3, [sp, #36]	; 0x24
 800823a:	f898 3000 	ldrb.w	r3, [r8]
 800823e:	2b00      	cmp	r3, #0
 8008240:	f000 80ba 	beq.w	80083b8 <_vfiprintf_r+0x1ec>
 8008244:	2300      	movs	r3, #0
 8008246:	f04f 32ff 	mov.w	r2, #4294967295
 800824a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800824e:	9304      	str	r3, [sp, #16]
 8008250:	9307      	str	r3, [sp, #28]
 8008252:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008256:	931a      	str	r3, [sp, #104]	; 0x68
 8008258:	46a8      	mov	r8, r5
 800825a:	2205      	movs	r2, #5
 800825c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8008260:	485e      	ldr	r0, [pc, #376]	; (80083dc <_vfiprintf_r+0x210>)
 8008262:	f7f7 ffc5 	bl	80001f0 <memchr>
 8008266:	9b04      	ldr	r3, [sp, #16]
 8008268:	bb78      	cbnz	r0, 80082ca <_vfiprintf_r+0xfe>
 800826a:	06d9      	lsls	r1, r3, #27
 800826c:	bf44      	itt	mi
 800826e:	2220      	movmi	r2, #32
 8008270:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008274:	071a      	lsls	r2, r3, #28
 8008276:	bf44      	itt	mi
 8008278:	222b      	movmi	r2, #43	; 0x2b
 800827a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800827e:	782a      	ldrb	r2, [r5, #0]
 8008280:	2a2a      	cmp	r2, #42	; 0x2a
 8008282:	d02a      	beq.n	80082da <_vfiprintf_r+0x10e>
 8008284:	9a07      	ldr	r2, [sp, #28]
 8008286:	46a8      	mov	r8, r5
 8008288:	2000      	movs	r0, #0
 800828a:	250a      	movs	r5, #10
 800828c:	4641      	mov	r1, r8
 800828e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008292:	3b30      	subs	r3, #48	; 0x30
 8008294:	2b09      	cmp	r3, #9
 8008296:	d969      	bls.n	800836c <_vfiprintf_r+0x1a0>
 8008298:	b360      	cbz	r0, 80082f4 <_vfiprintf_r+0x128>
 800829a:	e024      	b.n	80082e6 <_vfiprintf_r+0x11a>
 800829c:	4b50      	ldr	r3, [pc, #320]	; (80083e0 <_vfiprintf_r+0x214>)
 800829e:	429c      	cmp	r4, r3
 80082a0:	d101      	bne.n	80082a6 <_vfiprintf_r+0xda>
 80082a2:	68b4      	ldr	r4, [r6, #8]
 80082a4:	e7a2      	b.n	80081ec <_vfiprintf_r+0x20>
 80082a6:	4b4f      	ldr	r3, [pc, #316]	; (80083e4 <_vfiprintf_r+0x218>)
 80082a8:	429c      	cmp	r4, r3
 80082aa:	bf08      	it	eq
 80082ac:	68f4      	ldreq	r4, [r6, #12]
 80082ae:	e79d      	b.n	80081ec <_vfiprintf_r+0x20>
 80082b0:	4621      	mov	r1, r4
 80082b2:	4630      	mov	r0, r6
 80082b4:	f7ff fc6c 	bl	8007b90 <__swsetup_r>
 80082b8:	2800      	cmp	r0, #0
 80082ba:	d09d      	beq.n	80081f8 <_vfiprintf_r+0x2c>
 80082bc:	f04f 30ff 	mov.w	r0, #4294967295
 80082c0:	b01d      	add	sp, #116	; 0x74
 80082c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082c6:	46a8      	mov	r8, r5
 80082c8:	e7a2      	b.n	8008210 <_vfiprintf_r+0x44>
 80082ca:	4a44      	ldr	r2, [pc, #272]	; (80083dc <_vfiprintf_r+0x210>)
 80082cc:	1a80      	subs	r0, r0, r2
 80082ce:	fa0b f000 	lsl.w	r0, fp, r0
 80082d2:	4318      	orrs	r0, r3
 80082d4:	9004      	str	r0, [sp, #16]
 80082d6:	4645      	mov	r5, r8
 80082d8:	e7be      	b.n	8008258 <_vfiprintf_r+0x8c>
 80082da:	9a03      	ldr	r2, [sp, #12]
 80082dc:	1d11      	adds	r1, r2, #4
 80082de:	6812      	ldr	r2, [r2, #0]
 80082e0:	9103      	str	r1, [sp, #12]
 80082e2:	2a00      	cmp	r2, #0
 80082e4:	db01      	blt.n	80082ea <_vfiprintf_r+0x11e>
 80082e6:	9207      	str	r2, [sp, #28]
 80082e8:	e004      	b.n	80082f4 <_vfiprintf_r+0x128>
 80082ea:	4252      	negs	r2, r2
 80082ec:	f043 0302 	orr.w	r3, r3, #2
 80082f0:	9207      	str	r2, [sp, #28]
 80082f2:	9304      	str	r3, [sp, #16]
 80082f4:	f898 3000 	ldrb.w	r3, [r8]
 80082f8:	2b2e      	cmp	r3, #46	; 0x2e
 80082fa:	d10e      	bne.n	800831a <_vfiprintf_r+0x14e>
 80082fc:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008300:	2b2a      	cmp	r3, #42	; 0x2a
 8008302:	d138      	bne.n	8008376 <_vfiprintf_r+0x1aa>
 8008304:	9b03      	ldr	r3, [sp, #12]
 8008306:	1d1a      	adds	r2, r3, #4
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	9203      	str	r2, [sp, #12]
 800830c:	2b00      	cmp	r3, #0
 800830e:	bfb8      	it	lt
 8008310:	f04f 33ff 	movlt.w	r3, #4294967295
 8008314:	f108 0802 	add.w	r8, r8, #2
 8008318:	9305      	str	r3, [sp, #20]
 800831a:	4d33      	ldr	r5, [pc, #204]	; (80083e8 <_vfiprintf_r+0x21c>)
 800831c:	f898 1000 	ldrb.w	r1, [r8]
 8008320:	2203      	movs	r2, #3
 8008322:	4628      	mov	r0, r5
 8008324:	f7f7 ff64 	bl	80001f0 <memchr>
 8008328:	b140      	cbz	r0, 800833c <_vfiprintf_r+0x170>
 800832a:	2340      	movs	r3, #64	; 0x40
 800832c:	1b40      	subs	r0, r0, r5
 800832e:	fa03 f000 	lsl.w	r0, r3, r0
 8008332:	9b04      	ldr	r3, [sp, #16]
 8008334:	4303      	orrs	r3, r0
 8008336:	f108 0801 	add.w	r8, r8, #1
 800833a:	9304      	str	r3, [sp, #16]
 800833c:	f898 1000 	ldrb.w	r1, [r8]
 8008340:	482a      	ldr	r0, [pc, #168]	; (80083ec <_vfiprintf_r+0x220>)
 8008342:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008346:	2206      	movs	r2, #6
 8008348:	f108 0701 	add.w	r7, r8, #1
 800834c:	f7f7 ff50 	bl	80001f0 <memchr>
 8008350:	2800      	cmp	r0, #0
 8008352:	d037      	beq.n	80083c4 <_vfiprintf_r+0x1f8>
 8008354:	4b26      	ldr	r3, [pc, #152]	; (80083f0 <_vfiprintf_r+0x224>)
 8008356:	bb1b      	cbnz	r3, 80083a0 <_vfiprintf_r+0x1d4>
 8008358:	9b03      	ldr	r3, [sp, #12]
 800835a:	3307      	adds	r3, #7
 800835c:	f023 0307 	bic.w	r3, r3, #7
 8008360:	3308      	adds	r3, #8
 8008362:	9303      	str	r3, [sp, #12]
 8008364:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008366:	444b      	add	r3, r9
 8008368:	9309      	str	r3, [sp, #36]	; 0x24
 800836a:	e750      	b.n	800820e <_vfiprintf_r+0x42>
 800836c:	fb05 3202 	mla	r2, r5, r2, r3
 8008370:	2001      	movs	r0, #1
 8008372:	4688      	mov	r8, r1
 8008374:	e78a      	b.n	800828c <_vfiprintf_r+0xc0>
 8008376:	2300      	movs	r3, #0
 8008378:	f108 0801 	add.w	r8, r8, #1
 800837c:	9305      	str	r3, [sp, #20]
 800837e:	4619      	mov	r1, r3
 8008380:	250a      	movs	r5, #10
 8008382:	4640      	mov	r0, r8
 8008384:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008388:	3a30      	subs	r2, #48	; 0x30
 800838a:	2a09      	cmp	r2, #9
 800838c:	d903      	bls.n	8008396 <_vfiprintf_r+0x1ca>
 800838e:	2b00      	cmp	r3, #0
 8008390:	d0c3      	beq.n	800831a <_vfiprintf_r+0x14e>
 8008392:	9105      	str	r1, [sp, #20]
 8008394:	e7c1      	b.n	800831a <_vfiprintf_r+0x14e>
 8008396:	fb05 2101 	mla	r1, r5, r1, r2
 800839a:	2301      	movs	r3, #1
 800839c:	4680      	mov	r8, r0
 800839e:	e7f0      	b.n	8008382 <_vfiprintf_r+0x1b6>
 80083a0:	ab03      	add	r3, sp, #12
 80083a2:	9300      	str	r3, [sp, #0]
 80083a4:	4622      	mov	r2, r4
 80083a6:	4b13      	ldr	r3, [pc, #76]	; (80083f4 <_vfiprintf_r+0x228>)
 80083a8:	a904      	add	r1, sp, #16
 80083aa:	4630      	mov	r0, r6
 80083ac:	f3af 8000 	nop.w
 80083b0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80083b4:	4681      	mov	r9, r0
 80083b6:	d1d5      	bne.n	8008364 <_vfiprintf_r+0x198>
 80083b8:	89a3      	ldrh	r3, [r4, #12]
 80083ba:	065b      	lsls	r3, r3, #25
 80083bc:	f53f af7e 	bmi.w	80082bc <_vfiprintf_r+0xf0>
 80083c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80083c2:	e77d      	b.n	80082c0 <_vfiprintf_r+0xf4>
 80083c4:	ab03      	add	r3, sp, #12
 80083c6:	9300      	str	r3, [sp, #0]
 80083c8:	4622      	mov	r2, r4
 80083ca:	4b0a      	ldr	r3, [pc, #40]	; (80083f4 <_vfiprintf_r+0x228>)
 80083cc:	a904      	add	r1, sp, #16
 80083ce:	4630      	mov	r0, r6
 80083d0:	f000 f888 	bl	80084e4 <_printf_i>
 80083d4:	e7ec      	b.n	80083b0 <_vfiprintf_r+0x1e4>
 80083d6:	bf00      	nop
 80083d8:	08009bcc 	.word	0x08009bcc
 80083dc:	08009c0c 	.word	0x08009c0c
 80083e0:	08009bec 	.word	0x08009bec
 80083e4:	08009bac 	.word	0x08009bac
 80083e8:	08009c12 	.word	0x08009c12
 80083ec:	08009c16 	.word	0x08009c16
 80083f0:	00000000 	.word	0x00000000
 80083f4:	080081a7 	.word	0x080081a7

080083f8 <_printf_common>:
 80083f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083fc:	4691      	mov	r9, r2
 80083fe:	461f      	mov	r7, r3
 8008400:	688a      	ldr	r2, [r1, #8]
 8008402:	690b      	ldr	r3, [r1, #16]
 8008404:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008408:	4293      	cmp	r3, r2
 800840a:	bfb8      	it	lt
 800840c:	4613      	movlt	r3, r2
 800840e:	f8c9 3000 	str.w	r3, [r9]
 8008412:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008416:	4606      	mov	r6, r0
 8008418:	460c      	mov	r4, r1
 800841a:	b112      	cbz	r2, 8008422 <_printf_common+0x2a>
 800841c:	3301      	adds	r3, #1
 800841e:	f8c9 3000 	str.w	r3, [r9]
 8008422:	6823      	ldr	r3, [r4, #0]
 8008424:	0699      	lsls	r1, r3, #26
 8008426:	bf42      	ittt	mi
 8008428:	f8d9 3000 	ldrmi.w	r3, [r9]
 800842c:	3302      	addmi	r3, #2
 800842e:	f8c9 3000 	strmi.w	r3, [r9]
 8008432:	6825      	ldr	r5, [r4, #0]
 8008434:	f015 0506 	ands.w	r5, r5, #6
 8008438:	d107      	bne.n	800844a <_printf_common+0x52>
 800843a:	f104 0a19 	add.w	sl, r4, #25
 800843e:	68e3      	ldr	r3, [r4, #12]
 8008440:	f8d9 2000 	ldr.w	r2, [r9]
 8008444:	1a9b      	subs	r3, r3, r2
 8008446:	42ab      	cmp	r3, r5
 8008448:	dc28      	bgt.n	800849c <_printf_common+0xa4>
 800844a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800844e:	6822      	ldr	r2, [r4, #0]
 8008450:	3300      	adds	r3, #0
 8008452:	bf18      	it	ne
 8008454:	2301      	movne	r3, #1
 8008456:	0692      	lsls	r2, r2, #26
 8008458:	d42d      	bmi.n	80084b6 <_printf_common+0xbe>
 800845a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800845e:	4639      	mov	r1, r7
 8008460:	4630      	mov	r0, r6
 8008462:	47c0      	blx	r8
 8008464:	3001      	adds	r0, #1
 8008466:	d020      	beq.n	80084aa <_printf_common+0xb2>
 8008468:	6823      	ldr	r3, [r4, #0]
 800846a:	68e5      	ldr	r5, [r4, #12]
 800846c:	f8d9 2000 	ldr.w	r2, [r9]
 8008470:	f003 0306 	and.w	r3, r3, #6
 8008474:	2b04      	cmp	r3, #4
 8008476:	bf08      	it	eq
 8008478:	1aad      	subeq	r5, r5, r2
 800847a:	68a3      	ldr	r3, [r4, #8]
 800847c:	6922      	ldr	r2, [r4, #16]
 800847e:	bf0c      	ite	eq
 8008480:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008484:	2500      	movne	r5, #0
 8008486:	4293      	cmp	r3, r2
 8008488:	bfc4      	itt	gt
 800848a:	1a9b      	subgt	r3, r3, r2
 800848c:	18ed      	addgt	r5, r5, r3
 800848e:	f04f 0900 	mov.w	r9, #0
 8008492:	341a      	adds	r4, #26
 8008494:	454d      	cmp	r5, r9
 8008496:	d11a      	bne.n	80084ce <_printf_common+0xd6>
 8008498:	2000      	movs	r0, #0
 800849a:	e008      	b.n	80084ae <_printf_common+0xb6>
 800849c:	2301      	movs	r3, #1
 800849e:	4652      	mov	r2, sl
 80084a0:	4639      	mov	r1, r7
 80084a2:	4630      	mov	r0, r6
 80084a4:	47c0      	blx	r8
 80084a6:	3001      	adds	r0, #1
 80084a8:	d103      	bne.n	80084b2 <_printf_common+0xba>
 80084aa:	f04f 30ff 	mov.w	r0, #4294967295
 80084ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084b2:	3501      	adds	r5, #1
 80084b4:	e7c3      	b.n	800843e <_printf_common+0x46>
 80084b6:	18e1      	adds	r1, r4, r3
 80084b8:	1c5a      	adds	r2, r3, #1
 80084ba:	2030      	movs	r0, #48	; 0x30
 80084bc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80084c0:	4422      	add	r2, r4
 80084c2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80084c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80084ca:	3302      	adds	r3, #2
 80084cc:	e7c5      	b.n	800845a <_printf_common+0x62>
 80084ce:	2301      	movs	r3, #1
 80084d0:	4622      	mov	r2, r4
 80084d2:	4639      	mov	r1, r7
 80084d4:	4630      	mov	r0, r6
 80084d6:	47c0      	blx	r8
 80084d8:	3001      	adds	r0, #1
 80084da:	d0e6      	beq.n	80084aa <_printf_common+0xb2>
 80084dc:	f109 0901 	add.w	r9, r9, #1
 80084e0:	e7d8      	b.n	8008494 <_printf_common+0x9c>
	...

080084e4 <_printf_i>:
 80084e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80084e8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80084ec:	460c      	mov	r4, r1
 80084ee:	7e09      	ldrb	r1, [r1, #24]
 80084f0:	b085      	sub	sp, #20
 80084f2:	296e      	cmp	r1, #110	; 0x6e
 80084f4:	4617      	mov	r7, r2
 80084f6:	4606      	mov	r6, r0
 80084f8:	4698      	mov	r8, r3
 80084fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80084fc:	f000 80b3 	beq.w	8008666 <_printf_i+0x182>
 8008500:	d822      	bhi.n	8008548 <_printf_i+0x64>
 8008502:	2963      	cmp	r1, #99	; 0x63
 8008504:	d036      	beq.n	8008574 <_printf_i+0x90>
 8008506:	d80a      	bhi.n	800851e <_printf_i+0x3a>
 8008508:	2900      	cmp	r1, #0
 800850a:	f000 80b9 	beq.w	8008680 <_printf_i+0x19c>
 800850e:	2958      	cmp	r1, #88	; 0x58
 8008510:	f000 8083 	beq.w	800861a <_printf_i+0x136>
 8008514:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008518:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800851c:	e032      	b.n	8008584 <_printf_i+0xa0>
 800851e:	2964      	cmp	r1, #100	; 0x64
 8008520:	d001      	beq.n	8008526 <_printf_i+0x42>
 8008522:	2969      	cmp	r1, #105	; 0x69
 8008524:	d1f6      	bne.n	8008514 <_printf_i+0x30>
 8008526:	6820      	ldr	r0, [r4, #0]
 8008528:	6813      	ldr	r3, [r2, #0]
 800852a:	0605      	lsls	r5, r0, #24
 800852c:	f103 0104 	add.w	r1, r3, #4
 8008530:	d52a      	bpl.n	8008588 <_printf_i+0xa4>
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	6011      	str	r1, [r2, #0]
 8008536:	2b00      	cmp	r3, #0
 8008538:	da03      	bge.n	8008542 <_printf_i+0x5e>
 800853a:	222d      	movs	r2, #45	; 0x2d
 800853c:	425b      	negs	r3, r3
 800853e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008542:	486f      	ldr	r0, [pc, #444]	; (8008700 <_printf_i+0x21c>)
 8008544:	220a      	movs	r2, #10
 8008546:	e039      	b.n	80085bc <_printf_i+0xd8>
 8008548:	2973      	cmp	r1, #115	; 0x73
 800854a:	f000 809d 	beq.w	8008688 <_printf_i+0x1a4>
 800854e:	d808      	bhi.n	8008562 <_printf_i+0x7e>
 8008550:	296f      	cmp	r1, #111	; 0x6f
 8008552:	d020      	beq.n	8008596 <_printf_i+0xb2>
 8008554:	2970      	cmp	r1, #112	; 0x70
 8008556:	d1dd      	bne.n	8008514 <_printf_i+0x30>
 8008558:	6823      	ldr	r3, [r4, #0]
 800855a:	f043 0320 	orr.w	r3, r3, #32
 800855e:	6023      	str	r3, [r4, #0]
 8008560:	e003      	b.n	800856a <_printf_i+0x86>
 8008562:	2975      	cmp	r1, #117	; 0x75
 8008564:	d017      	beq.n	8008596 <_printf_i+0xb2>
 8008566:	2978      	cmp	r1, #120	; 0x78
 8008568:	d1d4      	bne.n	8008514 <_printf_i+0x30>
 800856a:	2378      	movs	r3, #120	; 0x78
 800856c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008570:	4864      	ldr	r0, [pc, #400]	; (8008704 <_printf_i+0x220>)
 8008572:	e055      	b.n	8008620 <_printf_i+0x13c>
 8008574:	6813      	ldr	r3, [r2, #0]
 8008576:	1d19      	adds	r1, r3, #4
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	6011      	str	r1, [r2, #0]
 800857c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008580:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008584:	2301      	movs	r3, #1
 8008586:	e08c      	b.n	80086a2 <_printf_i+0x1be>
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	6011      	str	r1, [r2, #0]
 800858c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008590:	bf18      	it	ne
 8008592:	b21b      	sxthne	r3, r3
 8008594:	e7cf      	b.n	8008536 <_printf_i+0x52>
 8008596:	6813      	ldr	r3, [r2, #0]
 8008598:	6825      	ldr	r5, [r4, #0]
 800859a:	1d18      	adds	r0, r3, #4
 800859c:	6010      	str	r0, [r2, #0]
 800859e:	0628      	lsls	r0, r5, #24
 80085a0:	d501      	bpl.n	80085a6 <_printf_i+0xc2>
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	e002      	b.n	80085ac <_printf_i+0xc8>
 80085a6:	0668      	lsls	r0, r5, #25
 80085a8:	d5fb      	bpl.n	80085a2 <_printf_i+0xbe>
 80085aa:	881b      	ldrh	r3, [r3, #0]
 80085ac:	4854      	ldr	r0, [pc, #336]	; (8008700 <_printf_i+0x21c>)
 80085ae:	296f      	cmp	r1, #111	; 0x6f
 80085b0:	bf14      	ite	ne
 80085b2:	220a      	movne	r2, #10
 80085b4:	2208      	moveq	r2, #8
 80085b6:	2100      	movs	r1, #0
 80085b8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80085bc:	6865      	ldr	r5, [r4, #4]
 80085be:	60a5      	str	r5, [r4, #8]
 80085c0:	2d00      	cmp	r5, #0
 80085c2:	f2c0 8095 	blt.w	80086f0 <_printf_i+0x20c>
 80085c6:	6821      	ldr	r1, [r4, #0]
 80085c8:	f021 0104 	bic.w	r1, r1, #4
 80085cc:	6021      	str	r1, [r4, #0]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d13d      	bne.n	800864e <_printf_i+0x16a>
 80085d2:	2d00      	cmp	r5, #0
 80085d4:	f040 808e 	bne.w	80086f4 <_printf_i+0x210>
 80085d8:	4665      	mov	r5, ip
 80085da:	2a08      	cmp	r2, #8
 80085dc:	d10b      	bne.n	80085f6 <_printf_i+0x112>
 80085de:	6823      	ldr	r3, [r4, #0]
 80085e0:	07db      	lsls	r3, r3, #31
 80085e2:	d508      	bpl.n	80085f6 <_printf_i+0x112>
 80085e4:	6923      	ldr	r3, [r4, #16]
 80085e6:	6862      	ldr	r2, [r4, #4]
 80085e8:	429a      	cmp	r2, r3
 80085ea:	bfde      	ittt	le
 80085ec:	2330      	movle	r3, #48	; 0x30
 80085ee:	f805 3c01 	strble.w	r3, [r5, #-1]
 80085f2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80085f6:	ebac 0305 	sub.w	r3, ip, r5
 80085fa:	6123      	str	r3, [r4, #16]
 80085fc:	f8cd 8000 	str.w	r8, [sp]
 8008600:	463b      	mov	r3, r7
 8008602:	aa03      	add	r2, sp, #12
 8008604:	4621      	mov	r1, r4
 8008606:	4630      	mov	r0, r6
 8008608:	f7ff fef6 	bl	80083f8 <_printf_common>
 800860c:	3001      	adds	r0, #1
 800860e:	d14d      	bne.n	80086ac <_printf_i+0x1c8>
 8008610:	f04f 30ff 	mov.w	r0, #4294967295
 8008614:	b005      	add	sp, #20
 8008616:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800861a:	4839      	ldr	r0, [pc, #228]	; (8008700 <_printf_i+0x21c>)
 800861c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008620:	6813      	ldr	r3, [r2, #0]
 8008622:	6821      	ldr	r1, [r4, #0]
 8008624:	1d1d      	adds	r5, r3, #4
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	6015      	str	r5, [r2, #0]
 800862a:	060a      	lsls	r2, r1, #24
 800862c:	d50b      	bpl.n	8008646 <_printf_i+0x162>
 800862e:	07ca      	lsls	r2, r1, #31
 8008630:	bf44      	itt	mi
 8008632:	f041 0120 	orrmi.w	r1, r1, #32
 8008636:	6021      	strmi	r1, [r4, #0]
 8008638:	b91b      	cbnz	r3, 8008642 <_printf_i+0x15e>
 800863a:	6822      	ldr	r2, [r4, #0]
 800863c:	f022 0220 	bic.w	r2, r2, #32
 8008640:	6022      	str	r2, [r4, #0]
 8008642:	2210      	movs	r2, #16
 8008644:	e7b7      	b.n	80085b6 <_printf_i+0xd2>
 8008646:	064d      	lsls	r5, r1, #25
 8008648:	bf48      	it	mi
 800864a:	b29b      	uxthmi	r3, r3
 800864c:	e7ef      	b.n	800862e <_printf_i+0x14a>
 800864e:	4665      	mov	r5, ip
 8008650:	fbb3 f1f2 	udiv	r1, r3, r2
 8008654:	fb02 3311 	mls	r3, r2, r1, r3
 8008658:	5cc3      	ldrb	r3, [r0, r3]
 800865a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800865e:	460b      	mov	r3, r1
 8008660:	2900      	cmp	r1, #0
 8008662:	d1f5      	bne.n	8008650 <_printf_i+0x16c>
 8008664:	e7b9      	b.n	80085da <_printf_i+0xf6>
 8008666:	6813      	ldr	r3, [r2, #0]
 8008668:	6825      	ldr	r5, [r4, #0]
 800866a:	6961      	ldr	r1, [r4, #20]
 800866c:	1d18      	adds	r0, r3, #4
 800866e:	6010      	str	r0, [r2, #0]
 8008670:	0628      	lsls	r0, r5, #24
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	d501      	bpl.n	800867a <_printf_i+0x196>
 8008676:	6019      	str	r1, [r3, #0]
 8008678:	e002      	b.n	8008680 <_printf_i+0x19c>
 800867a:	066a      	lsls	r2, r5, #25
 800867c:	d5fb      	bpl.n	8008676 <_printf_i+0x192>
 800867e:	8019      	strh	r1, [r3, #0]
 8008680:	2300      	movs	r3, #0
 8008682:	6123      	str	r3, [r4, #16]
 8008684:	4665      	mov	r5, ip
 8008686:	e7b9      	b.n	80085fc <_printf_i+0x118>
 8008688:	6813      	ldr	r3, [r2, #0]
 800868a:	1d19      	adds	r1, r3, #4
 800868c:	6011      	str	r1, [r2, #0]
 800868e:	681d      	ldr	r5, [r3, #0]
 8008690:	6862      	ldr	r2, [r4, #4]
 8008692:	2100      	movs	r1, #0
 8008694:	4628      	mov	r0, r5
 8008696:	f7f7 fdab 	bl	80001f0 <memchr>
 800869a:	b108      	cbz	r0, 80086a0 <_printf_i+0x1bc>
 800869c:	1b40      	subs	r0, r0, r5
 800869e:	6060      	str	r0, [r4, #4]
 80086a0:	6863      	ldr	r3, [r4, #4]
 80086a2:	6123      	str	r3, [r4, #16]
 80086a4:	2300      	movs	r3, #0
 80086a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086aa:	e7a7      	b.n	80085fc <_printf_i+0x118>
 80086ac:	6923      	ldr	r3, [r4, #16]
 80086ae:	462a      	mov	r2, r5
 80086b0:	4639      	mov	r1, r7
 80086b2:	4630      	mov	r0, r6
 80086b4:	47c0      	blx	r8
 80086b6:	3001      	adds	r0, #1
 80086b8:	d0aa      	beq.n	8008610 <_printf_i+0x12c>
 80086ba:	6823      	ldr	r3, [r4, #0]
 80086bc:	079b      	lsls	r3, r3, #30
 80086be:	d413      	bmi.n	80086e8 <_printf_i+0x204>
 80086c0:	68e0      	ldr	r0, [r4, #12]
 80086c2:	9b03      	ldr	r3, [sp, #12]
 80086c4:	4298      	cmp	r0, r3
 80086c6:	bfb8      	it	lt
 80086c8:	4618      	movlt	r0, r3
 80086ca:	e7a3      	b.n	8008614 <_printf_i+0x130>
 80086cc:	2301      	movs	r3, #1
 80086ce:	464a      	mov	r2, r9
 80086d0:	4639      	mov	r1, r7
 80086d2:	4630      	mov	r0, r6
 80086d4:	47c0      	blx	r8
 80086d6:	3001      	adds	r0, #1
 80086d8:	d09a      	beq.n	8008610 <_printf_i+0x12c>
 80086da:	3501      	adds	r5, #1
 80086dc:	68e3      	ldr	r3, [r4, #12]
 80086de:	9a03      	ldr	r2, [sp, #12]
 80086e0:	1a9b      	subs	r3, r3, r2
 80086e2:	42ab      	cmp	r3, r5
 80086e4:	dcf2      	bgt.n	80086cc <_printf_i+0x1e8>
 80086e6:	e7eb      	b.n	80086c0 <_printf_i+0x1dc>
 80086e8:	2500      	movs	r5, #0
 80086ea:	f104 0919 	add.w	r9, r4, #25
 80086ee:	e7f5      	b.n	80086dc <_printf_i+0x1f8>
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d1ac      	bne.n	800864e <_printf_i+0x16a>
 80086f4:	7803      	ldrb	r3, [r0, #0]
 80086f6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80086fa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086fe:	e76c      	b.n	80085da <_printf_i+0xf6>
 8008700:	08009c1d 	.word	0x08009c1d
 8008704:	08009c2e 	.word	0x08009c2e

08008708 <_sbrk_r>:
 8008708:	b538      	push	{r3, r4, r5, lr}
 800870a:	4c06      	ldr	r4, [pc, #24]	; (8008724 <_sbrk_r+0x1c>)
 800870c:	2300      	movs	r3, #0
 800870e:	4605      	mov	r5, r0
 8008710:	4608      	mov	r0, r1
 8008712:	6023      	str	r3, [r4, #0]
 8008714:	f7fa f8ce 	bl	80028b4 <_sbrk>
 8008718:	1c43      	adds	r3, r0, #1
 800871a:	d102      	bne.n	8008722 <_sbrk_r+0x1a>
 800871c:	6823      	ldr	r3, [r4, #0]
 800871e:	b103      	cbz	r3, 8008722 <_sbrk_r+0x1a>
 8008720:	602b      	str	r3, [r5, #0]
 8008722:	bd38      	pop	{r3, r4, r5, pc}
 8008724:	200043f8 	.word	0x200043f8

08008728 <__sread>:
 8008728:	b510      	push	{r4, lr}
 800872a:	460c      	mov	r4, r1
 800872c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008730:	f000 f896 	bl	8008860 <_read_r>
 8008734:	2800      	cmp	r0, #0
 8008736:	bfab      	itete	ge
 8008738:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800873a:	89a3      	ldrhlt	r3, [r4, #12]
 800873c:	181b      	addge	r3, r3, r0
 800873e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008742:	bfac      	ite	ge
 8008744:	6563      	strge	r3, [r4, #84]	; 0x54
 8008746:	81a3      	strhlt	r3, [r4, #12]
 8008748:	bd10      	pop	{r4, pc}

0800874a <__swrite>:
 800874a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800874e:	461f      	mov	r7, r3
 8008750:	898b      	ldrh	r3, [r1, #12]
 8008752:	05db      	lsls	r3, r3, #23
 8008754:	4605      	mov	r5, r0
 8008756:	460c      	mov	r4, r1
 8008758:	4616      	mov	r6, r2
 800875a:	d505      	bpl.n	8008768 <__swrite+0x1e>
 800875c:	2302      	movs	r3, #2
 800875e:	2200      	movs	r2, #0
 8008760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008764:	f000 f868 	bl	8008838 <_lseek_r>
 8008768:	89a3      	ldrh	r3, [r4, #12]
 800876a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800876e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008772:	81a3      	strh	r3, [r4, #12]
 8008774:	4632      	mov	r2, r6
 8008776:	463b      	mov	r3, r7
 8008778:	4628      	mov	r0, r5
 800877a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800877e:	f000 b817 	b.w	80087b0 <_write_r>

08008782 <__sseek>:
 8008782:	b510      	push	{r4, lr}
 8008784:	460c      	mov	r4, r1
 8008786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800878a:	f000 f855 	bl	8008838 <_lseek_r>
 800878e:	1c43      	adds	r3, r0, #1
 8008790:	89a3      	ldrh	r3, [r4, #12]
 8008792:	bf15      	itete	ne
 8008794:	6560      	strne	r0, [r4, #84]	; 0x54
 8008796:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800879a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800879e:	81a3      	strheq	r3, [r4, #12]
 80087a0:	bf18      	it	ne
 80087a2:	81a3      	strhne	r3, [r4, #12]
 80087a4:	bd10      	pop	{r4, pc}

080087a6 <__sclose>:
 80087a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087aa:	f000 b813 	b.w	80087d4 <_close_r>
	...

080087b0 <_write_r>:
 80087b0:	b538      	push	{r3, r4, r5, lr}
 80087b2:	4c07      	ldr	r4, [pc, #28]	; (80087d0 <_write_r+0x20>)
 80087b4:	4605      	mov	r5, r0
 80087b6:	4608      	mov	r0, r1
 80087b8:	4611      	mov	r1, r2
 80087ba:	2200      	movs	r2, #0
 80087bc:	6022      	str	r2, [r4, #0]
 80087be:	461a      	mov	r2, r3
 80087c0:	f7fa f827 	bl	8002812 <_write>
 80087c4:	1c43      	adds	r3, r0, #1
 80087c6:	d102      	bne.n	80087ce <_write_r+0x1e>
 80087c8:	6823      	ldr	r3, [r4, #0]
 80087ca:	b103      	cbz	r3, 80087ce <_write_r+0x1e>
 80087cc:	602b      	str	r3, [r5, #0]
 80087ce:	bd38      	pop	{r3, r4, r5, pc}
 80087d0:	200043f8 	.word	0x200043f8

080087d4 <_close_r>:
 80087d4:	b538      	push	{r3, r4, r5, lr}
 80087d6:	4c06      	ldr	r4, [pc, #24]	; (80087f0 <_close_r+0x1c>)
 80087d8:	2300      	movs	r3, #0
 80087da:	4605      	mov	r5, r0
 80087dc:	4608      	mov	r0, r1
 80087de:	6023      	str	r3, [r4, #0]
 80087e0:	f7fa f833 	bl	800284a <_close>
 80087e4:	1c43      	adds	r3, r0, #1
 80087e6:	d102      	bne.n	80087ee <_close_r+0x1a>
 80087e8:	6823      	ldr	r3, [r4, #0]
 80087ea:	b103      	cbz	r3, 80087ee <_close_r+0x1a>
 80087ec:	602b      	str	r3, [r5, #0]
 80087ee:	bd38      	pop	{r3, r4, r5, pc}
 80087f0:	200043f8 	.word	0x200043f8

080087f4 <_fstat_r>:
 80087f4:	b538      	push	{r3, r4, r5, lr}
 80087f6:	4c07      	ldr	r4, [pc, #28]	; (8008814 <_fstat_r+0x20>)
 80087f8:	2300      	movs	r3, #0
 80087fa:	4605      	mov	r5, r0
 80087fc:	4608      	mov	r0, r1
 80087fe:	4611      	mov	r1, r2
 8008800:	6023      	str	r3, [r4, #0]
 8008802:	f7fa f82e 	bl	8002862 <_fstat>
 8008806:	1c43      	adds	r3, r0, #1
 8008808:	d102      	bne.n	8008810 <_fstat_r+0x1c>
 800880a:	6823      	ldr	r3, [r4, #0]
 800880c:	b103      	cbz	r3, 8008810 <_fstat_r+0x1c>
 800880e:	602b      	str	r3, [r5, #0]
 8008810:	bd38      	pop	{r3, r4, r5, pc}
 8008812:	bf00      	nop
 8008814:	200043f8 	.word	0x200043f8

08008818 <_isatty_r>:
 8008818:	b538      	push	{r3, r4, r5, lr}
 800881a:	4c06      	ldr	r4, [pc, #24]	; (8008834 <_isatty_r+0x1c>)
 800881c:	2300      	movs	r3, #0
 800881e:	4605      	mov	r5, r0
 8008820:	4608      	mov	r0, r1
 8008822:	6023      	str	r3, [r4, #0]
 8008824:	f7fa f82d 	bl	8002882 <_isatty>
 8008828:	1c43      	adds	r3, r0, #1
 800882a:	d102      	bne.n	8008832 <_isatty_r+0x1a>
 800882c:	6823      	ldr	r3, [r4, #0]
 800882e:	b103      	cbz	r3, 8008832 <_isatty_r+0x1a>
 8008830:	602b      	str	r3, [r5, #0]
 8008832:	bd38      	pop	{r3, r4, r5, pc}
 8008834:	200043f8 	.word	0x200043f8

08008838 <_lseek_r>:
 8008838:	b538      	push	{r3, r4, r5, lr}
 800883a:	4c07      	ldr	r4, [pc, #28]	; (8008858 <_lseek_r+0x20>)
 800883c:	4605      	mov	r5, r0
 800883e:	4608      	mov	r0, r1
 8008840:	4611      	mov	r1, r2
 8008842:	2200      	movs	r2, #0
 8008844:	6022      	str	r2, [r4, #0]
 8008846:	461a      	mov	r2, r3
 8008848:	f7fa f826 	bl	8002898 <_lseek>
 800884c:	1c43      	adds	r3, r0, #1
 800884e:	d102      	bne.n	8008856 <_lseek_r+0x1e>
 8008850:	6823      	ldr	r3, [r4, #0]
 8008852:	b103      	cbz	r3, 8008856 <_lseek_r+0x1e>
 8008854:	602b      	str	r3, [r5, #0]
 8008856:	bd38      	pop	{r3, r4, r5, pc}
 8008858:	200043f8 	.word	0x200043f8

0800885c <__malloc_lock>:
 800885c:	4770      	bx	lr

0800885e <__malloc_unlock>:
 800885e:	4770      	bx	lr

08008860 <_read_r>:
 8008860:	b538      	push	{r3, r4, r5, lr}
 8008862:	4c07      	ldr	r4, [pc, #28]	; (8008880 <_read_r+0x20>)
 8008864:	4605      	mov	r5, r0
 8008866:	4608      	mov	r0, r1
 8008868:	4611      	mov	r1, r2
 800886a:	2200      	movs	r2, #0
 800886c:	6022      	str	r2, [r4, #0]
 800886e:	461a      	mov	r2, r3
 8008870:	f7f9 ffb2 	bl	80027d8 <_read>
 8008874:	1c43      	adds	r3, r0, #1
 8008876:	d102      	bne.n	800887e <_read_r+0x1e>
 8008878:	6823      	ldr	r3, [r4, #0]
 800887a:	b103      	cbz	r3, 800887e <_read_r+0x1e>
 800887c:	602b      	str	r3, [r5, #0]
 800887e:	bd38      	pop	{r3, r4, r5, pc}
 8008880:	200043f8 	.word	0x200043f8

08008884 <round>:
 8008884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008886:	ec57 6b10 	vmov	r6, r7, d0
 800888a:	f3c7 500a 	ubfx	r0, r7, #20, #11
 800888e:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8008892:	2c13      	cmp	r4, #19
 8008894:	463b      	mov	r3, r7
 8008896:	463d      	mov	r5, r7
 8008898:	dc17      	bgt.n	80088ca <round+0x46>
 800889a:	2c00      	cmp	r4, #0
 800889c:	da09      	bge.n	80088b2 <round+0x2e>
 800889e:	3401      	adds	r4, #1
 80088a0:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80088a4:	d103      	bne.n	80088ae <round+0x2a>
 80088a6:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80088aa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80088ae:	2100      	movs	r1, #0
 80088b0:	e02c      	b.n	800890c <round+0x88>
 80088b2:	4a18      	ldr	r2, [pc, #96]	; (8008914 <round+0x90>)
 80088b4:	4122      	asrs	r2, r4
 80088b6:	4217      	tst	r7, r2
 80088b8:	d100      	bne.n	80088bc <round+0x38>
 80088ba:	b19e      	cbz	r6, 80088e4 <round+0x60>
 80088bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80088c0:	4123      	asrs	r3, r4
 80088c2:	442b      	add	r3, r5
 80088c4:	ea23 0302 	bic.w	r3, r3, r2
 80088c8:	e7f1      	b.n	80088ae <round+0x2a>
 80088ca:	2c33      	cmp	r4, #51	; 0x33
 80088cc:	dd0d      	ble.n	80088ea <round+0x66>
 80088ce:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80088d2:	d107      	bne.n	80088e4 <round+0x60>
 80088d4:	4630      	mov	r0, r6
 80088d6:	4639      	mov	r1, r7
 80088d8:	ee10 2a10 	vmov	r2, s0
 80088dc:	f7f7 fcde 	bl	800029c <__adddf3>
 80088e0:	4606      	mov	r6, r0
 80088e2:	460f      	mov	r7, r1
 80088e4:	ec47 6b10 	vmov	d0, r6, r7
 80088e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088ea:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 80088ee:	f04f 30ff 	mov.w	r0, #4294967295
 80088f2:	40d0      	lsrs	r0, r2
 80088f4:	4206      	tst	r6, r0
 80088f6:	d0f5      	beq.n	80088e4 <round+0x60>
 80088f8:	2201      	movs	r2, #1
 80088fa:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80088fe:	fa02 f404 	lsl.w	r4, r2, r4
 8008902:	1931      	adds	r1, r6, r4
 8008904:	bf28      	it	cs
 8008906:	189b      	addcs	r3, r3, r2
 8008908:	ea21 0100 	bic.w	r1, r1, r0
 800890c:	461f      	mov	r7, r3
 800890e:	460e      	mov	r6, r1
 8008910:	e7e8      	b.n	80088e4 <round+0x60>
 8008912:	bf00      	nop
 8008914:	000fffff 	.word	0x000fffff

08008918 <pow>:
 8008918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800891c:	ed2d 8b04 	vpush	{d8-d9}
 8008920:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8008bf4 <pow+0x2dc>
 8008924:	b08d      	sub	sp, #52	; 0x34
 8008926:	ec57 6b10 	vmov	r6, r7, d0
 800892a:	ec55 4b11 	vmov	r4, r5, d1
 800892e:	f000 f963 	bl	8008bf8 <__ieee754_pow>
 8008932:	f999 3000 	ldrsb.w	r3, [r9]
 8008936:	9300      	str	r3, [sp, #0]
 8008938:	3301      	adds	r3, #1
 800893a:	eeb0 8a40 	vmov.f32	s16, s0
 800893e:	eef0 8a60 	vmov.f32	s17, s1
 8008942:	46c8      	mov	r8, r9
 8008944:	d05f      	beq.n	8008a06 <pow+0xee>
 8008946:	4622      	mov	r2, r4
 8008948:	462b      	mov	r3, r5
 800894a:	4620      	mov	r0, r4
 800894c:	4629      	mov	r1, r5
 800894e:	f7f8 f8f5 	bl	8000b3c <__aeabi_dcmpun>
 8008952:	4683      	mov	fp, r0
 8008954:	2800      	cmp	r0, #0
 8008956:	d156      	bne.n	8008a06 <pow+0xee>
 8008958:	4632      	mov	r2, r6
 800895a:	463b      	mov	r3, r7
 800895c:	4630      	mov	r0, r6
 800895e:	4639      	mov	r1, r7
 8008960:	f7f8 f8ec 	bl	8000b3c <__aeabi_dcmpun>
 8008964:	9001      	str	r0, [sp, #4]
 8008966:	b1e8      	cbz	r0, 80089a4 <pow+0x8c>
 8008968:	2200      	movs	r2, #0
 800896a:	2300      	movs	r3, #0
 800896c:	4620      	mov	r0, r4
 800896e:	4629      	mov	r1, r5
 8008970:	f7f8 f8b2 	bl	8000ad8 <__aeabi_dcmpeq>
 8008974:	2800      	cmp	r0, #0
 8008976:	d046      	beq.n	8008a06 <pow+0xee>
 8008978:	2301      	movs	r3, #1
 800897a:	9302      	str	r3, [sp, #8]
 800897c:	4b96      	ldr	r3, [pc, #600]	; (8008bd8 <pow+0x2c0>)
 800897e:	9303      	str	r3, [sp, #12]
 8008980:	4b96      	ldr	r3, [pc, #600]	; (8008bdc <pow+0x2c4>)
 8008982:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8008986:	2200      	movs	r2, #0
 8008988:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800898c:	9b00      	ldr	r3, [sp, #0]
 800898e:	2b02      	cmp	r3, #2
 8008990:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008994:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008998:	d033      	beq.n	8008a02 <pow+0xea>
 800899a:	a802      	add	r0, sp, #8
 800899c:	f000 fefb 	bl	8009796 <matherr>
 80089a0:	bb48      	cbnz	r0, 80089f6 <pow+0xde>
 80089a2:	e05d      	b.n	8008a60 <pow+0x148>
 80089a4:	f04f 0a00 	mov.w	sl, #0
 80089a8:	f04f 0b00 	mov.w	fp, #0
 80089ac:	4652      	mov	r2, sl
 80089ae:	465b      	mov	r3, fp
 80089b0:	4630      	mov	r0, r6
 80089b2:	4639      	mov	r1, r7
 80089b4:	f7f8 f890 	bl	8000ad8 <__aeabi_dcmpeq>
 80089b8:	ec4b ab19 	vmov	d9, sl, fp
 80089bc:	2800      	cmp	r0, #0
 80089be:	d054      	beq.n	8008a6a <pow+0x152>
 80089c0:	4652      	mov	r2, sl
 80089c2:	465b      	mov	r3, fp
 80089c4:	4620      	mov	r0, r4
 80089c6:	4629      	mov	r1, r5
 80089c8:	f7f8 f886 	bl	8000ad8 <__aeabi_dcmpeq>
 80089cc:	4680      	mov	r8, r0
 80089ce:	b318      	cbz	r0, 8008a18 <pow+0x100>
 80089d0:	2301      	movs	r3, #1
 80089d2:	9302      	str	r3, [sp, #8]
 80089d4:	4b80      	ldr	r3, [pc, #512]	; (8008bd8 <pow+0x2c0>)
 80089d6:	9303      	str	r3, [sp, #12]
 80089d8:	9b01      	ldr	r3, [sp, #4]
 80089da:	930a      	str	r3, [sp, #40]	; 0x28
 80089dc:	9b00      	ldr	r3, [sp, #0]
 80089de:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80089e2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80089e6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d0d5      	beq.n	800899a <pow+0x82>
 80089ee:	4b7b      	ldr	r3, [pc, #492]	; (8008bdc <pow+0x2c4>)
 80089f0:	2200      	movs	r2, #0
 80089f2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80089f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089f8:	b11b      	cbz	r3, 8008a02 <pow+0xea>
 80089fa:	f7fe ffc9 	bl	8007990 <__errno>
 80089fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a00:	6003      	str	r3, [r0, #0]
 8008a02:	ed9d 8b08 	vldr	d8, [sp, #32]
 8008a06:	eeb0 0a48 	vmov.f32	s0, s16
 8008a0a:	eef0 0a68 	vmov.f32	s1, s17
 8008a0e:	b00d      	add	sp, #52	; 0x34
 8008a10:	ecbd 8b04 	vpop	{d8-d9}
 8008a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a18:	ec45 4b10 	vmov	d0, r4, r5
 8008a1c:	f000 feb3 	bl	8009786 <finite>
 8008a20:	2800      	cmp	r0, #0
 8008a22:	d0f0      	beq.n	8008a06 <pow+0xee>
 8008a24:	4652      	mov	r2, sl
 8008a26:	465b      	mov	r3, fp
 8008a28:	4620      	mov	r0, r4
 8008a2a:	4629      	mov	r1, r5
 8008a2c:	f7f8 f85e 	bl	8000aec <__aeabi_dcmplt>
 8008a30:	2800      	cmp	r0, #0
 8008a32:	d0e8      	beq.n	8008a06 <pow+0xee>
 8008a34:	2301      	movs	r3, #1
 8008a36:	9302      	str	r3, [sp, #8]
 8008a38:	4b67      	ldr	r3, [pc, #412]	; (8008bd8 <pow+0x2c0>)
 8008a3a:	9303      	str	r3, [sp, #12]
 8008a3c:	f999 3000 	ldrsb.w	r3, [r9]
 8008a40:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8008a44:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008a48:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008a4c:	b913      	cbnz	r3, 8008a54 <pow+0x13c>
 8008a4e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008a52:	e7a2      	b.n	800899a <pow+0x82>
 8008a54:	4962      	ldr	r1, [pc, #392]	; (8008be0 <pow+0x2c8>)
 8008a56:	2000      	movs	r0, #0
 8008a58:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008a5c:	2b02      	cmp	r3, #2
 8008a5e:	d19c      	bne.n	800899a <pow+0x82>
 8008a60:	f7fe ff96 	bl	8007990 <__errno>
 8008a64:	2321      	movs	r3, #33	; 0x21
 8008a66:	6003      	str	r3, [r0, #0]
 8008a68:	e7c5      	b.n	80089f6 <pow+0xde>
 8008a6a:	eeb0 0a48 	vmov.f32	s0, s16
 8008a6e:	eef0 0a68 	vmov.f32	s1, s17
 8008a72:	f000 fe88 	bl	8009786 <finite>
 8008a76:	9000      	str	r0, [sp, #0]
 8008a78:	2800      	cmp	r0, #0
 8008a7a:	f040 8081 	bne.w	8008b80 <pow+0x268>
 8008a7e:	ec47 6b10 	vmov	d0, r6, r7
 8008a82:	f000 fe80 	bl	8009786 <finite>
 8008a86:	2800      	cmp	r0, #0
 8008a88:	d07a      	beq.n	8008b80 <pow+0x268>
 8008a8a:	ec45 4b10 	vmov	d0, r4, r5
 8008a8e:	f000 fe7a 	bl	8009786 <finite>
 8008a92:	2800      	cmp	r0, #0
 8008a94:	d074      	beq.n	8008b80 <pow+0x268>
 8008a96:	ec53 2b18 	vmov	r2, r3, d8
 8008a9a:	ee18 0a10 	vmov	r0, s16
 8008a9e:	4619      	mov	r1, r3
 8008aa0:	f7f8 f84c 	bl	8000b3c <__aeabi_dcmpun>
 8008aa4:	f999 9000 	ldrsb.w	r9, [r9]
 8008aa8:	4b4b      	ldr	r3, [pc, #300]	; (8008bd8 <pow+0x2c0>)
 8008aaa:	b1b0      	cbz	r0, 8008ada <pow+0x1c2>
 8008aac:	2201      	movs	r2, #1
 8008aae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ab2:	9b00      	ldr	r3, [sp, #0]
 8008ab4:	930a      	str	r3, [sp, #40]	; 0x28
 8008ab6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008aba:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008abe:	f1b9 0f00 	cmp.w	r9, #0
 8008ac2:	d0c4      	beq.n	8008a4e <pow+0x136>
 8008ac4:	4652      	mov	r2, sl
 8008ac6:	465b      	mov	r3, fp
 8008ac8:	4650      	mov	r0, sl
 8008aca:	4659      	mov	r1, fp
 8008acc:	f7f7 fec6 	bl	800085c <__aeabi_ddiv>
 8008ad0:	f1b9 0f02 	cmp.w	r9, #2
 8008ad4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008ad8:	e7c1      	b.n	8008a5e <pow+0x146>
 8008ada:	2203      	movs	r2, #3
 8008adc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ae0:	900a      	str	r0, [sp, #40]	; 0x28
 8008ae2:	4629      	mov	r1, r5
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	4b3e      	ldr	r3, [pc, #248]	; (8008be4 <pow+0x2cc>)
 8008aea:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008aee:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008af2:	f7f7 fd89 	bl	8000608 <__aeabi_dmul>
 8008af6:	4604      	mov	r4, r0
 8008af8:	460d      	mov	r5, r1
 8008afa:	f1b9 0f00 	cmp.w	r9, #0
 8008afe:	d124      	bne.n	8008b4a <pow+0x232>
 8008b00:	4b39      	ldr	r3, [pc, #228]	; (8008be8 <pow+0x2d0>)
 8008b02:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008b06:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008b0a:	4630      	mov	r0, r6
 8008b0c:	4652      	mov	r2, sl
 8008b0e:	465b      	mov	r3, fp
 8008b10:	4639      	mov	r1, r7
 8008b12:	f7f7 ffeb 	bl	8000aec <__aeabi_dcmplt>
 8008b16:	2800      	cmp	r0, #0
 8008b18:	d056      	beq.n	8008bc8 <pow+0x2b0>
 8008b1a:	ec45 4b10 	vmov	d0, r4, r5
 8008b1e:	f000 fe47 	bl	80097b0 <rint>
 8008b22:	4622      	mov	r2, r4
 8008b24:	462b      	mov	r3, r5
 8008b26:	ec51 0b10 	vmov	r0, r1, d0
 8008b2a:	f7f7 ffd5 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b2e:	b920      	cbnz	r0, 8008b3a <pow+0x222>
 8008b30:	4b2e      	ldr	r3, [pc, #184]	; (8008bec <pow+0x2d4>)
 8008b32:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008b36:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008b3a:	f998 3000 	ldrsb.w	r3, [r8]
 8008b3e:	2b02      	cmp	r3, #2
 8008b40:	d142      	bne.n	8008bc8 <pow+0x2b0>
 8008b42:	f7fe ff25 	bl	8007990 <__errno>
 8008b46:	2322      	movs	r3, #34	; 0x22
 8008b48:	e78d      	b.n	8008a66 <pow+0x14e>
 8008b4a:	4b29      	ldr	r3, [pc, #164]	; (8008bf0 <pow+0x2d8>)
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008b52:	4630      	mov	r0, r6
 8008b54:	4652      	mov	r2, sl
 8008b56:	465b      	mov	r3, fp
 8008b58:	4639      	mov	r1, r7
 8008b5a:	f7f7 ffc7 	bl	8000aec <__aeabi_dcmplt>
 8008b5e:	2800      	cmp	r0, #0
 8008b60:	d0eb      	beq.n	8008b3a <pow+0x222>
 8008b62:	ec45 4b10 	vmov	d0, r4, r5
 8008b66:	f000 fe23 	bl	80097b0 <rint>
 8008b6a:	4622      	mov	r2, r4
 8008b6c:	462b      	mov	r3, r5
 8008b6e:	ec51 0b10 	vmov	r0, r1, d0
 8008b72:	f7f7 ffb1 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b76:	2800      	cmp	r0, #0
 8008b78:	d1df      	bne.n	8008b3a <pow+0x222>
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	4b18      	ldr	r3, [pc, #96]	; (8008be0 <pow+0x2c8>)
 8008b7e:	e7da      	b.n	8008b36 <pow+0x21e>
 8008b80:	2200      	movs	r2, #0
 8008b82:	2300      	movs	r3, #0
 8008b84:	ec51 0b18 	vmov	r0, r1, d8
 8008b88:	f7f7 ffa6 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b8c:	2800      	cmp	r0, #0
 8008b8e:	f43f af3a 	beq.w	8008a06 <pow+0xee>
 8008b92:	ec47 6b10 	vmov	d0, r6, r7
 8008b96:	f000 fdf6 	bl	8009786 <finite>
 8008b9a:	2800      	cmp	r0, #0
 8008b9c:	f43f af33 	beq.w	8008a06 <pow+0xee>
 8008ba0:	ec45 4b10 	vmov	d0, r4, r5
 8008ba4:	f000 fdef 	bl	8009786 <finite>
 8008ba8:	2800      	cmp	r0, #0
 8008baa:	f43f af2c 	beq.w	8008a06 <pow+0xee>
 8008bae:	2304      	movs	r3, #4
 8008bb0:	9302      	str	r3, [sp, #8]
 8008bb2:	4b09      	ldr	r3, [pc, #36]	; (8008bd8 <pow+0x2c0>)
 8008bb4:	9303      	str	r3, [sp, #12]
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	930a      	str	r3, [sp, #40]	; 0x28
 8008bba:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008bbe:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008bc2:	ed8d 9b08 	vstr	d9, [sp, #32]
 8008bc6:	e7b8      	b.n	8008b3a <pow+0x222>
 8008bc8:	a802      	add	r0, sp, #8
 8008bca:	f000 fde4 	bl	8009796 <matherr>
 8008bce:	2800      	cmp	r0, #0
 8008bd0:	f47f af11 	bne.w	80089f6 <pow+0xde>
 8008bd4:	e7b5      	b.n	8008b42 <pow+0x22a>
 8008bd6:	bf00      	nop
 8008bd8:	08009c3f 	.word	0x08009c3f
 8008bdc:	3ff00000 	.word	0x3ff00000
 8008be0:	fff00000 	.word	0xfff00000
 8008be4:	3fe00000 	.word	0x3fe00000
 8008be8:	47efffff 	.word	0x47efffff
 8008bec:	c7efffff 	.word	0xc7efffff
 8008bf0:	7ff00000 	.word	0x7ff00000
 8008bf4:	20000074 	.word	0x20000074

08008bf8 <__ieee754_pow>:
 8008bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bfc:	b091      	sub	sp, #68	; 0x44
 8008bfe:	ed8d 1b00 	vstr	d1, [sp]
 8008c02:	e9dd 2900 	ldrd	r2, r9, [sp]
 8008c06:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8008c0a:	ea58 0302 	orrs.w	r3, r8, r2
 8008c0e:	ec57 6b10 	vmov	r6, r7, d0
 8008c12:	f000 84be 	beq.w	8009592 <__ieee754_pow+0x99a>
 8008c16:	4b7a      	ldr	r3, [pc, #488]	; (8008e00 <__ieee754_pow+0x208>)
 8008c18:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8008c1c:	429c      	cmp	r4, r3
 8008c1e:	463d      	mov	r5, r7
 8008c20:	ee10 aa10 	vmov	sl, s0
 8008c24:	dc09      	bgt.n	8008c3a <__ieee754_pow+0x42>
 8008c26:	d103      	bne.n	8008c30 <__ieee754_pow+0x38>
 8008c28:	b93e      	cbnz	r6, 8008c3a <__ieee754_pow+0x42>
 8008c2a:	45a0      	cmp	r8, r4
 8008c2c:	dc0d      	bgt.n	8008c4a <__ieee754_pow+0x52>
 8008c2e:	e001      	b.n	8008c34 <__ieee754_pow+0x3c>
 8008c30:	4598      	cmp	r8, r3
 8008c32:	dc02      	bgt.n	8008c3a <__ieee754_pow+0x42>
 8008c34:	4598      	cmp	r8, r3
 8008c36:	d10e      	bne.n	8008c56 <__ieee754_pow+0x5e>
 8008c38:	b16a      	cbz	r2, 8008c56 <__ieee754_pow+0x5e>
 8008c3a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008c3e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008c42:	ea54 030a 	orrs.w	r3, r4, sl
 8008c46:	f000 84a4 	beq.w	8009592 <__ieee754_pow+0x99a>
 8008c4a:	486e      	ldr	r0, [pc, #440]	; (8008e04 <__ieee754_pow+0x20c>)
 8008c4c:	b011      	add	sp, #68	; 0x44
 8008c4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c52:	f000 bda5 	b.w	80097a0 <nan>
 8008c56:	2d00      	cmp	r5, #0
 8008c58:	da53      	bge.n	8008d02 <__ieee754_pow+0x10a>
 8008c5a:	4b6b      	ldr	r3, [pc, #428]	; (8008e08 <__ieee754_pow+0x210>)
 8008c5c:	4598      	cmp	r8, r3
 8008c5e:	dc4d      	bgt.n	8008cfc <__ieee754_pow+0x104>
 8008c60:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8008c64:	4598      	cmp	r8, r3
 8008c66:	dd4c      	ble.n	8008d02 <__ieee754_pow+0x10a>
 8008c68:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008c6c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008c70:	2b14      	cmp	r3, #20
 8008c72:	dd26      	ble.n	8008cc2 <__ieee754_pow+0xca>
 8008c74:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008c78:	fa22 f103 	lsr.w	r1, r2, r3
 8008c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d13e      	bne.n	8008d02 <__ieee754_pow+0x10a>
 8008c84:	f001 0101 	and.w	r1, r1, #1
 8008c88:	f1c1 0b02 	rsb	fp, r1, #2
 8008c8c:	2a00      	cmp	r2, #0
 8008c8e:	d15b      	bne.n	8008d48 <__ieee754_pow+0x150>
 8008c90:	4b5b      	ldr	r3, [pc, #364]	; (8008e00 <__ieee754_pow+0x208>)
 8008c92:	4598      	cmp	r8, r3
 8008c94:	d124      	bne.n	8008ce0 <__ieee754_pow+0xe8>
 8008c96:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008c9a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008c9e:	ea53 030a 	orrs.w	r3, r3, sl
 8008ca2:	f000 8476 	beq.w	8009592 <__ieee754_pow+0x99a>
 8008ca6:	4b59      	ldr	r3, [pc, #356]	; (8008e0c <__ieee754_pow+0x214>)
 8008ca8:	429c      	cmp	r4, r3
 8008caa:	dd2d      	ble.n	8008d08 <__ieee754_pow+0x110>
 8008cac:	f1b9 0f00 	cmp.w	r9, #0
 8008cb0:	f280 8473 	bge.w	800959a <__ieee754_pow+0x9a2>
 8008cb4:	2000      	movs	r0, #0
 8008cb6:	2100      	movs	r1, #0
 8008cb8:	ec41 0b10 	vmov	d0, r0, r1
 8008cbc:	b011      	add	sp, #68	; 0x44
 8008cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cc2:	2a00      	cmp	r2, #0
 8008cc4:	d13e      	bne.n	8008d44 <__ieee754_pow+0x14c>
 8008cc6:	f1c3 0314 	rsb	r3, r3, #20
 8008cca:	fa48 f103 	asr.w	r1, r8, r3
 8008cce:	fa01 f303 	lsl.w	r3, r1, r3
 8008cd2:	4543      	cmp	r3, r8
 8008cd4:	f040 8469 	bne.w	80095aa <__ieee754_pow+0x9b2>
 8008cd8:	f001 0101 	and.w	r1, r1, #1
 8008cdc:	f1c1 0b02 	rsb	fp, r1, #2
 8008ce0:	4b4b      	ldr	r3, [pc, #300]	; (8008e10 <__ieee754_pow+0x218>)
 8008ce2:	4598      	cmp	r8, r3
 8008ce4:	d118      	bne.n	8008d18 <__ieee754_pow+0x120>
 8008ce6:	f1b9 0f00 	cmp.w	r9, #0
 8008cea:	f280 845a 	bge.w	80095a2 <__ieee754_pow+0x9aa>
 8008cee:	4948      	ldr	r1, [pc, #288]	; (8008e10 <__ieee754_pow+0x218>)
 8008cf0:	4632      	mov	r2, r6
 8008cf2:	463b      	mov	r3, r7
 8008cf4:	2000      	movs	r0, #0
 8008cf6:	f7f7 fdb1 	bl	800085c <__aeabi_ddiv>
 8008cfa:	e7dd      	b.n	8008cb8 <__ieee754_pow+0xc0>
 8008cfc:	f04f 0b02 	mov.w	fp, #2
 8008d00:	e7c4      	b.n	8008c8c <__ieee754_pow+0x94>
 8008d02:	f04f 0b00 	mov.w	fp, #0
 8008d06:	e7c1      	b.n	8008c8c <__ieee754_pow+0x94>
 8008d08:	f1b9 0f00 	cmp.w	r9, #0
 8008d0c:	dad2      	bge.n	8008cb4 <__ieee754_pow+0xbc>
 8008d0e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008d12:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008d16:	e7cf      	b.n	8008cb8 <__ieee754_pow+0xc0>
 8008d18:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008d1c:	d106      	bne.n	8008d2c <__ieee754_pow+0x134>
 8008d1e:	4632      	mov	r2, r6
 8008d20:	463b      	mov	r3, r7
 8008d22:	4610      	mov	r0, r2
 8008d24:	4619      	mov	r1, r3
 8008d26:	f7f7 fc6f 	bl	8000608 <__aeabi_dmul>
 8008d2a:	e7c5      	b.n	8008cb8 <__ieee754_pow+0xc0>
 8008d2c:	4b39      	ldr	r3, [pc, #228]	; (8008e14 <__ieee754_pow+0x21c>)
 8008d2e:	4599      	cmp	r9, r3
 8008d30:	d10a      	bne.n	8008d48 <__ieee754_pow+0x150>
 8008d32:	2d00      	cmp	r5, #0
 8008d34:	db08      	blt.n	8008d48 <__ieee754_pow+0x150>
 8008d36:	ec47 6b10 	vmov	d0, r6, r7
 8008d3a:	b011      	add	sp, #68	; 0x44
 8008d3c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d40:	f000 bc68 	b.w	8009614 <__ieee754_sqrt>
 8008d44:	f04f 0b00 	mov.w	fp, #0
 8008d48:	ec47 6b10 	vmov	d0, r6, r7
 8008d4c:	f000 fd12 	bl	8009774 <fabs>
 8008d50:	ec51 0b10 	vmov	r0, r1, d0
 8008d54:	f1ba 0f00 	cmp.w	sl, #0
 8008d58:	d127      	bne.n	8008daa <__ieee754_pow+0x1b2>
 8008d5a:	b124      	cbz	r4, 8008d66 <__ieee754_pow+0x16e>
 8008d5c:	4b2c      	ldr	r3, [pc, #176]	; (8008e10 <__ieee754_pow+0x218>)
 8008d5e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d121      	bne.n	8008daa <__ieee754_pow+0x1b2>
 8008d66:	f1b9 0f00 	cmp.w	r9, #0
 8008d6a:	da05      	bge.n	8008d78 <__ieee754_pow+0x180>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	460b      	mov	r3, r1
 8008d70:	2000      	movs	r0, #0
 8008d72:	4927      	ldr	r1, [pc, #156]	; (8008e10 <__ieee754_pow+0x218>)
 8008d74:	f7f7 fd72 	bl	800085c <__aeabi_ddiv>
 8008d78:	2d00      	cmp	r5, #0
 8008d7a:	da9d      	bge.n	8008cb8 <__ieee754_pow+0xc0>
 8008d7c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008d80:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008d84:	ea54 030b 	orrs.w	r3, r4, fp
 8008d88:	d108      	bne.n	8008d9c <__ieee754_pow+0x1a4>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	460b      	mov	r3, r1
 8008d8e:	4610      	mov	r0, r2
 8008d90:	4619      	mov	r1, r3
 8008d92:	f7f7 fa81 	bl	8000298 <__aeabi_dsub>
 8008d96:	4602      	mov	r2, r0
 8008d98:	460b      	mov	r3, r1
 8008d9a:	e7ac      	b.n	8008cf6 <__ieee754_pow+0xfe>
 8008d9c:	f1bb 0f01 	cmp.w	fp, #1
 8008da0:	d18a      	bne.n	8008cb8 <__ieee754_pow+0xc0>
 8008da2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008da6:	4619      	mov	r1, r3
 8008da8:	e786      	b.n	8008cb8 <__ieee754_pow+0xc0>
 8008daa:	0fed      	lsrs	r5, r5, #31
 8008dac:	1e6b      	subs	r3, r5, #1
 8008dae:	930d      	str	r3, [sp, #52]	; 0x34
 8008db0:	ea5b 0303 	orrs.w	r3, fp, r3
 8008db4:	d102      	bne.n	8008dbc <__ieee754_pow+0x1c4>
 8008db6:	4632      	mov	r2, r6
 8008db8:	463b      	mov	r3, r7
 8008dba:	e7e8      	b.n	8008d8e <__ieee754_pow+0x196>
 8008dbc:	4b16      	ldr	r3, [pc, #88]	; (8008e18 <__ieee754_pow+0x220>)
 8008dbe:	4598      	cmp	r8, r3
 8008dc0:	f340 80fe 	ble.w	8008fc0 <__ieee754_pow+0x3c8>
 8008dc4:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008dc8:	4598      	cmp	r8, r3
 8008dca:	dd0a      	ble.n	8008de2 <__ieee754_pow+0x1ea>
 8008dcc:	4b0f      	ldr	r3, [pc, #60]	; (8008e0c <__ieee754_pow+0x214>)
 8008dce:	429c      	cmp	r4, r3
 8008dd0:	dc0d      	bgt.n	8008dee <__ieee754_pow+0x1f6>
 8008dd2:	f1b9 0f00 	cmp.w	r9, #0
 8008dd6:	f6bf af6d 	bge.w	8008cb4 <__ieee754_pow+0xbc>
 8008dda:	a307      	add	r3, pc, #28	; (adr r3, 8008df8 <__ieee754_pow+0x200>)
 8008ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de0:	e79f      	b.n	8008d22 <__ieee754_pow+0x12a>
 8008de2:	4b0e      	ldr	r3, [pc, #56]	; (8008e1c <__ieee754_pow+0x224>)
 8008de4:	429c      	cmp	r4, r3
 8008de6:	ddf4      	ble.n	8008dd2 <__ieee754_pow+0x1da>
 8008de8:	4b09      	ldr	r3, [pc, #36]	; (8008e10 <__ieee754_pow+0x218>)
 8008dea:	429c      	cmp	r4, r3
 8008dec:	dd18      	ble.n	8008e20 <__ieee754_pow+0x228>
 8008dee:	f1b9 0f00 	cmp.w	r9, #0
 8008df2:	dcf2      	bgt.n	8008dda <__ieee754_pow+0x1e2>
 8008df4:	e75e      	b.n	8008cb4 <__ieee754_pow+0xbc>
 8008df6:	bf00      	nop
 8008df8:	8800759c 	.word	0x8800759c
 8008dfc:	7e37e43c 	.word	0x7e37e43c
 8008e00:	7ff00000 	.word	0x7ff00000
 8008e04:	08009c11 	.word	0x08009c11
 8008e08:	433fffff 	.word	0x433fffff
 8008e0c:	3fefffff 	.word	0x3fefffff
 8008e10:	3ff00000 	.word	0x3ff00000
 8008e14:	3fe00000 	.word	0x3fe00000
 8008e18:	41e00000 	.word	0x41e00000
 8008e1c:	3feffffe 	.word	0x3feffffe
 8008e20:	2200      	movs	r2, #0
 8008e22:	4b63      	ldr	r3, [pc, #396]	; (8008fb0 <__ieee754_pow+0x3b8>)
 8008e24:	f7f7 fa38 	bl	8000298 <__aeabi_dsub>
 8008e28:	a355      	add	r3, pc, #340	; (adr r3, 8008f80 <__ieee754_pow+0x388>)
 8008e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e2e:	4604      	mov	r4, r0
 8008e30:	460d      	mov	r5, r1
 8008e32:	f7f7 fbe9 	bl	8000608 <__aeabi_dmul>
 8008e36:	a354      	add	r3, pc, #336	; (adr r3, 8008f88 <__ieee754_pow+0x390>)
 8008e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e3c:	4606      	mov	r6, r0
 8008e3e:	460f      	mov	r7, r1
 8008e40:	4620      	mov	r0, r4
 8008e42:	4629      	mov	r1, r5
 8008e44:	f7f7 fbe0 	bl	8000608 <__aeabi_dmul>
 8008e48:	2200      	movs	r2, #0
 8008e4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e4e:	4b59      	ldr	r3, [pc, #356]	; (8008fb4 <__ieee754_pow+0x3bc>)
 8008e50:	4620      	mov	r0, r4
 8008e52:	4629      	mov	r1, r5
 8008e54:	f7f7 fbd8 	bl	8000608 <__aeabi_dmul>
 8008e58:	4602      	mov	r2, r0
 8008e5a:	460b      	mov	r3, r1
 8008e5c:	a14c      	add	r1, pc, #304	; (adr r1, 8008f90 <__ieee754_pow+0x398>)
 8008e5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e62:	f7f7 fa19 	bl	8000298 <__aeabi_dsub>
 8008e66:	4622      	mov	r2, r4
 8008e68:	462b      	mov	r3, r5
 8008e6a:	f7f7 fbcd 	bl	8000608 <__aeabi_dmul>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	460b      	mov	r3, r1
 8008e72:	2000      	movs	r0, #0
 8008e74:	4950      	ldr	r1, [pc, #320]	; (8008fb8 <__ieee754_pow+0x3c0>)
 8008e76:	f7f7 fa0f 	bl	8000298 <__aeabi_dsub>
 8008e7a:	4622      	mov	r2, r4
 8008e7c:	462b      	mov	r3, r5
 8008e7e:	4680      	mov	r8, r0
 8008e80:	4689      	mov	r9, r1
 8008e82:	4620      	mov	r0, r4
 8008e84:	4629      	mov	r1, r5
 8008e86:	f7f7 fbbf 	bl	8000608 <__aeabi_dmul>
 8008e8a:	4602      	mov	r2, r0
 8008e8c:	460b      	mov	r3, r1
 8008e8e:	4640      	mov	r0, r8
 8008e90:	4649      	mov	r1, r9
 8008e92:	f7f7 fbb9 	bl	8000608 <__aeabi_dmul>
 8008e96:	a340      	add	r3, pc, #256	; (adr r3, 8008f98 <__ieee754_pow+0x3a0>)
 8008e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e9c:	f7f7 fbb4 	bl	8000608 <__aeabi_dmul>
 8008ea0:	4602      	mov	r2, r0
 8008ea2:	460b      	mov	r3, r1
 8008ea4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ea8:	f7f7 f9f6 	bl	8000298 <__aeabi_dsub>
 8008eac:	4602      	mov	r2, r0
 8008eae:	460b      	mov	r3, r1
 8008eb0:	4604      	mov	r4, r0
 8008eb2:	460d      	mov	r5, r1
 8008eb4:	4630      	mov	r0, r6
 8008eb6:	4639      	mov	r1, r7
 8008eb8:	f7f7 f9f0 	bl	800029c <__adddf3>
 8008ebc:	2000      	movs	r0, #0
 8008ebe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ec2:	4632      	mov	r2, r6
 8008ec4:	463b      	mov	r3, r7
 8008ec6:	f7f7 f9e7 	bl	8000298 <__aeabi_dsub>
 8008eca:	4602      	mov	r2, r0
 8008ecc:	460b      	mov	r3, r1
 8008ece:	4620      	mov	r0, r4
 8008ed0:	4629      	mov	r1, r5
 8008ed2:	f7f7 f9e1 	bl	8000298 <__aeabi_dsub>
 8008ed6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008ed8:	f10b 33ff 	add.w	r3, fp, #4294967295
 8008edc:	4313      	orrs	r3, r2
 8008ede:	4606      	mov	r6, r0
 8008ee0:	460f      	mov	r7, r1
 8008ee2:	f040 81eb 	bne.w	80092bc <__ieee754_pow+0x6c4>
 8008ee6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8008fa0 <__ieee754_pow+0x3a8>
 8008eea:	e9dd 4500 	ldrd	r4, r5, [sp]
 8008eee:	2400      	movs	r4, #0
 8008ef0:	4622      	mov	r2, r4
 8008ef2:	462b      	mov	r3, r5
 8008ef4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ef8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008efc:	f7f7 f9cc 	bl	8000298 <__aeabi_dsub>
 8008f00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f04:	f7f7 fb80 	bl	8000608 <__aeabi_dmul>
 8008f08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f0c:	4680      	mov	r8, r0
 8008f0e:	4689      	mov	r9, r1
 8008f10:	4630      	mov	r0, r6
 8008f12:	4639      	mov	r1, r7
 8008f14:	f7f7 fb78 	bl	8000608 <__aeabi_dmul>
 8008f18:	4602      	mov	r2, r0
 8008f1a:	460b      	mov	r3, r1
 8008f1c:	4640      	mov	r0, r8
 8008f1e:	4649      	mov	r1, r9
 8008f20:	f7f7 f9bc 	bl	800029c <__adddf3>
 8008f24:	4622      	mov	r2, r4
 8008f26:	462b      	mov	r3, r5
 8008f28:	4680      	mov	r8, r0
 8008f2a:	4689      	mov	r9, r1
 8008f2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f30:	f7f7 fb6a 	bl	8000608 <__aeabi_dmul>
 8008f34:	460b      	mov	r3, r1
 8008f36:	4604      	mov	r4, r0
 8008f38:	460d      	mov	r5, r1
 8008f3a:	4602      	mov	r2, r0
 8008f3c:	4649      	mov	r1, r9
 8008f3e:	4640      	mov	r0, r8
 8008f40:	e9cd 4500 	strd	r4, r5, [sp]
 8008f44:	f7f7 f9aa 	bl	800029c <__adddf3>
 8008f48:	4b1c      	ldr	r3, [pc, #112]	; (8008fbc <__ieee754_pow+0x3c4>)
 8008f4a:	4299      	cmp	r1, r3
 8008f4c:	4606      	mov	r6, r0
 8008f4e:	460f      	mov	r7, r1
 8008f50:	468b      	mov	fp, r1
 8008f52:	f340 82f7 	ble.w	8009544 <__ieee754_pow+0x94c>
 8008f56:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008f5a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008f5e:	4303      	orrs	r3, r0
 8008f60:	f000 81ea 	beq.w	8009338 <__ieee754_pow+0x740>
 8008f64:	a310      	add	r3, pc, #64	; (adr r3, 8008fa8 <__ieee754_pow+0x3b0>)
 8008f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f6e:	f7f7 fb4b 	bl	8000608 <__aeabi_dmul>
 8008f72:	a30d      	add	r3, pc, #52	; (adr r3, 8008fa8 <__ieee754_pow+0x3b0>)
 8008f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f78:	e6d5      	b.n	8008d26 <__ieee754_pow+0x12e>
 8008f7a:	bf00      	nop
 8008f7c:	f3af 8000 	nop.w
 8008f80:	60000000 	.word	0x60000000
 8008f84:	3ff71547 	.word	0x3ff71547
 8008f88:	f85ddf44 	.word	0xf85ddf44
 8008f8c:	3e54ae0b 	.word	0x3e54ae0b
 8008f90:	55555555 	.word	0x55555555
 8008f94:	3fd55555 	.word	0x3fd55555
 8008f98:	652b82fe 	.word	0x652b82fe
 8008f9c:	3ff71547 	.word	0x3ff71547
 8008fa0:	00000000 	.word	0x00000000
 8008fa4:	bff00000 	.word	0xbff00000
 8008fa8:	8800759c 	.word	0x8800759c
 8008fac:	7e37e43c 	.word	0x7e37e43c
 8008fb0:	3ff00000 	.word	0x3ff00000
 8008fb4:	3fd00000 	.word	0x3fd00000
 8008fb8:	3fe00000 	.word	0x3fe00000
 8008fbc:	408fffff 	.word	0x408fffff
 8008fc0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008fc4:	f04f 0200 	mov.w	r2, #0
 8008fc8:	da05      	bge.n	8008fd6 <__ieee754_pow+0x3de>
 8008fca:	4bd3      	ldr	r3, [pc, #844]	; (8009318 <__ieee754_pow+0x720>)
 8008fcc:	f7f7 fb1c 	bl	8000608 <__aeabi_dmul>
 8008fd0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008fd4:	460c      	mov	r4, r1
 8008fd6:	1523      	asrs	r3, r4, #20
 8008fd8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008fdc:	4413      	add	r3, r2
 8008fde:	9309      	str	r3, [sp, #36]	; 0x24
 8008fe0:	4bce      	ldr	r3, [pc, #824]	; (800931c <__ieee754_pow+0x724>)
 8008fe2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008fe6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008fea:	429c      	cmp	r4, r3
 8008fec:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008ff0:	dd08      	ble.n	8009004 <__ieee754_pow+0x40c>
 8008ff2:	4bcb      	ldr	r3, [pc, #812]	; (8009320 <__ieee754_pow+0x728>)
 8008ff4:	429c      	cmp	r4, r3
 8008ff6:	f340 815e 	ble.w	80092b6 <__ieee754_pow+0x6be>
 8008ffa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ffc:	3301      	adds	r3, #1
 8008ffe:	9309      	str	r3, [sp, #36]	; 0x24
 8009000:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8009004:	f04f 0a00 	mov.w	sl, #0
 8009008:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800900c:	930c      	str	r3, [sp, #48]	; 0x30
 800900e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009010:	4bc4      	ldr	r3, [pc, #784]	; (8009324 <__ieee754_pow+0x72c>)
 8009012:	4413      	add	r3, r2
 8009014:	ed93 7b00 	vldr	d7, [r3]
 8009018:	4629      	mov	r1, r5
 800901a:	ec53 2b17 	vmov	r2, r3, d7
 800901e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009022:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009026:	f7f7 f937 	bl	8000298 <__aeabi_dsub>
 800902a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800902e:	4606      	mov	r6, r0
 8009030:	460f      	mov	r7, r1
 8009032:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009036:	f7f7 f931 	bl	800029c <__adddf3>
 800903a:	4602      	mov	r2, r0
 800903c:	460b      	mov	r3, r1
 800903e:	2000      	movs	r0, #0
 8009040:	49b9      	ldr	r1, [pc, #740]	; (8009328 <__ieee754_pow+0x730>)
 8009042:	f7f7 fc0b 	bl	800085c <__aeabi_ddiv>
 8009046:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800904a:	4602      	mov	r2, r0
 800904c:	460b      	mov	r3, r1
 800904e:	4630      	mov	r0, r6
 8009050:	4639      	mov	r1, r7
 8009052:	f7f7 fad9 	bl	8000608 <__aeabi_dmul>
 8009056:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800905a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800905e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009062:	2300      	movs	r3, #0
 8009064:	9302      	str	r3, [sp, #8]
 8009066:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800906a:	106d      	asrs	r5, r5, #1
 800906c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009070:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009074:	2200      	movs	r2, #0
 8009076:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800907a:	4640      	mov	r0, r8
 800907c:	4649      	mov	r1, r9
 800907e:	4614      	mov	r4, r2
 8009080:	461d      	mov	r5, r3
 8009082:	f7f7 fac1 	bl	8000608 <__aeabi_dmul>
 8009086:	4602      	mov	r2, r0
 8009088:	460b      	mov	r3, r1
 800908a:	4630      	mov	r0, r6
 800908c:	4639      	mov	r1, r7
 800908e:	f7f7 f903 	bl	8000298 <__aeabi_dsub>
 8009092:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009096:	4606      	mov	r6, r0
 8009098:	460f      	mov	r7, r1
 800909a:	4620      	mov	r0, r4
 800909c:	4629      	mov	r1, r5
 800909e:	f7f7 f8fb 	bl	8000298 <__aeabi_dsub>
 80090a2:	4602      	mov	r2, r0
 80090a4:	460b      	mov	r3, r1
 80090a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80090aa:	f7f7 f8f5 	bl	8000298 <__aeabi_dsub>
 80090ae:	4642      	mov	r2, r8
 80090b0:	464b      	mov	r3, r9
 80090b2:	f7f7 faa9 	bl	8000608 <__aeabi_dmul>
 80090b6:	4602      	mov	r2, r0
 80090b8:	460b      	mov	r3, r1
 80090ba:	4630      	mov	r0, r6
 80090bc:	4639      	mov	r1, r7
 80090be:	f7f7 f8eb 	bl	8000298 <__aeabi_dsub>
 80090c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80090c6:	f7f7 fa9f 	bl	8000608 <__aeabi_dmul>
 80090ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80090d2:	4610      	mov	r0, r2
 80090d4:	4619      	mov	r1, r3
 80090d6:	f7f7 fa97 	bl	8000608 <__aeabi_dmul>
 80090da:	a37b      	add	r3, pc, #492	; (adr r3, 80092c8 <__ieee754_pow+0x6d0>)
 80090dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e0:	4604      	mov	r4, r0
 80090e2:	460d      	mov	r5, r1
 80090e4:	f7f7 fa90 	bl	8000608 <__aeabi_dmul>
 80090e8:	a379      	add	r3, pc, #484	; (adr r3, 80092d0 <__ieee754_pow+0x6d8>)
 80090ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ee:	f7f7 f8d5 	bl	800029c <__adddf3>
 80090f2:	4622      	mov	r2, r4
 80090f4:	462b      	mov	r3, r5
 80090f6:	f7f7 fa87 	bl	8000608 <__aeabi_dmul>
 80090fa:	a377      	add	r3, pc, #476	; (adr r3, 80092d8 <__ieee754_pow+0x6e0>)
 80090fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009100:	f7f7 f8cc 	bl	800029c <__adddf3>
 8009104:	4622      	mov	r2, r4
 8009106:	462b      	mov	r3, r5
 8009108:	f7f7 fa7e 	bl	8000608 <__aeabi_dmul>
 800910c:	a374      	add	r3, pc, #464	; (adr r3, 80092e0 <__ieee754_pow+0x6e8>)
 800910e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009112:	f7f7 f8c3 	bl	800029c <__adddf3>
 8009116:	4622      	mov	r2, r4
 8009118:	462b      	mov	r3, r5
 800911a:	f7f7 fa75 	bl	8000608 <__aeabi_dmul>
 800911e:	a372      	add	r3, pc, #456	; (adr r3, 80092e8 <__ieee754_pow+0x6f0>)
 8009120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009124:	f7f7 f8ba 	bl	800029c <__adddf3>
 8009128:	4622      	mov	r2, r4
 800912a:	462b      	mov	r3, r5
 800912c:	f7f7 fa6c 	bl	8000608 <__aeabi_dmul>
 8009130:	a36f      	add	r3, pc, #444	; (adr r3, 80092f0 <__ieee754_pow+0x6f8>)
 8009132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009136:	f7f7 f8b1 	bl	800029c <__adddf3>
 800913a:	4622      	mov	r2, r4
 800913c:	4606      	mov	r6, r0
 800913e:	460f      	mov	r7, r1
 8009140:	462b      	mov	r3, r5
 8009142:	4620      	mov	r0, r4
 8009144:	4629      	mov	r1, r5
 8009146:	f7f7 fa5f 	bl	8000608 <__aeabi_dmul>
 800914a:	4602      	mov	r2, r0
 800914c:	460b      	mov	r3, r1
 800914e:	4630      	mov	r0, r6
 8009150:	4639      	mov	r1, r7
 8009152:	f7f7 fa59 	bl	8000608 <__aeabi_dmul>
 8009156:	4642      	mov	r2, r8
 8009158:	4604      	mov	r4, r0
 800915a:	460d      	mov	r5, r1
 800915c:	464b      	mov	r3, r9
 800915e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009162:	f7f7 f89b 	bl	800029c <__adddf3>
 8009166:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800916a:	f7f7 fa4d 	bl	8000608 <__aeabi_dmul>
 800916e:	4622      	mov	r2, r4
 8009170:	462b      	mov	r3, r5
 8009172:	f7f7 f893 	bl	800029c <__adddf3>
 8009176:	4642      	mov	r2, r8
 8009178:	4606      	mov	r6, r0
 800917a:	460f      	mov	r7, r1
 800917c:	464b      	mov	r3, r9
 800917e:	4640      	mov	r0, r8
 8009180:	4649      	mov	r1, r9
 8009182:	f7f7 fa41 	bl	8000608 <__aeabi_dmul>
 8009186:	2200      	movs	r2, #0
 8009188:	4b68      	ldr	r3, [pc, #416]	; (800932c <__ieee754_pow+0x734>)
 800918a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800918e:	f7f7 f885 	bl	800029c <__adddf3>
 8009192:	4632      	mov	r2, r6
 8009194:	463b      	mov	r3, r7
 8009196:	f7f7 f881 	bl	800029c <__adddf3>
 800919a:	9802      	ldr	r0, [sp, #8]
 800919c:	460d      	mov	r5, r1
 800919e:	4604      	mov	r4, r0
 80091a0:	4602      	mov	r2, r0
 80091a2:	460b      	mov	r3, r1
 80091a4:	4640      	mov	r0, r8
 80091a6:	4649      	mov	r1, r9
 80091a8:	f7f7 fa2e 	bl	8000608 <__aeabi_dmul>
 80091ac:	2200      	movs	r2, #0
 80091ae:	4680      	mov	r8, r0
 80091b0:	4689      	mov	r9, r1
 80091b2:	4b5e      	ldr	r3, [pc, #376]	; (800932c <__ieee754_pow+0x734>)
 80091b4:	4620      	mov	r0, r4
 80091b6:	4629      	mov	r1, r5
 80091b8:	f7f7 f86e 	bl	8000298 <__aeabi_dsub>
 80091bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80091c0:	f7f7 f86a 	bl	8000298 <__aeabi_dsub>
 80091c4:	4602      	mov	r2, r0
 80091c6:	460b      	mov	r3, r1
 80091c8:	4630      	mov	r0, r6
 80091ca:	4639      	mov	r1, r7
 80091cc:	f7f7 f864 	bl	8000298 <__aeabi_dsub>
 80091d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091d4:	f7f7 fa18 	bl	8000608 <__aeabi_dmul>
 80091d8:	4622      	mov	r2, r4
 80091da:	4606      	mov	r6, r0
 80091dc:	460f      	mov	r7, r1
 80091de:	462b      	mov	r3, r5
 80091e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091e4:	f7f7 fa10 	bl	8000608 <__aeabi_dmul>
 80091e8:	4602      	mov	r2, r0
 80091ea:	460b      	mov	r3, r1
 80091ec:	4630      	mov	r0, r6
 80091ee:	4639      	mov	r1, r7
 80091f0:	f7f7 f854 	bl	800029c <__adddf3>
 80091f4:	4606      	mov	r6, r0
 80091f6:	460f      	mov	r7, r1
 80091f8:	4602      	mov	r2, r0
 80091fa:	460b      	mov	r3, r1
 80091fc:	4640      	mov	r0, r8
 80091fe:	4649      	mov	r1, r9
 8009200:	f7f7 f84c 	bl	800029c <__adddf3>
 8009204:	9802      	ldr	r0, [sp, #8]
 8009206:	a33c      	add	r3, pc, #240	; (adr r3, 80092f8 <__ieee754_pow+0x700>)
 8009208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800920c:	4604      	mov	r4, r0
 800920e:	460d      	mov	r5, r1
 8009210:	f7f7 f9fa 	bl	8000608 <__aeabi_dmul>
 8009214:	4642      	mov	r2, r8
 8009216:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800921a:	464b      	mov	r3, r9
 800921c:	4620      	mov	r0, r4
 800921e:	4629      	mov	r1, r5
 8009220:	f7f7 f83a 	bl	8000298 <__aeabi_dsub>
 8009224:	4602      	mov	r2, r0
 8009226:	460b      	mov	r3, r1
 8009228:	4630      	mov	r0, r6
 800922a:	4639      	mov	r1, r7
 800922c:	f7f7 f834 	bl	8000298 <__aeabi_dsub>
 8009230:	a333      	add	r3, pc, #204	; (adr r3, 8009300 <__ieee754_pow+0x708>)
 8009232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009236:	f7f7 f9e7 	bl	8000608 <__aeabi_dmul>
 800923a:	a333      	add	r3, pc, #204	; (adr r3, 8009308 <__ieee754_pow+0x710>)
 800923c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009240:	4606      	mov	r6, r0
 8009242:	460f      	mov	r7, r1
 8009244:	4620      	mov	r0, r4
 8009246:	4629      	mov	r1, r5
 8009248:	f7f7 f9de 	bl	8000608 <__aeabi_dmul>
 800924c:	4602      	mov	r2, r0
 800924e:	460b      	mov	r3, r1
 8009250:	4630      	mov	r0, r6
 8009252:	4639      	mov	r1, r7
 8009254:	f7f7 f822 	bl	800029c <__adddf3>
 8009258:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800925a:	4b35      	ldr	r3, [pc, #212]	; (8009330 <__ieee754_pow+0x738>)
 800925c:	4413      	add	r3, r2
 800925e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009262:	f7f7 f81b 	bl	800029c <__adddf3>
 8009266:	4604      	mov	r4, r0
 8009268:	9809      	ldr	r0, [sp, #36]	; 0x24
 800926a:	460d      	mov	r5, r1
 800926c:	f7f7 f962 	bl	8000534 <__aeabi_i2d>
 8009270:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009272:	4b30      	ldr	r3, [pc, #192]	; (8009334 <__ieee754_pow+0x73c>)
 8009274:	4413      	add	r3, r2
 8009276:	e9d3 8900 	ldrd	r8, r9, [r3]
 800927a:	4606      	mov	r6, r0
 800927c:	460f      	mov	r7, r1
 800927e:	4622      	mov	r2, r4
 8009280:	462b      	mov	r3, r5
 8009282:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009286:	f7f7 f809 	bl	800029c <__adddf3>
 800928a:	4642      	mov	r2, r8
 800928c:	464b      	mov	r3, r9
 800928e:	f7f7 f805 	bl	800029c <__adddf3>
 8009292:	4632      	mov	r2, r6
 8009294:	463b      	mov	r3, r7
 8009296:	f7f7 f801 	bl	800029c <__adddf3>
 800929a:	9802      	ldr	r0, [sp, #8]
 800929c:	4632      	mov	r2, r6
 800929e:	463b      	mov	r3, r7
 80092a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092a4:	f7f6 fff8 	bl	8000298 <__aeabi_dsub>
 80092a8:	4642      	mov	r2, r8
 80092aa:	464b      	mov	r3, r9
 80092ac:	f7f6 fff4 	bl	8000298 <__aeabi_dsub>
 80092b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80092b4:	e607      	b.n	8008ec6 <__ieee754_pow+0x2ce>
 80092b6:	f04f 0a01 	mov.w	sl, #1
 80092ba:	e6a5      	b.n	8009008 <__ieee754_pow+0x410>
 80092bc:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8009310 <__ieee754_pow+0x718>
 80092c0:	e613      	b.n	8008eea <__ieee754_pow+0x2f2>
 80092c2:	bf00      	nop
 80092c4:	f3af 8000 	nop.w
 80092c8:	4a454eef 	.word	0x4a454eef
 80092cc:	3fca7e28 	.word	0x3fca7e28
 80092d0:	93c9db65 	.word	0x93c9db65
 80092d4:	3fcd864a 	.word	0x3fcd864a
 80092d8:	a91d4101 	.word	0xa91d4101
 80092dc:	3fd17460 	.word	0x3fd17460
 80092e0:	518f264d 	.word	0x518f264d
 80092e4:	3fd55555 	.word	0x3fd55555
 80092e8:	db6fabff 	.word	0xdb6fabff
 80092ec:	3fdb6db6 	.word	0x3fdb6db6
 80092f0:	33333303 	.word	0x33333303
 80092f4:	3fe33333 	.word	0x3fe33333
 80092f8:	e0000000 	.word	0xe0000000
 80092fc:	3feec709 	.word	0x3feec709
 8009300:	dc3a03fd 	.word	0xdc3a03fd
 8009304:	3feec709 	.word	0x3feec709
 8009308:	145b01f5 	.word	0x145b01f5
 800930c:	be3e2fe0 	.word	0xbe3e2fe0
 8009310:	00000000 	.word	0x00000000
 8009314:	3ff00000 	.word	0x3ff00000
 8009318:	43400000 	.word	0x43400000
 800931c:	0003988e 	.word	0x0003988e
 8009320:	000bb679 	.word	0x000bb679
 8009324:	08009c48 	.word	0x08009c48
 8009328:	3ff00000 	.word	0x3ff00000
 800932c:	40080000 	.word	0x40080000
 8009330:	08009c68 	.word	0x08009c68
 8009334:	08009c58 	.word	0x08009c58
 8009338:	a3b4      	add	r3, pc, #720	; (adr r3, 800960c <__ieee754_pow+0xa14>)
 800933a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800933e:	4640      	mov	r0, r8
 8009340:	4649      	mov	r1, r9
 8009342:	f7f6 ffab 	bl	800029c <__adddf3>
 8009346:	4622      	mov	r2, r4
 8009348:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800934c:	462b      	mov	r3, r5
 800934e:	4630      	mov	r0, r6
 8009350:	4639      	mov	r1, r7
 8009352:	f7f6 ffa1 	bl	8000298 <__aeabi_dsub>
 8009356:	4602      	mov	r2, r0
 8009358:	460b      	mov	r3, r1
 800935a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800935e:	f7f7 fbe3 	bl	8000b28 <__aeabi_dcmpgt>
 8009362:	2800      	cmp	r0, #0
 8009364:	f47f adfe 	bne.w	8008f64 <__ieee754_pow+0x36c>
 8009368:	4aa3      	ldr	r2, [pc, #652]	; (80095f8 <__ieee754_pow+0xa00>)
 800936a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800936e:	4293      	cmp	r3, r2
 8009370:	f340 810a 	ble.w	8009588 <__ieee754_pow+0x990>
 8009374:	151b      	asrs	r3, r3, #20
 8009376:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800937a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800937e:	fa4a f303 	asr.w	r3, sl, r3
 8009382:	445b      	add	r3, fp
 8009384:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009388:	4e9c      	ldr	r6, [pc, #624]	; (80095fc <__ieee754_pow+0xa04>)
 800938a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800938e:	4116      	asrs	r6, r2
 8009390:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009394:	2000      	movs	r0, #0
 8009396:	ea23 0106 	bic.w	r1, r3, r6
 800939a:	f1c2 0214 	rsb	r2, r2, #20
 800939e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80093a2:	fa4a fa02 	asr.w	sl, sl, r2
 80093a6:	f1bb 0f00 	cmp.w	fp, #0
 80093aa:	4602      	mov	r2, r0
 80093ac:	460b      	mov	r3, r1
 80093ae:	4620      	mov	r0, r4
 80093b0:	4629      	mov	r1, r5
 80093b2:	bfb8      	it	lt
 80093b4:	f1ca 0a00 	rsblt	sl, sl, #0
 80093b8:	f7f6 ff6e 	bl	8000298 <__aeabi_dsub>
 80093bc:	e9cd 0100 	strd	r0, r1, [sp]
 80093c0:	4642      	mov	r2, r8
 80093c2:	464b      	mov	r3, r9
 80093c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80093c8:	f7f6 ff68 	bl	800029c <__adddf3>
 80093cc:	2000      	movs	r0, #0
 80093ce:	a378      	add	r3, pc, #480	; (adr r3, 80095b0 <__ieee754_pow+0x9b8>)
 80093d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d4:	4604      	mov	r4, r0
 80093d6:	460d      	mov	r5, r1
 80093d8:	f7f7 f916 	bl	8000608 <__aeabi_dmul>
 80093dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093e0:	4606      	mov	r6, r0
 80093e2:	460f      	mov	r7, r1
 80093e4:	4620      	mov	r0, r4
 80093e6:	4629      	mov	r1, r5
 80093e8:	f7f6 ff56 	bl	8000298 <__aeabi_dsub>
 80093ec:	4602      	mov	r2, r0
 80093ee:	460b      	mov	r3, r1
 80093f0:	4640      	mov	r0, r8
 80093f2:	4649      	mov	r1, r9
 80093f4:	f7f6 ff50 	bl	8000298 <__aeabi_dsub>
 80093f8:	a36f      	add	r3, pc, #444	; (adr r3, 80095b8 <__ieee754_pow+0x9c0>)
 80093fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093fe:	f7f7 f903 	bl	8000608 <__aeabi_dmul>
 8009402:	a36f      	add	r3, pc, #444	; (adr r3, 80095c0 <__ieee754_pow+0x9c8>)
 8009404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009408:	4680      	mov	r8, r0
 800940a:	4689      	mov	r9, r1
 800940c:	4620      	mov	r0, r4
 800940e:	4629      	mov	r1, r5
 8009410:	f7f7 f8fa 	bl	8000608 <__aeabi_dmul>
 8009414:	4602      	mov	r2, r0
 8009416:	460b      	mov	r3, r1
 8009418:	4640      	mov	r0, r8
 800941a:	4649      	mov	r1, r9
 800941c:	f7f6 ff3e 	bl	800029c <__adddf3>
 8009420:	4604      	mov	r4, r0
 8009422:	460d      	mov	r5, r1
 8009424:	4602      	mov	r2, r0
 8009426:	460b      	mov	r3, r1
 8009428:	4630      	mov	r0, r6
 800942a:	4639      	mov	r1, r7
 800942c:	f7f6 ff36 	bl	800029c <__adddf3>
 8009430:	4632      	mov	r2, r6
 8009432:	463b      	mov	r3, r7
 8009434:	4680      	mov	r8, r0
 8009436:	4689      	mov	r9, r1
 8009438:	f7f6 ff2e 	bl	8000298 <__aeabi_dsub>
 800943c:	4602      	mov	r2, r0
 800943e:	460b      	mov	r3, r1
 8009440:	4620      	mov	r0, r4
 8009442:	4629      	mov	r1, r5
 8009444:	f7f6 ff28 	bl	8000298 <__aeabi_dsub>
 8009448:	4642      	mov	r2, r8
 800944a:	4606      	mov	r6, r0
 800944c:	460f      	mov	r7, r1
 800944e:	464b      	mov	r3, r9
 8009450:	4640      	mov	r0, r8
 8009452:	4649      	mov	r1, r9
 8009454:	f7f7 f8d8 	bl	8000608 <__aeabi_dmul>
 8009458:	a35b      	add	r3, pc, #364	; (adr r3, 80095c8 <__ieee754_pow+0x9d0>)
 800945a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800945e:	4604      	mov	r4, r0
 8009460:	460d      	mov	r5, r1
 8009462:	f7f7 f8d1 	bl	8000608 <__aeabi_dmul>
 8009466:	a35a      	add	r3, pc, #360	; (adr r3, 80095d0 <__ieee754_pow+0x9d8>)
 8009468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800946c:	f7f6 ff14 	bl	8000298 <__aeabi_dsub>
 8009470:	4622      	mov	r2, r4
 8009472:	462b      	mov	r3, r5
 8009474:	f7f7 f8c8 	bl	8000608 <__aeabi_dmul>
 8009478:	a357      	add	r3, pc, #348	; (adr r3, 80095d8 <__ieee754_pow+0x9e0>)
 800947a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800947e:	f7f6 ff0d 	bl	800029c <__adddf3>
 8009482:	4622      	mov	r2, r4
 8009484:	462b      	mov	r3, r5
 8009486:	f7f7 f8bf 	bl	8000608 <__aeabi_dmul>
 800948a:	a355      	add	r3, pc, #340	; (adr r3, 80095e0 <__ieee754_pow+0x9e8>)
 800948c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009490:	f7f6 ff02 	bl	8000298 <__aeabi_dsub>
 8009494:	4622      	mov	r2, r4
 8009496:	462b      	mov	r3, r5
 8009498:	f7f7 f8b6 	bl	8000608 <__aeabi_dmul>
 800949c:	a352      	add	r3, pc, #328	; (adr r3, 80095e8 <__ieee754_pow+0x9f0>)
 800949e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a2:	f7f6 fefb 	bl	800029c <__adddf3>
 80094a6:	4622      	mov	r2, r4
 80094a8:	462b      	mov	r3, r5
 80094aa:	f7f7 f8ad 	bl	8000608 <__aeabi_dmul>
 80094ae:	4602      	mov	r2, r0
 80094b0:	460b      	mov	r3, r1
 80094b2:	4640      	mov	r0, r8
 80094b4:	4649      	mov	r1, r9
 80094b6:	f7f6 feef 	bl	8000298 <__aeabi_dsub>
 80094ba:	4604      	mov	r4, r0
 80094bc:	460d      	mov	r5, r1
 80094be:	4602      	mov	r2, r0
 80094c0:	460b      	mov	r3, r1
 80094c2:	4640      	mov	r0, r8
 80094c4:	4649      	mov	r1, r9
 80094c6:	f7f7 f89f 	bl	8000608 <__aeabi_dmul>
 80094ca:	2200      	movs	r2, #0
 80094cc:	e9cd 0100 	strd	r0, r1, [sp]
 80094d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80094d4:	4620      	mov	r0, r4
 80094d6:	4629      	mov	r1, r5
 80094d8:	f7f6 fede 	bl	8000298 <__aeabi_dsub>
 80094dc:	4602      	mov	r2, r0
 80094de:	460b      	mov	r3, r1
 80094e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094e4:	f7f7 f9ba 	bl	800085c <__aeabi_ddiv>
 80094e8:	4632      	mov	r2, r6
 80094ea:	4604      	mov	r4, r0
 80094ec:	460d      	mov	r5, r1
 80094ee:	463b      	mov	r3, r7
 80094f0:	4640      	mov	r0, r8
 80094f2:	4649      	mov	r1, r9
 80094f4:	f7f7 f888 	bl	8000608 <__aeabi_dmul>
 80094f8:	4632      	mov	r2, r6
 80094fa:	463b      	mov	r3, r7
 80094fc:	f7f6 fece 	bl	800029c <__adddf3>
 8009500:	4602      	mov	r2, r0
 8009502:	460b      	mov	r3, r1
 8009504:	4620      	mov	r0, r4
 8009506:	4629      	mov	r1, r5
 8009508:	f7f6 fec6 	bl	8000298 <__aeabi_dsub>
 800950c:	4642      	mov	r2, r8
 800950e:	464b      	mov	r3, r9
 8009510:	f7f6 fec2 	bl	8000298 <__aeabi_dsub>
 8009514:	4602      	mov	r2, r0
 8009516:	460b      	mov	r3, r1
 8009518:	2000      	movs	r0, #0
 800951a:	4939      	ldr	r1, [pc, #228]	; (8009600 <__ieee754_pow+0xa08>)
 800951c:	f7f6 febc 	bl	8000298 <__aeabi_dsub>
 8009520:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8009524:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009528:	4602      	mov	r2, r0
 800952a:	460b      	mov	r3, r1
 800952c:	da2f      	bge.n	800958e <__ieee754_pow+0x996>
 800952e:	4650      	mov	r0, sl
 8009530:	ec43 2b10 	vmov	d0, r2, r3
 8009534:	f000 f9c0 	bl	80098b8 <scalbn>
 8009538:	ec51 0b10 	vmov	r0, r1, d0
 800953c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009540:	f7ff bbf1 	b.w	8008d26 <__ieee754_pow+0x12e>
 8009544:	4b2f      	ldr	r3, [pc, #188]	; (8009604 <__ieee754_pow+0xa0c>)
 8009546:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800954a:	429e      	cmp	r6, r3
 800954c:	f77f af0c 	ble.w	8009368 <__ieee754_pow+0x770>
 8009550:	4b2d      	ldr	r3, [pc, #180]	; (8009608 <__ieee754_pow+0xa10>)
 8009552:	440b      	add	r3, r1
 8009554:	4303      	orrs	r3, r0
 8009556:	d00b      	beq.n	8009570 <__ieee754_pow+0x978>
 8009558:	a325      	add	r3, pc, #148	; (adr r3, 80095f0 <__ieee754_pow+0x9f8>)
 800955a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009562:	f7f7 f851 	bl	8000608 <__aeabi_dmul>
 8009566:	a322      	add	r3, pc, #136	; (adr r3, 80095f0 <__ieee754_pow+0x9f8>)
 8009568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800956c:	f7ff bbdb 	b.w	8008d26 <__ieee754_pow+0x12e>
 8009570:	4622      	mov	r2, r4
 8009572:	462b      	mov	r3, r5
 8009574:	f7f6 fe90 	bl	8000298 <__aeabi_dsub>
 8009578:	4642      	mov	r2, r8
 800957a:	464b      	mov	r3, r9
 800957c:	f7f7 faca 	bl	8000b14 <__aeabi_dcmpge>
 8009580:	2800      	cmp	r0, #0
 8009582:	f43f aef1 	beq.w	8009368 <__ieee754_pow+0x770>
 8009586:	e7e7      	b.n	8009558 <__ieee754_pow+0x960>
 8009588:	f04f 0a00 	mov.w	sl, #0
 800958c:	e718      	b.n	80093c0 <__ieee754_pow+0x7c8>
 800958e:	4621      	mov	r1, r4
 8009590:	e7d4      	b.n	800953c <__ieee754_pow+0x944>
 8009592:	2000      	movs	r0, #0
 8009594:	491a      	ldr	r1, [pc, #104]	; (8009600 <__ieee754_pow+0xa08>)
 8009596:	f7ff bb8f 	b.w	8008cb8 <__ieee754_pow+0xc0>
 800959a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800959e:	f7ff bb8b 	b.w	8008cb8 <__ieee754_pow+0xc0>
 80095a2:	4630      	mov	r0, r6
 80095a4:	4639      	mov	r1, r7
 80095a6:	f7ff bb87 	b.w	8008cb8 <__ieee754_pow+0xc0>
 80095aa:	4693      	mov	fp, r2
 80095ac:	f7ff bb98 	b.w	8008ce0 <__ieee754_pow+0xe8>
 80095b0:	00000000 	.word	0x00000000
 80095b4:	3fe62e43 	.word	0x3fe62e43
 80095b8:	fefa39ef 	.word	0xfefa39ef
 80095bc:	3fe62e42 	.word	0x3fe62e42
 80095c0:	0ca86c39 	.word	0x0ca86c39
 80095c4:	be205c61 	.word	0xbe205c61
 80095c8:	72bea4d0 	.word	0x72bea4d0
 80095cc:	3e663769 	.word	0x3e663769
 80095d0:	c5d26bf1 	.word	0xc5d26bf1
 80095d4:	3ebbbd41 	.word	0x3ebbbd41
 80095d8:	af25de2c 	.word	0xaf25de2c
 80095dc:	3f11566a 	.word	0x3f11566a
 80095e0:	16bebd93 	.word	0x16bebd93
 80095e4:	3f66c16c 	.word	0x3f66c16c
 80095e8:	5555553e 	.word	0x5555553e
 80095ec:	3fc55555 	.word	0x3fc55555
 80095f0:	c2f8f359 	.word	0xc2f8f359
 80095f4:	01a56e1f 	.word	0x01a56e1f
 80095f8:	3fe00000 	.word	0x3fe00000
 80095fc:	000fffff 	.word	0x000fffff
 8009600:	3ff00000 	.word	0x3ff00000
 8009604:	4090cbff 	.word	0x4090cbff
 8009608:	3f6f3400 	.word	0x3f6f3400
 800960c:	652b82fe 	.word	0x652b82fe
 8009610:	3c971547 	.word	0x3c971547

08009614 <__ieee754_sqrt>:
 8009614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009618:	4955      	ldr	r1, [pc, #340]	; (8009770 <__ieee754_sqrt+0x15c>)
 800961a:	ec55 4b10 	vmov	r4, r5, d0
 800961e:	43a9      	bics	r1, r5
 8009620:	462b      	mov	r3, r5
 8009622:	462a      	mov	r2, r5
 8009624:	d112      	bne.n	800964c <__ieee754_sqrt+0x38>
 8009626:	ee10 2a10 	vmov	r2, s0
 800962a:	ee10 0a10 	vmov	r0, s0
 800962e:	4629      	mov	r1, r5
 8009630:	f7f6 ffea 	bl	8000608 <__aeabi_dmul>
 8009634:	4602      	mov	r2, r0
 8009636:	460b      	mov	r3, r1
 8009638:	4620      	mov	r0, r4
 800963a:	4629      	mov	r1, r5
 800963c:	f7f6 fe2e 	bl	800029c <__adddf3>
 8009640:	4604      	mov	r4, r0
 8009642:	460d      	mov	r5, r1
 8009644:	ec45 4b10 	vmov	d0, r4, r5
 8009648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800964c:	2d00      	cmp	r5, #0
 800964e:	ee10 0a10 	vmov	r0, s0
 8009652:	4621      	mov	r1, r4
 8009654:	dc0f      	bgt.n	8009676 <__ieee754_sqrt+0x62>
 8009656:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800965a:	4330      	orrs	r0, r6
 800965c:	d0f2      	beq.n	8009644 <__ieee754_sqrt+0x30>
 800965e:	b155      	cbz	r5, 8009676 <__ieee754_sqrt+0x62>
 8009660:	ee10 2a10 	vmov	r2, s0
 8009664:	4620      	mov	r0, r4
 8009666:	4629      	mov	r1, r5
 8009668:	f7f6 fe16 	bl	8000298 <__aeabi_dsub>
 800966c:	4602      	mov	r2, r0
 800966e:	460b      	mov	r3, r1
 8009670:	f7f7 f8f4 	bl	800085c <__aeabi_ddiv>
 8009674:	e7e4      	b.n	8009640 <__ieee754_sqrt+0x2c>
 8009676:	151b      	asrs	r3, r3, #20
 8009678:	d073      	beq.n	8009762 <__ieee754_sqrt+0x14e>
 800967a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800967e:	07dd      	lsls	r5, r3, #31
 8009680:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8009684:	bf48      	it	mi
 8009686:	0fc8      	lsrmi	r0, r1, #31
 8009688:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800968c:	bf44      	itt	mi
 800968e:	0049      	lslmi	r1, r1, #1
 8009690:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8009694:	2500      	movs	r5, #0
 8009696:	1058      	asrs	r0, r3, #1
 8009698:	0fcb      	lsrs	r3, r1, #31
 800969a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800969e:	0049      	lsls	r1, r1, #1
 80096a0:	2316      	movs	r3, #22
 80096a2:	462c      	mov	r4, r5
 80096a4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80096a8:	19a7      	adds	r7, r4, r6
 80096aa:	4297      	cmp	r7, r2
 80096ac:	bfde      	ittt	le
 80096ae:	19bc      	addle	r4, r7, r6
 80096b0:	1bd2      	suble	r2, r2, r7
 80096b2:	19ad      	addle	r5, r5, r6
 80096b4:	0fcf      	lsrs	r7, r1, #31
 80096b6:	3b01      	subs	r3, #1
 80096b8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80096bc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80096c0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80096c4:	d1f0      	bne.n	80096a8 <__ieee754_sqrt+0x94>
 80096c6:	f04f 0c20 	mov.w	ip, #32
 80096ca:	469e      	mov	lr, r3
 80096cc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80096d0:	42a2      	cmp	r2, r4
 80096d2:	eb06 070e 	add.w	r7, r6, lr
 80096d6:	dc02      	bgt.n	80096de <__ieee754_sqrt+0xca>
 80096d8:	d112      	bne.n	8009700 <__ieee754_sqrt+0xec>
 80096da:	428f      	cmp	r7, r1
 80096dc:	d810      	bhi.n	8009700 <__ieee754_sqrt+0xec>
 80096de:	2f00      	cmp	r7, #0
 80096e0:	eb07 0e06 	add.w	lr, r7, r6
 80096e4:	da42      	bge.n	800976c <__ieee754_sqrt+0x158>
 80096e6:	f1be 0f00 	cmp.w	lr, #0
 80096ea:	db3f      	blt.n	800976c <__ieee754_sqrt+0x158>
 80096ec:	f104 0801 	add.w	r8, r4, #1
 80096f0:	1b12      	subs	r2, r2, r4
 80096f2:	428f      	cmp	r7, r1
 80096f4:	bf88      	it	hi
 80096f6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80096fa:	1bc9      	subs	r1, r1, r7
 80096fc:	4433      	add	r3, r6
 80096fe:	4644      	mov	r4, r8
 8009700:	0052      	lsls	r2, r2, #1
 8009702:	f1bc 0c01 	subs.w	ip, ip, #1
 8009706:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800970a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800970e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009712:	d1dd      	bne.n	80096d0 <__ieee754_sqrt+0xbc>
 8009714:	430a      	orrs	r2, r1
 8009716:	d006      	beq.n	8009726 <__ieee754_sqrt+0x112>
 8009718:	1c5c      	adds	r4, r3, #1
 800971a:	bf13      	iteet	ne
 800971c:	3301      	addne	r3, #1
 800971e:	3501      	addeq	r5, #1
 8009720:	4663      	moveq	r3, ip
 8009722:	f023 0301 	bicne.w	r3, r3, #1
 8009726:	106a      	asrs	r2, r5, #1
 8009728:	085b      	lsrs	r3, r3, #1
 800972a:	07e9      	lsls	r1, r5, #31
 800972c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8009730:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8009734:	bf48      	it	mi
 8009736:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800973a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800973e:	461c      	mov	r4, r3
 8009740:	e780      	b.n	8009644 <__ieee754_sqrt+0x30>
 8009742:	0aca      	lsrs	r2, r1, #11
 8009744:	3815      	subs	r0, #21
 8009746:	0549      	lsls	r1, r1, #21
 8009748:	2a00      	cmp	r2, #0
 800974a:	d0fa      	beq.n	8009742 <__ieee754_sqrt+0x12e>
 800974c:	02d6      	lsls	r6, r2, #11
 800974e:	d50a      	bpl.n	8009766 <__ieee754_sqrt+0x152>
 8009750:	f1c3 0420 	rsb	r4, r3, #32
 8009754:	fa21 f404 	lsr.w	r4, r1, r4
 8009758:	1e5d      	subs	r5, r3, #1
 800975a:	4099      	lsls	r1, r3
 800975c:	4322      	orrs	r2, r4
 800975e:	1b43      	subs	r3, r0, r5
 8009760:	e78b      	b.n	800967a <__ieee754_sqrt+0x66>
 8009762:	4618      	mov	r0, r3
 8009764:	e7f0      	b.n	8009748 <__ieee754_sqrt+0x134>
 8009766:	0052      	lsls	r2, r2, #1
 8009768:	3301      	adds	r3, #1
 800976a:	e7ef      	b.n	800974c <__ieee754_sqrt+0x138>
 800976c:	46a0      	mov	r8, r4
 800976e:	e7bf      	b.n	80096f0 <__ieee754_sqrt+0xdc>
 8009770:	7ff00000 	.word	0x7ff00000

08009774 <fabs>:
 8009774:	ec51 0b10 	vmov	r0, r1, d0
 8009778:	ee10 2a10 	vmov	r2, s0
 800977c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009780:	ec43 2b10 	vmov	d0, r2, r3
 8009784:	4770      	bx	lr

08009786 <finite>:
 8009786:	ee10 3a90 	vmov	r3, s1
 800978a:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800978e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009792:	0fc0      	lsrs	r0, r0, #31
 8009794:	4770      	bx	lr

08009796 <matherr>:
 8009796:	2000      	movs	r0, #0
 8009798:	4770      	bx	lr
 800979a:	0000      	movs	r0, r0
 800979c:	0000      	movs	r0, r0
	...

080097a0 <nan>:
 80097a0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80097a8 <nan+0x8>
 80097a4:	4770      	bx	lr
 80097a6:	bf00      	nop
 80097a8:	00000000 	.word	0x00000000
 80097ac:	7ff80000 	.word	0x7ff80000

080097b0 <rint>:
 80097b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097b2:	ec51 0b10 	vmov	r0, r1, d0
 80097b6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80097ba:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80097be:	2e13      	cmp	r6, #19
 80097c0:	460b      	mov	r3, r1
 80097c2:	ee10 4a10 	vmov	r4, s0
 80097c6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80097ca:	dc56      	bgt.n	800987a <rint+0xca>
 80097cc:	2e00      	cmp	r6, #0
 80097ce:	da2b      	bge.n	8009828 <rint+0x78>
 80097d0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80097d4:	4302      	orrs	r2, r0
 80097d6:	d023      	beq.n	8009820 <rint+0x70>
 80097d8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80097dc:	4302      	orrs	r2, r0
 80097de:	4254      	negs	r4, r2
 80097e0:	4314      	orrs	r4, r2
 80097e2:	0c4b      	lsrs	r3, r1, #17
 80097e4:	0b24      	lsrs	r4, r4, #12
 80097e6:	045b      	lsls	r3, r3, #17
 80097e8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80097ec:	ea44 0103 	orr.w	r1, r4, r3
 80097f0:	460b      	mov	r3, r1
 80097f2:	492f      	ldr	r1, [pc, #188]	; (80098b0 <rint+0x100>)
 80097f4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 80097f8:	e9d1 6700 	ldrd	r6, r7, [r1]
 80097fc:	4602      	mov	r2, r0
 80097fe:	4639      	mov	r1, r7
 8009800:	4630      	mov	r0, r6
 8009802:	f7f6 fd4b 	bl	800029c <__adddf3>
 8009806:	e9cd 0100 	strd	r0, r1, [sp]
 800980a:	463b      	mov	r3, r7
 800980c:	4632      	mov	r2, r6
 800980e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009812:	f7f6 fd41 	bl	8000298 <__aeabi_dsub>
 8009816:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800981a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800981e:	4639      	mov	r1, r7
 8009820:	ec41 0b10 	vmov	d0, r0, r1
 8009824:	b003      	add	sp, #12
 8009826:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009828:	4a22      	ldr	r2, [pc, #136]	; (80098b4 <rint+0x104>)
 800982a:	4132      	asrs	r2, r6
 800982c:	ea01 0702 	and.w	r7, r1, r2
 8009830:	4307      	orrs	r7, r0
 8009832:	d0f5      	beq.n	8009820 <rint+0x70>
 8009834:	0852      	lsrs	r2, r2, #1
 8009836:	4011      	ands	r1, r2
 8009838:	430c      	orrs	r4, r1
 800983a:	d00b      	beq.n	8009854 <rint+0xa4>
 800983c:	ea23 0202 	bic.w	r2, r3, r2
 8009840:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009844:	2e13      	cmp	r6, #19
 8009846:	fa43 f306 	asr.w	r3, r3, r6
 800984a:	bf0c      	ite	eq
 800984c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8009850:	2400      	movne	r4, #0
 8009852:	4313      	orrs	r3, r2
 8009854:	4916      	ldr	r1, [pc, #88]	; (80098b0 <rint+0x100>)
 8009856:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800985a:	4622      	mov	r2, r4
 800985c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009860:	4620      	mov	r0, r4
 8009862:	4629      	mov	r1, r5
 8009864:	f7f6 fd1a 	bl	800029c <__adddf3>
 8009868:	e9cd 0100 	strd	r0, r1, [sp]
 800986c:	4622      	mov	r2, r4
 800986e:	462b      	mov	r3, r5
 8009870:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009874:	f7f6 fd10 	bl	8000298 <__aeabi_dsub>
 8009878:	e7d2      	b.n	8009820 <rint+0x70>
 800987a:	2e33      	cmp	r6, #51	; 0x33
 800987c:	dd07      	ble.n	800988e <rint+0xde>
 800987e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009882:	d1cd      	bne.n	8009820 <rint+0x70>
 8009884:	ee10 2a10 	vmov	r2, s0
 8009888:	f7f6 fd08 	bl	800029c <__adddf3>
 800988c:	e7c8      	b.n	8009820 <rint+0x70>
 800988e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8009892:	f04f 32ff 	mov.w	r2, #4294967295
 8009896:	40f2      	lsrs	r2, r6
 8009898:	4210      	tst	r0, r2
 800989a:	d0c1      	beq.n	8009820 <rint+0x70>
 800989c:	0852      	lsrs	r2, r2, #1
 800989e:	4210      	tst	r0, r2
 80098a0:	bf1f      	itttt	ne
 80098a2:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80098a6:	ea20 0202 	bicne.w	r2, r0, r2
 80098aa:	4134      	asrne	r4, r6
 80098ac:	4314      	orrne	r4, r2
 80098ae:	e7d1      	b.n	8009854 <rint+0xa4>
 80098b0:	08009c78 	.word	0x08009c78
 80098b4:	000fffff 	.word	0x000fffff

080098b8 <scalbn>:
 80098b8:	b570      	push	{r4, r5, r6, lr}
 80098ba:	ec55 4b10 	vmov	r4, r5, d0
 80098be:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80098c2:	4606      	mov	r6, r0
 80098c4:	462b      	mov	r3, r5
 80098c6:	b9aa      	cbnz	r2, 80098f4 <scalbn+0x3c>
 80098c8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80098cc:	4323      	orrs	r3, r4
 80098ce:	d03b      	beq.n	8009948 <scalbn+0x90>
 80098d0:	4b31      	ldr	r3, [pc, #196]	; (8009998 <scalbn+0xe0>)
 80098d2:	4629      	mov	r1, r5
 80098d4:	2200      	movs	r2, #0
 80098d6:	ee10 0a10 	vmov	r0, s0
 80098da:	f7f6 fe95 	bl	8000608 <__aeabi_dmul>
 80098de:	4b2f      	ldr	r3, [pc, #188]	; (800999c <scalbn+0xe4>)
 80098e0:	429e      	cmp	r6, r3
 80098e2:	4604      	mov	r4, r0
 80098e4:	460d      	mov	r5, r1
 80098e6:	da12      	bge.n	800990e <scalbn+0x56>
 80098e8:	a327      	add	r3, pc, #156	; (adr r3, 8009988 <scalbn+0xd0>)
 80098ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ee:	f7f6 fe8b 	bl	8000608 <__aeabi_dmul>
 80098f2:	e009      	b.n	8009908 <scalbn+0x50>
 80098f4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80098f8:	428a      	cmp	r2, r1
 80098fa:	d10c      	bne.n	8009916 <scalbn+0x5e>
 80098fc:	ee10 2a10 	vmov	r2, s0
 8009900:	4620      	mov	r0, r4
 8009902:	4629      	mov	r1, r5
 8009904:	f7f6 fcca 	bl	800029c <__adddf3>
 8009908:	4604      	mov	r4, r0
 800990a:	460d      	mov	r5, r1
 800990c:	e01c      	b.n	8009948 <scalbn+0x90>
 800990e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009912:	460b      	mov	r3, r1
 8009914:	3a36      	subs	r2, #54	; 0x36
 8009916:	4432      	add	r2, r6
 8009918:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800991c:	428a      	cmp	r2, r1
 800991e:	dd0b      	ble.n	8009938 <scalbn+0x80>
 8009920:	ec45 4b11 	vmov	d1, r4, r5
 8009924:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8009990 <scalbn+0xd8>
 8009928:	f000 f83c 	bl	80099a4 <copysign>
 800992c:	a318      	add	r3, pc, #96	; (adr r3, 8009990 <scalbn+0xd8>)
 800992e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009932:	ec51 0b10 	vmov	r0, r1, d0
 8009936:	e7da      	b.n	80098ee <scalbn+0x36>
 8009938:	2a00      	cmp	r2, #0
 800993a:	dd08      	ble.n	800994e <scalbn+0x96>
 800993c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009940:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009944:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009948:	ec45 4b10 	vmov	d0, r4, r5
 800994c:	bd70      	pop	{r4, r5, r6, pc}
 800994e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009952:	da0d      	bge.n	8009970 <scalbn+0xb8>
 8009954:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009958:	429e      	cmp	r6, r3
 800995a:	ec45 4b11 	vmov	d1, r4, r5
 800995e:	dce1      	bgt.n	8009924 <scalbn+0x6c>
 8009960:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8009988 <scalbn+0xd0>
 8009964:	f000 f81e 	bl	80099a4 <copysign>
 8009968:	a307      	add	r3, pc, #28	; (adr r3, 8009988 <scalbn+0xd0>)
 800996a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996e:	e7e0      	b.n	8009932 <scalbn+0x7a>
 8009970:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009974:	3236      	adds	r2, #54	; 0x36
 8009976:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800997a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800997e:	4620      	mov	r0, r4
 8009980:	4629      	mov	r1, r5
 8009982:	2200      	movs	r2, #0
 8009984:	4b06      	ldr	r3, [pc, #24]	; (80099a0 <scalbn+0xe8>)
 8009986:	e7b2      	b.n	80098ee <scalbn+0x36>
 8009988:	c2f8f359 	.word	0xc2f8f359
 800998c:	01a56e1f 	.word	0x01a56e1f
 8009990:	8800759c 	.word	0x8800759c
 8009994:	7e37e43c 	.word	0x7e37e43c
 8009998:	43500000 	.word	0x43500000
 800999c:	ffff3cb0 	.word	0xffff3cb0
 80099a0:	3c900000 	.word	0x3c900000

080099a4 <copysign>:
 80099a4:	ec51 0b10 	vmov	r0, r1, d0
 80099a8:	ee11 0a90 	vmov	r0, s3
 80099ac:	ee10 2a10 	vmov	r2, s0
 80099b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80099b4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80099b8:	ea41 0300 	orr.w	r3, r1, r0
 80099bc:	ec43 2b10 	vmov	d0, r2, r3
 80099c0:	4770      	bx	lr
	...

080099c4 <_init>:
 80099c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099c6:	bf00      	nop
 80099c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099ca:	bc08      	pop	{r3}
 80099cc:	469e      	mov	lr, r3
 80099ce:	4770      	bx	lr

080099d0 <_fini>:
 80099d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099d2:	bf00      	nop
 80099d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099d6:	bc08      	pop	{r3}
 80099d8:	469e      	mov	lr, r3
 80099da:	4770      	bx	lr
