vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_mult_gen_0_0/sim/design_1_mult_gen_0_0.vhd" \
"../../../bd/design_1/ip/design_1_mult_gen_0_1/sim/design_1_mult_gen_0_1.vhd" \
"../../../bd/design_1/ip/design_1_mult_gen_0_2/sim/design_1_mult_gen_0_2.vhd" \
"../../../bd/design_1/ip/design_1_mult_gen_0_3/sim/design_1_mult_gen_0_3.vhd" \
"../../../bd/design_1/ip/design_1_mult_gen_0_4/sim/design_1_mult_gen_0_4.vhd" \
"../../../bd/design_1/ip/design_1_mult_gen_0_5/sim/design_1_mult_gen_0_5.vhd" \
"../../../bd/design_1/ip/design_1_mult_gen_0_6/sim/design_1_mult_gen_0_6.vhd" \
"../../../bd/design_1/ip/design_1_mult_gen_0_7/sim/design_1_mult_gen_0_7.vhd" \
"../../../bd/design_1/ip/design_1_c_addsub_0_0/sim/design_1_c_addsub_0_0.vhd" \
"../../../bd/design_1/ip/design_1_c_addsub_0_1/sim/design_1_c_addsub_0_1.vhd" \
"../../../bd/design_1/ip/design_1_c_addsub_0_2/sim/design_1_c_addsub_0_2.vhd" \
"../../../bd/design_1/ip/design_1_c_addsub_0_3/sim/design_1_c_addsub_0_3.vhd" \

nosort
