module shifter (
    input a[16],
    input b[4],
    input alufn_signal[6],
    output out[16]
  ) {

  always {
  case (alufn_signal[1:0]){
    default: out = a;
    b00: out = a << b;
    b01: out = a >> b;
    b11: out = $signed(a) >>> b;
    }
  }
}