   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "main.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	NVIC_EnableIRQ:
  25              	.LFB108:
  26              	 .file 1 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V4.30
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @date     20. October 2015
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    All rights reserved.
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      specific prior written permission.
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    *
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __packed
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #else
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #error Unknown compiler
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #else
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1012:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1015:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1021:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1027:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1030:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1033:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1036:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1048:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1074:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1078:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1082:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1086:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1089:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1092:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register.
1518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable External Interrupt
1623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1627 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  44              	 .loc 1 1628 0
  45 000a 0849     	 ldr r1,.L2
  46 000c 97F90730 	 ldrsb r3,[r7,#7]
  47 0010 5B09     	 lsrs r3,r3,#5
  48 0012 FA79     	 ldrb r2,[r7,#7]
  49 0014 02F01F02 	 and r2,r2,#31
  50 0018 0120     	 movs r0,#1
  51 001a 00FA02F2 	 lsl r2,r0,r2
  52 001e 41F82320 	 str r2,[r1,r3,lsl#2]
1629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
  53              	 .loc 1 1629 0
  54 0022 0C37     	 adds r7,r7,#12
  55              	.LCFI3:
  56              	 .cfi_def_cfa_offset 4
  57 0024 BD46     	 mov sp,r7
  58              	.LCFI4:
  59              	 .cfi_def_cfa_register 13
  60              	 
  61 0026 5DF8047B 	 ldr r7,[sp],#4
  62              	.LCFI5:
  63              	 .cfi_restore 7
  64              	 .cfi_def_cfa_offset 0
  65 002a 7047     	 bx lr
  66              	.L3:
  67              	 .align 2
  68              	.L2:
  69 002c 00E100E0 	 .word -536813312
  70              	 .cfi_endproc
  71              	.LFE108:
  73              	 .section .text.XMC_USIC_CH_SetFrameLength,"ax",%progbits
  74              	 .align 2
  75              	 .thumb
  76              	 .thumb_func
  78              	XMC_USIC_CH_SetFrameLength:
  79              	.LFB261:
  80              	 .file 2 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_usic.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2016-04-10
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   *************************************************************************************************
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.                        
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                             
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * following conditions are met:   
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer.                        
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *      
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc1_usic_map.h"
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc4_usic_map.h"
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma push
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma anon_unions
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning 586
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file, 
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   };
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   };
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma pop
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning restore
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                         const uint16_t pdiv,
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 												 const uint32_t oversampling,
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 												 const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc. 
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *  
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is controlled by the
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * protocol pre-processor. \n\n
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToDataInput()\n\n\n
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToPPP(XMC_USIC_CH_t *const channel, const XMC
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_INSW_Msk;
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is connected to
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the selected data input line. \n\n
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * This setting is used
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * if the signals are directly derived from an input
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * pin without treatment by the protocol preprocessor.
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToPPP()\n\n\n
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToDataInput(XMC_USIC_CH_t *const channel, con
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_INSW_Msk;
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input inversion for USIC channel input data signal. \n\n
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Polarity of the input source can be changed to provide inverted data input.
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputInversion()\n\n\n
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_DPOL_Msk;
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input inversion for USIC channel. \n\n
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Resets the input data polarity for the USIC channel input data signal.
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion()\n\n\n
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DPOL_Msk;
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables delay compensation. \n\n
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Delay compensation can be applied to the receive path.
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableDelayCompensation()\n\n\n
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] |= USIC_CH_DX1CR_DCEN_Msk;
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables delay compensation.. \n\n
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableDelayCompensation()\n\n\n
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] &=(uint32_t)~USIC_CH_DX1CR_DCEN_Msk;
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the input digital filter for USIC channel input data signal. \n\n
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be digitally filtered.
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_U
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the input digital filter for USIC channel input data signal. \n\n
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be digitally filtered.
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DFEN_Msk;
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input synchronization for the USIC channel input data signal. \n\n
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be synchronized with fPERIPH.
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * A noisy signal can be synchronized and filtered by enabling the digital filter.
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_IN
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |=(uint32_t)USIC_CH_DXCR_DSEN_Msk;
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input synchronization for the USIC channel input data signal. \n\n
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be synchronized.
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_DisableInputDigitalFilter() \n\n\n
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_I
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DSEN_Msk;
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  sampling_freq Sampling frequency value of type \a XMC_USIC_CH_INPUT_SAMPLING_FREQ_t.
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets sampling frequency for USIC channel input data signal. \n\n
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_t input,
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_SAMPLING_FREQ_t sampling_fr
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_SFSEL_Msk)) |
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)sampling_freq);
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Combination mode value of type \a XMC_USIC_CH_INPUT_COMBINATION_MODE_t.
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects which edge of the synchronized signal DXnS activates the trigger output DXnT of the inpu
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputTriggerCombinationMode(XMC_USIC_CH_t *const channel,
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_t input,
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_COMBINATION_MODE_
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_CM_Msk)) |
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)combination_mode << USIC_CH_DXCR_CM_Pos);
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clock_source clock source for the BRG.
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the clock source for the BRG. \n\n
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputTriggerCombinationMode(), XMC_USIC_CH_SetExternalClockBRGDivider()\n\n\n
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetBRGInputClockSource(XMC_USIC_CH_t *const channel, const XMC_USI
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_CLKSEL_Msk)) | (uint32_t)(clock_source);
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit buffer. \n\n
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in TBUF[0U].
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUFTCI() \n\n\n
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUF(XMC_USIC_CH_t *const channel, const uint16_t data)
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[0U] = data;
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param transmit_control_information transmit control information to be configured while transmit
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31.
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit buffer in a control mode. \n\n
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When the respective control mode is enabled , this API can be used.
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUF() \n\n\n
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint16_t data,
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint32_t transmit_control_information)
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[transmit_control_information] = data;
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   \b Range: minimum= 1, maximum= 16. \n
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   e.g: For word length of 8, \a word_length should be provided as 8.
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  frame_length Number of bits in a frame. \n
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: minimum= 1, maximum= 0x3f. The maximum value for fixed frame size is 0x3f. \n
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						e.g: For a frame length of 16, \a frame_length should be provided as 16.
1011:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1012:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1013:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1014:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Define the data frame length.\n\n
1015:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the number of bits to be serially transmitted in a frame.
1016:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The frame length should be multiples of word length. If the value is set to 0x40, the frame leng
1017:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * has to be controlled explicitly. 
1018:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1019:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1020:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1021:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1022:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
1023:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
  81              	 .loc 2 1023 0
  82              	 .cfi_startproc
  83              	 
  84              	 
  85              	 
  86 0000 80B4     	 push {r7}
  87              	.LCFI6:
  88              	 .cfi_def_cfa_offset 4
  89              	 .cfi_offset 7,-4
  90 0002 83B0     	 sub sp,sp,#12
  91              	.LCFI7:
  92              	 .cfi_def_cfa_offset 16
  93 0004 00AF     	 add r7,sp,#0
  94              	.LCFI8:
  95              	 .cfi_def_cfa_register 7
  96 0006 7860     	 str r0,[r7,#4]
  97 0008 0B46     	 mov r3,r1
  98 000a FB70     	 strb r3,[r7,#3]
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
  99              	 .loc 2 1024 0
 100 000c 7B68     	 ldr r3,[r7,#4]
 101 000e 5B6B     	 ldr r3,[r3,#52]
 102 0010 23F47C12 	 bic r2,r3,#4128768
1025:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                   (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
 103              	 .loc 2 1025 0
 104 0014 FB78     	 ldrb r3,[r7,#3]
 105 0016 013B     	 subs r3,r3,#1
 106 0018 1B04     	 lsls r3,r3,#16
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 107              	 .loc 2 1024 0
 108 001a 1A43     	 orrs r2,r2,r3
 109 001c 7B68     	 ldr r3,[r7,#4]
 110 001e 5A63     	 str r2,[r3,#52]
1026:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 111              	 .loc 2 1026 0
 112 0020 0C37     	 adds r7,r7,#12
 113              	.LCFI9:
 114              	 .cfi_def_cfa_offset 4
 115 0022 BD46     	 mov sp,r7
 116              	.LCFI10:
 117              	 .cfi_def_cfa_register 13
 118              	 
 119 0024 5DF8047B 	 ldr r7,[sp],#4
 120              	.LCFI11:
 121              	 .cfi_restore 7
 122              	 .cfi_def_cfa_offset 0
 123 0028 7047     	 bx lr
 124              	 .cfi_endproc
 125              	.LFE261:
 127 002a 00BF     	 .section .text.XMC_SPI_CH_SetFrameLength,"ax",%progbits
 128              	 .align 2
 129              	 .thumb
 130              	 .thumb_func
 132              	XMC_SPI_CH_SetFrameLength:
 133              	.LFB319:
 134              	 .file 3 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_spi.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @file xmc_spi.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @date 2016-05-20
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @cond
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   *************************************************************************************************
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * All rights reserved.                        
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                             
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * following conditions are met:   
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * disclaimer.                        
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Change History
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * --------------
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-02-20:
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Initial
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *   
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-05-20:
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Documentation improved <br>
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetSlaveSelectDelay(), XMC_SPI_CH_TriggerServiceRequest() and 
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_SelectInterruptNodePointer() <br>
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetInterwordDelaySCLK() <br>
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-06-20:
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Removed version macros and declaration of GetDriverVersion API <br>
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-24:
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_SPI_CH_DisableDelayCompensation()
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_EnableDelayCompensation() <br>
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-27:
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for external input for BRG configuration:XMC_SPI_CH_ConfigExternalInputSignalTo
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-01:
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_SetInputSource() for avoiding complete DXCR register overwriting. <br>
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_EVENT_t enum for supporting XMC_SPI_CH_EnableEvent() and XMC_SPI_CH_Di
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       for supporting multiple events configuration <br>
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-08:
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Adding API for configuring the receiving clock phase in the slave:XMC_SPI_CH_DataLatchedIn
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-04-10:
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added an API for configuring the transmit mode:XMC_SPI_CH_SetTransmitMode() <br>
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-05-20:
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_EnableDataTransmission() and XMC_SPI_CH_DisableDataTransmission()
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @endcond 
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #ifndef XMC_SPI_H
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI_H
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * HEADER FILES
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #include "xmc_usic.h"
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup XMClib XMC Peripheral Library
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup SPI
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @brief Synchronous serial channel driver for SPI-like communication.
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The SPI driver uses Universal Serial Interface Channel(USIC) module. 
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The USIC module supports multiple data lines for SPI communication. \n
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Full duplex communication with 2 separate lines for transmission and reception.
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Half duplex communication with 1 common line shared for transmission and reception.
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Dual mode communication with 2 common lines shared for transmission and reception.
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Quad mode communication with 4 common lines shared for transmission and reception.<br><br>
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver provides structures, enumerations and APIs for configuring the USIC channel for SPI c
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * and also for data transaction.<br>
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver features:
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Configuration structure XMC_SPI_CH_CONFIG_t and SPI initialization function XMC_SPI_CH_Init()
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of protocol word and frame length using XMC_SPI_CH_SetWordLength(), XMC_
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows manipulation of data frame at runtime using XMC_SPI_CH_EnableSOF(), XMC_SPI_CH_EnableE
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  XMC_SPI_CH_EnableSlaveSelect(), XMC_SPI_CH_DisableSlaveSelect()
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides APIs for transmitting data and receiving data using XMC_SPI_CH_Transmit(), XMC_SPI_C
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of shift clock using XMC_SPI_CH_ConfigureShiftClockOutput()
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides enumeration of SPI protocol events using @ref XMC_SPI_CH_STATUS_FLAG_t
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * MACROS
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC0)
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH0 XMC_USIC0_CH0 /**< SPI0 channel 0 base address */
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH1 XMC_USIC0_CH1 /**< SPI0 channel 1 base address */
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC1)
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH0 XMC_USIC1_CH0 /**< SPI1 channel 0 base address */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH1 XMC_USIC1_CH1 /**< SPI1 channel 1 base address */
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC2)
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH0 XMC_USIC2_CH0 /**< SPI2 channel 0 base address */
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH1 XMC_USIC2_CH1 /**< SPI2 channel 1 base address */
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * ENUMS
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines return status of SPI driver APIs
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_OK,    /**< Status of the Module: OK */
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_ERROR, /**< Status of the Module: ERROR */
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_BUSY   /**< The Module is busy */
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_t;
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the SPI bus mode
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BUS_MODE
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_MASTER, /**< SPI Master */
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_SLAVE   /**< SPI Slave */
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BUS_MODE_t;
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the slave select signals SELO[7:0] in relation to the master slave selec
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SEL_MSLS_INV
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_SAME_AS_MSLS = 0x0UL, /**< The SELO outputs have the same polarity as the MS
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                   (active high) */
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_INV_TO_MSLS = 0x1UL << USIC_CH_PCR_SSCMode_SELINV_Pos /**< The SELO outputs 
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   polarity to the M
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   (active low)*/
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t;
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the data inputs.
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_DATA_POLARITY
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_DIRECT = 0x0UL, /**< The polarity of the data line is not inverted */
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_INVERT = 0x1UL << USIC_CH_DX2CR_DPOL_Pos /**< The polarity of the data l
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_DATA_POLARITY_t;
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines Slave Select lines
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SELECT
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_0 = 1UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 0 */
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_1 = 2UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 1 */
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_2 = 4UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 2 */
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_3 = 8UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 3 */
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_4 = 16UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 4 */
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_5 = 32UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 5 */
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_6 = 64UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 6 */
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_7 = 128UL << USIC_CH_PCR_SSCMode_SELO_Pos /**< Slave Select line 7 */
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SELECT_t;
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI specific events
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_EVENT
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, /**< Baudrate generator event */
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_PARITY_ERROR = USIC_CH_PCR_SSCMode_PARIEN_Msk >> 13U,       /**< Parity error ev
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_MSLS_CHANGE =  USIC_CH_PCR_SSCMode_MSLSIEN_Msk >> 13U,      /**< Master slave se
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DX2TIEN_ACTIVATED = USIC_CH_PCR_SSCMode_DX2TIEN_Msk >> 13U  /**< Slave select in
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_EVENT_t;
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI event status
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS_FLAG
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS = USIC_CH_PSR_SSCMode_MSLS_Msk,                          /**< Status 
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             select(
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2S = USIC_CH_PSR_SSCMode_DX2S_Msk,                          /**< Status 
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input(D
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS_EVENT_DETECTED = USIC_CH_PSR_SSCMode_MSLSEV_Msk,         /**< Status 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             output 
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2T_EVENT_DETECTED = USIC_CH_PSR_SSCMode_DX2TEV_Msk,         /**< Status 
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input s
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_PARITY_ERROR_EVENT_DETECTED = USIC_CH_PSR_SSCMode_PARERR_Msk, /**< Indicat
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             parity 
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_SSCMode_RSIF_Msk,     /**< Status 
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_SSCMode_DLIF_Msk,          /**< Status 
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_SSCMode_TSIF_Msk,      /**< Status
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_SSCMode_TBIF_Msk,    /**< Status 
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_RIF_Msk,             /**< Status 
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_AIF_Msk, /**< Status 
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             receive
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_SSCMode_BRGIF_Msk/**< Status 
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             generat
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_FLAG_t;
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines input frequency sources for slave select signal delay configuration.
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPDIV = 0x0UL, /**< Output of PDIV divider: FPDIV */
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPPP  = 0x1UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< P
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FSCLK = 0x2UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< S
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FMCLK = 0x3UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos  /**< M
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_t;
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Define data and clock input stages
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN0 = 0UL,         /**< Data input stage 0 */ 
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SCLKIN = 1UL, /**< Clock input stage */
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SELIN = 2UL,  /**< Slave select input stage */
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN1 = 3UL,         /**< Data input stage 1 */
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN2 = 4UL,         /**< Data input stage 2 */
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN3 = 5UL          /**< Data input stage 3 */
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_t;
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Define SPI data transfer mode
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_MODE
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD = 0UL,            /**< SPI standard full duplex mode */ 
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX = 4UL, /**< SPI standard half duplex mode */ 
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_DUAL= 6UL,                 /**< SPI half duplex mode with dual data lines */ 
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_QUAD= 7UL                  /**< SPI half duplex mode with quad data lines */
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_MODE_t;
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock passive level
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay disabled */
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay disabled */
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay enabled */
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay enabled */
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock output
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** */
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,  /**< Baudrate 
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1  = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1   /**< Clock obta
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI channel interrupt node pointers
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INTERRUPT_NODE_POINTER
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIV
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERN
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOC
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INTERRUPT_NODE_POINTER_t;
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * DATA STRUCTURES
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** ***************************************************************************************************
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Structure for initializing SPI channel.
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef struct XMC_SPI_CH_CONFIG
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   uint32_t baudrate;							  /**< Module baud rate for communication */
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_t bus_mode;                 /**< Bus mode: Master/Slave */
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t selo_inversion; /**< Enable inversion of Slave select signal rela
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                        MSLS signal  */
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_PARITY_MODE_t parity_mode;          /**< Enable parity check for transmit and receive
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_CONFIG_t;
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * API PROTOTYPES
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef __cplusplus
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** extern "C" {
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param config pointer to constant SPI channel configuration data structure.\n
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *               Refer data structure @ref XMC_SPI_CH_CONFIG_t for detail.
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Initializes the selected SPI \a channel with the \a config structure.\n\n
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable SPI channel by calling XMC_USIC_CH_Enable() and then configures
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Baudrate,</li>
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Passive data level as active high,</li>
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Shift control signal as active high,</li>
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Frame length as 64U,</li>
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Word length as 8U,</li>
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Hardware port control mode,</li>
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable transmission of data TDV(Transmit data valid) bit is set to 1,</li>
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable invalidation of data in TBUF once loaded into shift register,</li>
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Parity mode settings</li>
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * And if master mode is selected,
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enables MSLS signal generation,</li>
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>configures slave selection as normal mode,</li>
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Set polarity for the Slave signal,</li>
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Frame end mode(MSLS signal is kept active after transmission of a frame)</li>
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config);
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected USIC channel to operate in SPI mode, by setting CCR.MODE bits.\n\n
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * It should be executed after XMC_SPI_CH_Init() during initialization. By invoking XMC_SPI_CH_Stop
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * to IDLE state. Call XMC_SPI_CH_Start() to set the SPI mode again, as needed later in the program
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Start(XMC_USIC_CH_t *const channel)
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /* USIC channel in SPI mode */
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_SPI);
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for stopping is processed
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the USIC channel is successfully put to IDLE mode. \n
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_BUSY- If the USIC channel is busy transmitting data.
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected SPI channel to IDLE mode, by clearing CCR.MODE bits.\n\n
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After calling XMC_SPI_CH_Stop, channel is IDLE mode. So no communication is supported. XMC_SPI_C
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * invoked to start the communication again.
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Start()
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_Stop(XMC_USIC_CH_t *const channel);
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param rate Bus speed in bits per second
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for setting baudrate is p
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the baudrate is successfully changed. \n
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_ERROR- If the new baudrate value is out of range.
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the bus speed in bits per second
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_SetBaudrate(XMC_USIC_CH_t *const channel, const uint32_t rate);
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param slave Slave select signal.\n
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ref XMC_SPI_CH_SLAVE_SELECT_t for valid values.
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable the selected slave signal by setting PCR.SELO bits.\n\n
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Each slave is connected with one slave select signal. This is not configured in XMC_SPI_CH_Init(
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() with required \a slave to to start the communication. After finis
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * communication XMC_SPI_CH_DisableSlaveSelect() can be invoked to disable the slaves.
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableSlaveSelect()
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableSlaveSelect(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_SLAVE_SELECT_t sla
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant ponter to XMC_USIC_CH_t, pointing to the USIC channel base address.
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disable all the slave signals by clearing PCR.SELO bits.\n\n
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() has to be invoked to start the communication with the desired sla
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect()
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableSlaveSelect(XMC_USIC_CH_t *const channel);
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. \n\n
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * By enabling this the direction of the data pin is updated by hardware itself. Before transmittin
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * mode to ensure the proper communication.
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Transmit()
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                   (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param data Data to be transmitted
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Puts the data into FIFO, if FIFO mode is enabled or else into standard buffer, by setting the pr
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. By enabling this the 
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * pin is updated by hardware itself. TCI(Transmit Control Information) allows dynamic control of b
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * and pin direction during data transfers by writing to SCTR.DSM and SCTR.HPCDIR bit fields. To su
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * update, TCSR.HPCMD(Hardware Port control) will be enabled during the initialization using XMC_SP
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data, const XMC_SPI_CH_MODE_t
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.      
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Transmits a dummy data(FFFFH) to provide clock for slave and receives the data from the slave.\n
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive() receives the data and places it into buffer based on the FIFO selection. Af
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be invoked to read the data from the buffers.
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedDaa()
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Receive(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /* Transmit dummy data */
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_Transmit(channel, (uint16_t)0xffffU, (XMC_SPI_CH_MODE_t)((uint16_t)mode & 0xfffbU));
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint16_t Data read from the receive buffer.
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Reads data from the receive buffer based on the FIFO selection.\n\n
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Invocation of XMC_SPI_CH_Receive() receives the data and place it into receive buffer. After rec
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be used to read the data from the buffer.
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** uint16_t XMC_SPI_CH_GetReceivedData(XMC_USIC_CH_t *const channel);
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from LSB to MSB, by clearing SCTR.SDIR bit.\n\n
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. Invoke XMC_SPI_CH_SetBitOrderLsbFirst() to set di
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * the program.
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderMsbFirst()
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderLsbFirst(XMC_USIC_CH_t *const channel)
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR &= (uint32_t)~USIC_CH_SCTR_SDIR_Msk;
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from MSB to LSB, by setting SCTR.SDIR bit.\n\n
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. This is not set during XMC_SPI_CH_Init(). 
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Invoke XMC_SPI_CH_SetBitOrderMsbFirst() to set direction as needed in the program.
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderLsbFirst()
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR |= (uint32_t)USIC_CH_SCTR_SDIR_Msk;
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be enabled.
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the SPI protocol specific events, by configuring PCR register.\n\n
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Events can be enabled as needed using XMC_SPI_CH_EnableEvent(). 
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent() can be used to disable the events.
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent()
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be disabled.
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the SPI protocol specific events, by configuring PCR register.\n\n
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After disabling the events, XMC_SPI_CH_EnableEvent() has to be invoked to re-enable the events.
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableEvent()
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint32_t Status of SPI protocol events.
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Returns the status of the events, by reading PSR register.\n\n
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This indicates the status of the all the events, for SPI communication. 
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_ClearStatusFlag()
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE uint32_t XMC_SPI_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   return channel->PSR_SSCMode;
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param flag Protocol event status to be cleared for detection of next occurence.
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_STATUS_FLAG_t for valid values. <b>OR</b> combinations of these 
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Clears the events specified, by setting PSCR register.\n\n
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * During communication the events occurred have to be cleared to detect their next occurence.\n
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * e.g: During transmission Transmit buffer event occurs to indicating data word transfer has start
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       event has to be cleared after transmission of each data word. Otherwise next event cannot 
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetStatusFlag()
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PSCR |= flag;
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the generation of Master clock by setting PCR.MCLK bit.\n\n
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be used as a clock reference for external devices. This is not enabled during ini
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(). Invoke XMC_SPI_CH_EnableMasterClock() to enable as needed in the program, or 
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock().
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock()
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableMasterClock(XMC_USIC_CH_t *const channel)
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_MCLK_Msk;
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the generation of Master clock by clearing PCR.MCLK bit.\n\n
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be enabled by invoking XMC_SPI_CH_EnableMasterClock() as needed in the program.
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableMasterClock()
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableMasterClock(XMC_USIC_CH_t *const channel)
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_MCLK_Msk;
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef USIC_CH_PCR_SSCMode_SLPHSEL_Msk
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Data bits are shifted out with the leading edge of the shift clock signal and latched in with th
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInLeadingEdge()
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInTrailingEdge(XMC_USIC_CH_t *const channel)
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The first data bit is shifted out when the data shift unit receives a low to high transition fro
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * stage. Subsequent bits are shifted out with the trailing edge of the shift clock signal. Data bi
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * always latched in with the leading edge.
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInTrailingEdge()
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInLeadingEdge(XMC_USIC_CH_t *const channel)
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the delay after each word, by setting PCR.TIWEN bit.\n\n
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay starts at the end of last SCLK cycle of data word. During this time no cloc
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * generated and MSLS signal stays active. If inter word delay is not enabled, last data bit of a d
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * followed by the first data bit of the next data word. This is not enabled in XMC_SPI_CH_Init(). 
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay() has to be invoked as needed in the program. And can be disable
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay().
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay()
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableInterwordDelay(XMC_USIC_CH_t *const channel)
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_TIWEN_Msk;
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the delay after after each word, by clearing PCR.TIWEN bit.\n\n
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * So the last data bit of a data word is directly followed by the first data bit of the next data 
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * be enabled by invoking XMC_SPI_CH_EnableInterwordDelay().
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay()
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableInterwordDelay(XMC_USIC_CH_t *const channel)
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_TIWEN_Msk;
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param tinterword_delay_ns delay in terms of nano seconds.
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.PCTQ1, PCR.DCTQ1 bit fields.\n\n
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay is dependent on the peripheral clock. The maximum possible value is calcula
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * below formula\n
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *            Maximum inter word delay = ((1 + PCTQ1_max)(1 + DCTQ1_max)) / peripheral clock\n
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                       where PCTQ1_max = 3 and DCTQ1_max = 31\n
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_SetInterwordDelaySCLK()
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_SetInterwordDelay(XMC_USIC_CH_t *const channel,uint32_t tinterword_delay_ns);
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period  in terms of clk cycles.
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.DCTQ1 bit fields.\n\n
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * is 32 clock cycles.
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_EnableInterwordDelay()
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetInterwordDelaySCLK(XMC_USIC_CH_t *const channel,uint32_t sclk_pe
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode = (uint32_t)((channel->PCR_SSCMode) & (~(USIC_CH_PCR_SSCMode_DCTQ1_Msk |
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                 USIC_CH_PCR_SSCMode_PCTQ1_Msk |
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                 USIC_CH_PCR_SSCMode_CTQSEL1_Msk))) 
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                          (((sclk_period - 1U) <<  USIC_CH_PCR_SSCMode_DCTQ1_Pos) |
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                          (0x02U <<  USIC_CH_PCR_SSCMode_CTQSEL1_Pos));
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period delay in terms of sclk clock cycles.
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the leading/trailing delay by setting BRG.DCTQ bit field.\n\n
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * is 30 clock cycles.
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel,uint32_t sclk_peri
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 								   USIC_CH_BRG_PCTQ_Msk)) |
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                  (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to keep MSLS(Slave select signal) active even after finishing the current data frame,
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically used during the transmission of multi-data word frames, where there is possibi
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * delivering the data. Frame end mode is enabled in XMC_SPI_CH_Init() during initialization. To di
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM() can be invoked as needed in the program.
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM()
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableFEM(XMC_USIC_CH_t *const channel)
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_FEM_Msk;
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to disable the MSLS(Slave select signal) if the current data frame is considered as fi
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * When the last bit of a data word has been sent out and the transmit buffer TBUF does not contain
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as frame is ended and MSLS(Slave select signal) is disabled.
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableFEM()
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableFEM(XMC_USIC_CH_t *const channel)
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_FEM_Msk;
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param passive_level polarity and delay of the selected shift clock.\n
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                      Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t for valid inputs.
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param clock_output shift clock source.\n
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                     Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t for valid inputs.
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the shift clock source with the selected polarity and delay by setting BRG.SCLKOSEL a
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Master mode operation, shift clock is generated by the internal baud rate generator. This SCL
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * for external slave devices by SCLKOUT signal.\n
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Slave mode, the signal is received from the external master. So the DX1(input) stage has to b
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The shift clock output(SCLKOUT) signal polarity can be set relative to SCLK, with the delay of h
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * period. These settings are applicable only in master mode.
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                           const XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                           const XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_ConfigureShiftClockOutput(channel, (XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t)passi
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                        (XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t)clock_output);
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  word_length Number of bits to be configured for a data word. \n
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *         \b Range: 1 to 16.
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the data word length.\n\n
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetFrameLength()
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_leng
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetWordLength(channel, word_length);
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  frame_length Number of bits in a frame. \n
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                \b Range: 1 to 64. If the value 64 is configured, then the frame does not
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                automatically end. User should explicitly end the frame.
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Define the data frame length.\n\n
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the number of bits to be serially transmitted in a frame.
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The frame length should be multiples of word length. If the value is set to 64, the frame does n
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * automatically end. Use XMC_SPI_CH_DisableSlaveSelect() to end the frame after all the data
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * is transmitted.
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl(), XMC_SPI_CH_DisableSlaveSele
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_le
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 135              	 .loc 3 911 0
 136              	 .cfi_startproc
 137              	 
 138              	 
 139 0000 80B5     	 push {r7,lr}
 140              	.LCFI12:
 141              	 .cfi_def_cfa_offset 8
 142              	 .cfi_offset 7,-8
 143              	 .cfi_offset 14,-4
 144 0002 82B0     	 sub sp,sp,#8
 145              	.LCFI13:
 146              	 .cfi_def_cfa_offset 16
 147 0004 00AF     	 add r7,sp,#0
 148              	.LCFI14:
 149              	 .cfi_def_cfa_register 7
 150 0006 7860     	 str r0,[r7,#4]
 151 0008 0B46     	 mov r3,r1
 152 000a FB70     	 strb r3,[r7,#3]
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetFrameLength(channel, frame_length);
 153              	 .loc 3 912 0
 154 000c FB78     	 ldrb r3,[r7,#3]
 155 000e 7868     	 ldr r0,[r7,#4]
 156 0010 1946     	 mov r1,r3
 157 0012 FFF7FEFF 	 bl XMC_USIC_CH_SetFrameLength
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 158              	 .loc 3 913 0
 159 0016 0837     	 adds r7,r7,#8
 160              	.LCFI15:
 161              	 .cfi_def_cfa_offset 8
 162 0018 BD46     	 mov sp,r7
 163              	.LCFI16:
 164              	 .cfi_def_cfa_register 13
 165              	 
 166 001a 80BD     	 pop {r7,pc}
 167              	 .cfi_endproc
 168              	.LFE319:
 170              	 .section .text.SPI_MASTER_IsRxBusy,"ax",%progbits
 171              	 .align 2
 172              	 .thumb
 173              	 .thumb_func
 175              	SPI_MASTER_IsRxBusy:
 176              	.LFB341:
 177              	 .file 4 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER/spi_master.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @file spi_master.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @date 2016-06-20
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * NOTE:
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @cond
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * SPI_MASTER v4.3.30 - Configures the properties of USIC channel to support SPI mode of communicat
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * All rights reserved.
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * following conditions are met:
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   disclaimer.
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   products derived from this software without specific prior written permission.
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * with Infineon Technologies AG (dave@infineon.com).
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Change History
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * --------------
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-02-16:
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Initial version<br>
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-02-20:
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Added 'SPI_MASTER_INPUT_INVALID' in SPI_MASTER_INPUT_t to support dynamic mode change from
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       as well<br>
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-05-08:
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - SPI_MASTER_SetBaudRate() and SPI_MASTER_Transfer() are added<br>
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - C++ guard applied to API section only<br>
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - File guard updated according to the guidelines<br>
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - "SPI_MASTER_STATUS_BUFFER_INVALID" is added in SPI_MASTER_STATUS_t enum<br>
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - "leading_trailing_delay" is added in APP config structure<br>
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - "tx_data_dummy" is added in Dynamic config structure to support SPI_MASTER_Transfer() API<
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - XMC_ASSERT() are for NULL handle check in inline APIs<br>
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - SPI_MASTER_lTransmitHandler(), SPI_MASTER_lReceiveHandler(), SPI_MASTER_lProtocolHandler()
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       spi_master_conf.c file<br>
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-06-20:
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - For SPI_MASTER_Transfer(), SPI_MASTER_Receive(), SPI_MASTER_Transmit() APIs, the input dat
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       from 16-bit to 8-bit.
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - word_length fields is added in SPI_MASTER_DYNAMIC_CONFIG_t, to support runtime change.
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Abort API are updated to return the status.
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-07-07:
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - DYNAMIC_CONFIG_t is renamed as RUNTIME_t
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-09-30:
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - New SPI_MASTER_STATUS_MODE_MISMATCH item is added in SPI_MASTER_STATUS_t
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-10-08:
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - SPI_MASTER_DMA_MAXCOUNT is exposed to the user.
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - dx0_input_half_duplex is added to support while changing the mode to half duplex mode.
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - SPI_MASTER_IsTxBusy() and SPI_MASTER_IsRxBusy() APIs are added to return the current state
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Documentation update.
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-10-14:
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - new variable "spi_master_config_mode" to store the actual mode generated during initialisa
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2016-04-07:
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - runtime variable are made as volatile.
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2021-01-08:
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Modified check for minimum XMCLib version
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcond
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #ifndef SPI_MASTER_H
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_H
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * HEADER FILES
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "xmc_gpio.h"
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "xmc_scu.h"
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "xmc_spi.h"
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "DAVE_Common.h"
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "spi_master_conf.h"
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if((SPI_MASTER_DMA_TRANSMIT_MODE == 1U) || (SPI_MASTER_DMA_RECEIVE_MODE == 1U))
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "GLOBAL_DMA/global_dma.h"
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * MACROS
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_XMC_LIB_MAJOR_VERSION 2
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_XMC_LIB_MINOR_VERSION 1
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_XMC_LIB_PATCH_VERSION 6
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if !((XMC_LIB_MAJOR_VERSION > SPI_MASTER_XMC_LIB_MAJOR_VERSION) ||\
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****       ((XMC_LIB_MAJOR_VERSION == SPI_MASTER_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > SPI_
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****       ((XMC_LIB_MAJOR_VERSION == SPI_MASTER_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == SPI
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #error "SPI_MASTER requires XMC Peripheral Library v2.1.6 or higher"
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /*
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Represents the maximum data size for DMA transaction*/
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_DMA_MAXCOUNT (4095U)
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * ENUMS
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @ingroup SPI_MASTER_enumerations
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @{
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Return status of the SPI_MASTER APP
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_STATUS
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_SUCCESS = 0U,   /**< Status success */
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_FAILURE,        /**< Status failure */
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_BUSY,           /**< Busy state */
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_BUFFER_INVALID,  /**< If input buffer and length is invalid */
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_MODE_MISMATCH   /**< API invoked by a handle configured with different mode.
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                          e.g, If SPI_MASTER_StartTransmitDMA is invoked for an inst
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                          which has transmit mode configured as "Interrupt", will
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                          return this status.*/
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_STATUS_t;
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Service ID for Transmit, Receive and Parity events
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_SR_ID
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_0 = 0U, /**< SR-0 */
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_1,      /**< SR-1 */
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_2,      /**< SR-2 */
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_3,      /**< SR-3 */
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_4,      /**< SR-4 */
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_5       /**< SR-5 */
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_SR_ID_t;
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Slave select signals
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_SS_SIGNAL
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_0 = 0U, /**< Slave select 0 */
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_1,      /**< Slave select 1 */
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_2,      /**< Slave select 2 */
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_3,      /**< Slave select 3 */
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_4,      /**< Slave select 4 */
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_5,      /**< Slave select 5 */
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_6,      /**< Slave select 6 */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_7       /**< Slave select 7 */
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_SS_SIGNAL_t;
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Enum type which defines Receive input list
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_INPUT
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_A = 0U, /**< Input-A */
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_B,      /**< Input-B */
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_C,      /**< Input-C */
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_D,      /**< Input-D */
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_E,      /**< Input-E */
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_F,      /**< Input-F */
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_G,      /**< Input-G */
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_INVALID /**< This is to check during mode switch */
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_INPUT_t;
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Enum used to identify the transfer type used for either transmit or receive function.
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_TRANSFER_MODE
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_INTERRUPT,  /**< Implement data transmit or receive using interrupts */
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_DMA,        /**< Implement data transmit or receive using DMA */
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_DIRECT      /**< This configuration exposes signals for external APP con
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_TRANSFER_MODE_t;
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @}
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef void (*SPI_MASTER_functionhandler)(void);
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef SPI_MASTER_STATUS_t (*SPI_MASTER_lInit_functionhandler)(void);
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * DATA STRUCTURES
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** ***************************************************************************************************
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * @ingroup SPI_MASTER_datastructures
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * @{
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** */
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Port pin selection for communication
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef struct SPI_MASTER_GPIO
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_GPIO_PORT_t* port;  /**< Reference to the port configuration */
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t pin;  /**< Selected pin */
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_GPIO_t;
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Pin configuration for the selected pins
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef struct SPI_MASTER_GPIO_CONFIG
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_GPIO_CONFIG_t port_config;  /**< Properties of the port pin */
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_GPIO_HWCTRL_t hw_control;  /**<  hardware control characteristics of the pin */
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_SPI_CH_SLAVE_SELECT_t slave_select_ch;  /**<  Indicates the mapped slave select line  */
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_GPIO_CONFIG_t;
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Configuration parameters of SPI_MASTER APP
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  typedef struct SPI_MASTER_CONFIG
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_SPI_CH_CONFIG_t * const channel_config;         /**< Reference to SPI configuration structure
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_lInit_functionhandler fptr_spi_master_config;  /**< Function pointer to configure the 
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   /* Port configuration */
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const mosi_0_pin;               /**< Reference to mosi 0 pin */
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const mosi_0_pin_config; /**< Reference to mosi 0 pin configurati
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const mosi_1_pin;               /**< Reference to mosi 1 pin */
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const mosi_1_pin_config; /**< Reference to mosi 1 pin configurati
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const mosi_2_pin;               /**< Reference to mosi 2 pin */
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const mosi_2_pin_config; /**< Reference to mosi 2 pin configurati
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const mosi_3_pin;               /**< Reference to mosi 3 pin */
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const mosi_3_pin_config; /**< Reference to mosi 3 pin configurati
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const sclk_out_pin;             /**< Reference to sclk out pin */
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const sclk_out_pin_config;/**< Reference to shift clock pin confi
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const slave_select_pin[8];      /**< Reference to slave select pin */
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const slave_select_pin_config[8]; /**< Reference to slave select 
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_functionhandler tx_cbhandler;            /**< callback handler for end of transmission
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_functionhandler rx_cbhandler;            /**< callback handler for end of reception */
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_functionhandler parity_cbhandler;        /**< callback handler for end of parity error
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   /* FIFO configuration */
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_USIC_CH_FIFO_SIZE_t tx_fifo_size;               /**< Number of FIFO entries assigned to the t
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_USIC_CH_FIFO_SIZE_t rx_fifo_size;               /**< Number of FIFO entries assigned to the r
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   /* Clock Settings */
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t shift_clk_passive_level; /**< Baudrate Generator shift
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_t transmit_mode;           /**< Indicates how the transmit mode is being
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_t receive_mode;            /**< Indicates how the receive mode is being 
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_SPI_CH_MODE_t  spi_master_config_mode;          /**< Defines the SPI transmit mode being used
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t slave_select_lines;                         /**< Number of slave select lines being used 
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t leading_trailing_delay;                     /**< Delay before and after each frame in ter
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_t tx_sr;                           /**< Service request number assigned to trans
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_t rx_sr;                           /**< Service request number assigned to recei
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_t parity_sr;                       /**< Service request number assigned to recei
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_CONFIG_t;
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Structure to hold the dynamic variables for the SPI_MASTER communication.
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef struct SPI_MASTER_RUNTIME
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint32_t word_length;                              /**< Indicates the length of the data word */
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint32_t tx_data_count;                            /**< Number of bytes of data to be transmitted
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile uint32_t tx_data_index;                   /**< Index to the byte to be transmitted next 
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           buffer */
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint32_t rx_data_count;                            /**< Number of bytes of data to be received*/
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile uint32_t rx_data_index;                   /**< Indicates the number of bytes currently a
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           rx_data buffer */
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t* rx_data;                                  /**< Pointer to the receive data buffer*/
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t* tx_data;                                  /**< Pointer to the transmit data buffer*/
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile XMC_SPI_CH_MODE_t  spi_master_mode;       /**< Defines the SPI transmit mode being used 
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_t dx0_input;                      /**< DX0 input channel used for Rx input, This
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           mode is changed to full duplex mode */
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_t dx0_input_half_duplex;          /**< DX0 input channel used for Rx input, This
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           mode is changed to half duplex mode */
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile bool  rx_busy;                            /**< Status flag to indicate busy when a recep
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile bool  tx_busy;                            /**< Status flag to indicate busy when a trans
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile bool  tx_data_dummy;                      /**< Status flag to indicate, dummy data is be
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile bool  rx_data_dummy;                      /**< Status flag to indicate, receive data has
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           not */
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  } SPI_MASTER_RUNTIME_t;
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Initialization parameters of SPI_MASTER APP
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef struct SPI_MASTER
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_USIC_CH_t* const channel; /**< Reference to SPI channel */
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_CONFIG_t * const config; /**< Reference to the SPI_MASTER configuration structur
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_RUNTIME_t * const runtime;  /**< Reference to SPI_MASTER dynamic configuration structu
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if ((SPI_MASTER_DMA_TRANSMIT_MODE == 1U) || (SPI_MASTER_DMA_RECEIVE_MODE == 1U))
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const GLOBAL_DMA_t * const global_dma;
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if (SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const XMC_DMA_CH_CONFIG_t * const dma_ch_tx_config; /**< Reference to the DMA configuration struc
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const XMC_DMA_CH_CONFIG_t * const dma_ch_rx_config; /**< Reference to the DMA configuration struc
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const GLOBAL_DMA_t * const global_dma_rx;
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const uint8_t dma_ch_rx_number;
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if (SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const uint8_t dma_ch_tx_number;
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_t;
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @}
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * API Prototypes
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** ***************************************************************************************************
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #ifdef __cplusplus
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** extern "C" {
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @ingroup SPI_MASTER_apidoc
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @{
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Get SPI_MASTER APP version
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return DAVE_APP_VERSION_t APP version information (major, minor and patch number)
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The function can be used to check application software compatibility with a
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * specific version of the APP.
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_APP_VERSION_t app_version;
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   app_version = SPI_MASTER_GetAppVersion();
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if (app_version.major != 4U)
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     // Probably, not the right version.
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   while(1U)
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   return 1;
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** DAVE_APP_VERSION_t SPI_MASTER_GetAppVersion(void);
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Initialize the SPI channel as per the configuration made in GUI.
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return SPI_MASTER_STATUS_t: Status of SPI_MASTER driver initialization.\n
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                    SPI_MASTER_STATUS_SUCCESS - on successful initialization.\n
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                    SPI_MASTER_STATUS_FAILURE - if initialization fails.\n
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Initializes IO pins used for the SPI_MASTER communication and configures USIC registers based on
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * provided in the GUI. Calculates divider values PDIV and STEP for a precise baudrate. It also ena
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * interrupt flags and service request values.
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  int main(void)
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  {
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    DAVE_STATUS_t status;
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    if(status == DAVE_STATUS_SUCCESS)
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *        while(1U)
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *        {
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *        }
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    else
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     XMC_DEBUG("main: Application initialization failed");
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     while(1U)
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     return 1U;
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  @endcode
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_Init(SPI_MASTER_t* const handle);
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Set the communication mode along with required port configuration.
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle handle Pointer to static and dynamic content of APP configuration.
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param mode SPI working mode
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS  : if updation of settings are successful\n
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_FAILURE  : if mode is not supported by the selected pins\n
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY     : if SPI channel is busy with transmit or receive operation\
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * To change the mode of communication, it is advised to generate the code in Quad/Dual mode initia
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the mode will be taken care by the APP.
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <ul>
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <li>If code is generated for Quad mode, it is possible to change to other modes like Dual, Half 
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <li>If code is generated for Dual mode, it is possible to change to other modes like Half Duplex
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <li>If code is generated for full-duplex mode, it is possible to change to Half Duplex only </li
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * </ul>
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //Precondition:
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //Configure the SPI_MASTER APP operation mode as 'Quad SPI'.
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //Description:
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //The following code changes the SPI master device mode to Full duplex mode and starts sending 
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //the buffer.
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   SPI_MASTER_STATUS_t spi_status;
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon DAVE application.";
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    spi_status = SPI_MASTER_SetMode(&SPI_MASTER_0, XMC_SPI_CH_MODE_STANDARD);
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    if(spi_status == SPI_MASTER_STATUS_SUCCESS)
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_SetMode(SPI_MASTER_t* const handle, const XMC_SPI_CH_MODE_t mode);
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Set the required baud rate during runtime.
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle handle Pointer to static and dynamic content of APP configuration.
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param baud_rate required baud rate
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS  : if updation of baud rate is successful\n
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_FAILURE  : if updation is failed\n
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY     : if SPI channel is busy with other operation\n
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * While setting the baud rate to avoid noise of the port pins, all the pins are changed to input. 
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * required baud again ports are initialised with the configured settings.
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //Description:
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //The following code changes the SPI master baud rate to 9600 and starts sending the data store
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //the buffer.
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   SPI_MASTER_STATUS_t spi_status;
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon DAVE application.";
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint32_t baud_rate;
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     baud_rate = 9600U;
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     spi_status = SPI_MASTER_SetBaudRate(&SPI_MASTER_0, baud_rate);
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(spi_status == SPI_MASTER_STATUS_SUCCESS)
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_SetBaudRate(SPI_MASTER_t* const handle, const uint32_t baud_rate);
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Transmits the specified number of data words and execute the callback defined in GUI, if 
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param dataptr Pointer to data
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be transmitted
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS : if transmit is successful\n
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY : if SPI channel is busy with other operation
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * Transmits data using the SPI channel as a master device. Transmission is accomplished using the t
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * as configured in the UI.<br>
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>Interrupt:</b><br>
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The data transmission is accomplished using transmit interrupt. User can configure
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * a callback function in the APP UI. When the data is fully transmitted, the callback
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed. If transmit FIFO is enabled, the trigger limit is set to 1.
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * So the transmit interrupt will be generated when all the data in FIFO is moved out of FIFO.
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The APP handle's runtime structure is used to store the data pointer, count, data index
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * and status of transmission. This function only registers a data transmission request if
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * there is no active transmission in progress. Actual data transmission happens in the transmit
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * interrupt service routine. A trigger is generated for the transmit interrupt to start loading
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the data to the transmit buffer. If transmit FIFO is configured, the data is filled into the FIF
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Transmit interrupt will be generated subsequently when the transmit FIFO is empty. At this
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * point of time, if there is some more data to be transmitted, it is loaded to the FIFO again.
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * When FIFO is not enabled, data is transmitted one byte at a time. On transmission of each byte
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * an interrupt is generated and the next byte is transmitted in the interrupt service routine.
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Callback function is executed when all the data bytes are transmitted.
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, user has to poll for the value of \a tx_busy flag of
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the APP handle structure( \a handle->runtime->tx_busy ) to check for
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the completion of data transmission or use SPI_MASTER_IsTxBusy() API.<br>
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>DMA:</b><br>
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * DMA mode is available only in XMC4x family of microcontrollers. A DMA channel is configured to p
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * data to the SPI channel transmit buffer. This removes the load off the CPU. This API will only c
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * and enable the DMA channel by specifying the data buffer and count of bytes to transmit. Rest is
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * care without the CPU's intervention. User can configure a callback function in the APP UI. When 
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * transmission is complete, the callback function will be executed. FIFO will not be used in DMA m
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Receive start interrupt is configured for triggering the DMA channel. So each byte is transmitte
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the background through the DMA channel.
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If the callback function is not configured, \a handle->runtime->tx_busy flag can be checked to
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * verify if the transmission is complete.
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>Direct:</b><br>
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Data will be transmitted using polling method. Status flags are used to check if data can be tra
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <i><b> Note:</b> In Direct mode, the API blocks the CPU until the count of bytes requested is tr
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits "Infineon" to the slave device.
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data)) == SPI_MASTER_STATUS_SUC
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_0.runtime->tx_busy)
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR> </p>
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_Transmit(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Receives the specified number of data words and execute the callback defined in GUI, if e
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param dataptr Pointer to data in which value is written
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be read
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS : if read is successful\n
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY : if SPI channel is busy with other operation
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Data will be received from the SPI slave synchronously. After the requested number of data bytes
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * optionally, the user configured callback function will be executed.
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Data reception is accomplished using the receive mode selected in the UI.
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>Interrupt:</b><br>
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Based on the UI configuration, either standard receive buffer(RBUF) or receive FIFO(OUT) is used
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * for data reception. An interrupt is configured for reading received data from the bus. This func
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * only registers a request to receive a number of data bytes from a USIC channel. If FIFO is
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * configured for reception, the FIFO limit is dynamically configured to optimally utilize the
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * CPU load. Before starting data reception, the receive buffers are flushed. So only those data, r
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * after calling the API, will be placed in the user buffer.
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * When all the requested number of data bytes are received, the configured callback
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed.
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, the user has to poll for the value of the
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * variable, \a handle->runtime->rx_busy to be false. The value is updated to \a false when all the
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * requested number of data bytes are received.
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <br>
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>DMA:</b><br>
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * DMA mode is available only in XMC4x family of microcontrollers. In this mode, a DMA channel is
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * configured for receiving data from standard receive buffer(RBUF) to the user buffer. By calling
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * this API, the DMA channel destination address is configured to the user buffer and the channel i
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * enabled. Receive FIFO will not be used when the receive mode is DMA.
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Before starting data reception, the receive buffers are flushed. So only those data, received
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * after calling the API, will be placed in the user buffer.
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * When all the requested number of data bytes are received, the configured callback
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed.
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, the user has to poll for the value of the
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * variable, \a handle->runtime->rx_busy to be false. The value is updated to \a false when all the
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * requested number of data bytes are received.
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <br>
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>Direct</b><br>
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * In Direct receive mode, neither interrupt nor DMA is used. The API polls
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the receive flag to read the received data and waits for all the requested number of bytes to
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * be received. Based on FIFO configuration, either RBUF or OUT register is used for reading receiv
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * data. Before starting data reception, the receive buffers are flushed. So only those data, recei
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * after calling the API, will be placed in the user buffer.
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <i><b> Note:</b> In Direct mode, the API blocks the CPU until the count of bytes requested is re
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Receives 10 bytes of data from slave.
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t ReadData[10];
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status =  DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_Receive(&SPI_MASTER_0, ReadData, 10U))
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_0.runtime->rx_busy)
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_Receive(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Transmits and Receives the specified number of data words and execute the receive callbac
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *        in GUI.
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param tx_dataptr Pointer to data buffer which has to be send
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param rx_dataptr Pointer to data buffer where the received data has to be stored.
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be read and write
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS   : if transfer of data is successful\n
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_FAILURE   : if transfer of data is failed (or) in other than standard
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUFFER_INVALID : if passed buffers are NULL pointers (or) length of d
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Transmits and receives data simultaneously using the SPI channel as a master device. API is appl
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <i>Full duplex</> operation mode. Data transfer happens based on the individual modes configured
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * reception.<br>
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Two data pins MOSI and MISO will be used for receiving and transmitting data respectively. A cal
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * configured to execute after completing the transfer when 'Interrupt' or 'DMA' mode is used. The 
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * should be configured for <i>End of receive/transfer callback</i> in the 'Interrupt Settings' tab
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed when the last word of data is received.
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Precondition: Operation mode should be 'Full Duplex"
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits and Receives 10 bytes of data from slave in parallel.
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t ReadData[10];
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t SendData[10] = {0x1, 0x2, 0x3, 0x4, 0x5, 0x6, 0x7, 0x8, 0x9, 0xA};
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status =  DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transfer(&SPI_MASTER_0, SendData, ReadData, 10);
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     XMC_DEBUG("main: Application initialization failed");
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     while(1U)
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_Transfer(const SPI_MASTER_t *const handle,
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                         uint8_t* tx_dataptr,
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                         uint8_t* rx_dataptr,
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                         uint32_t count);
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Receives the specified number of data words and execute the callback defined in GUI, if e
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param dataptr Pointer to data in which value is written
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be read
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS : if read is successful\n
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY : if SPI channel is busy with other operation
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_MODE_MISMATCH if receive mode is DMA.
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * After receiving the specified number of words (word length configured), the user configured call
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * is executed, if it is enabled. If a callback function is not configured on the APP UI, the user 
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the status of rx_busy variable of the APP handle structure. Based on the UI configuration, eithe
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * buffer or receive FIFO is used for data reception. An interrupt is configured for received data 
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function only registers a request to receive a number of data bytes from a SPI channel. If FIFO 
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * reception, the FIFO limit is dynamically configured to optimally utilize the CPU load.
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <a href="..\group___architecture___description.html#spi_master_receive_irq_flow_chart">Click her
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t ReadData[10];
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status =  DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_StartReceiveIRQ(&SPI_MASTER_0, ReadData, 10U))
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_0.runtime->rx_busy)
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       SPI_MASTER_Transmit(&SPI_MASTER_0, ReadData, 10U);
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_StartReceiveIRQ(const SPI_MASTER_t *const handle, uint8_t* dataptr, 
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if(SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Transmits the specified number of data words and execute the callback defined in GUI, if 
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param dataptr Pointer to data
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be transmitted
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS : if transmit is successful\n
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY : if SPI channel is busy with other operation
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUFFER_INVALID : if the data_ptr is NULL or count is 0. \n
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_MODE_MISMATCH : if transmit mode is DMA.
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The data transmission is accomplished using transmit interrupt. After transmitting the total dat
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function is executed. If transmit FIFO is enabled, the trigger limit is set to 1. So the transmi
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * generated when all the data in FIFO is moved from FIFO. The function uses APP handle's dynamic s
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the data pointer, count, data index and status of transmission. This function only registers a d
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * request if there is no active transmission in progress. Actual data transmission happens in the 
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * service routine. A trigger is generated for the transmit interrupt to start loading the data. If
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * configured, the data is filled into the FIFO with trigger limit set to 1. Transmit interrupt wil
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * when the transmit FIFO is empty. At this point of time, if there is some more data to be transmi
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * to the FIFO again. When FIFO is not enabled, data is transmitted one byte at a time. On transmis
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * an interrupt is generated and the next byte is transmitted in the interrupt service routine.
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <a href="..\group___architecture___description.html#spi_master_transmit_irq_flow_chart">Click he
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Pre-condition:
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmit mode should be configured as "Interrupt".
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits "Infineon" data to slave.
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_StartTransmitIRQ(&SPI_MASTER_0, Send_Data, sizeof(Send_Data)) == SPI_MASTER_ST
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_0.runtime->tx_busy)
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR> </p>
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_StartTransmitIRQ(const SPI_MASTER_t *const handle, uint8_t *addr, ui
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if(SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Registers a request for receiving data over SPI_MASTER channel using DMA.
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  handle  Pointer to SPI_MASTER_t handle structure
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param data_ptr  Pointer to data of type uint8_t.
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  count  Total no of bytes to be received.\n
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                \b Range: minimum= 1, maximum= 4096.
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t: Status for receive request.\n
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_SUCCESS if the request is accepted.\n
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_BUSY if a reception is in progress.\n
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_BUFFER_INVALID if the data_ptr is NULL or count is
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_MODE_MISMATCH : if receive mode is Interrupt \n
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Data will be received asynchronously. When the requested number of data bytes are received,
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * optionally, the user configured callback function will be executed.
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This function only registers a request to receive a number of data bytes from a USIC channel.
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * When all the requested number of data bytes are received, the configured callback
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed.
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, the user has to poll for the value of the
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * variable, \a handle->runtime->rx_busy to be false. The value is updated to \a false when all the
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * requested number of data bytes are received.
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * A maximum of 4096 bytes can be received in one API call. This limit is because of the DMA single
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <a href="..\group___architecture___description.html#spi_master_receive_dma_flow_chart">Click her
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Pre condition:
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Receive mode should be configured to "DMA"
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Description: Receive 10 bytes from slave.
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   int main(void)
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_STATUS_t init_status;
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     uint8_t ReadData[10];
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     init_status = (SPI_MASTER_STATUS_t)SPI_MASTER_Init(&SPI_MASTER_0);
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(init_status == SPI_MASTER_STATUS_SUCCESS)
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       if(SPI_MASTER_StartReceiveDMA(&SPI_MASTER_0, ReadData, 10) == SPI_MASTER_STATUS_SUCCESS)
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         while(SPI_MASTER_0.runtime->rx_busy)
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         {
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         }
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     else
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      while(1U)
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      {
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      }
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      return 1U;
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  }
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  @endcode
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_StartReceiveDMA(const SPI_MASTER_t  *const handle, uint8_t *addr, ui
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if(SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Registers a request for transmitting data over SPI_MASTER channel using DMA.
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  handle  SPI_MASTER APP handle pointer of type @ref SPI_MASTER_t
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  data_ptr Pointer to data of type uint8_t.
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  count Total number of words to be transmitted.\n
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \b Range: minimum= 1, maximum= 4096.
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t: Status of transmit request.\n
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_SUCCESS if the request is accepted.\n
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_BUSY if a transmission is in progress.\n
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER__STATUS_BUFFER_INVALID if the data_ptr is NULL or count i
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_MODE_MISMATCH : if transmit mode is Interrupt \n
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * request is registered.
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The data transmission is accomplished using DMA. User can configure a callback function in the A
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * is fully transmitted, the callback function will be executed.
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The function uses APP handle's runtime structure to store the status of transmission.
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This function only registers a data transmission request, if there is no active transmission in 
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * data transmission happens through DMA channel. A maximum of 4095 bytes can be transmitted in one
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * is because of the DMA single block size. Callback function is executed when all the data bytes a
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, user has to poll for the value of \a tx_busy flag of
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the APP handle structure( \a handle->runtime->tx_busy ) to check for the completion of data tran
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If data more than the block size of 4095 have to be transmitted, user will have to transmit them
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * multiple calls to this API.
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <a href="..\group___architecture___description.html#spi_master_transmit_dma_flow_chart">Click he
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Pre-condition:
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Transmit mode should be configured as "DMA".
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Description: Transmits "Infineon" data to the slave
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   int main(void)
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_STATUS_t init_status;
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     uint8_t Send_Data[] = "Infineon";
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     init_status = (SPI_MASTER_STATUS_t)SPI_MASTER_Init(&SPI_MASTER_0);
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(init_status == SPI_MASTER_STATUS_SUCCESS)
1011:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
1012:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       if(SPI_MASTER_StartTransmitDMA(&SPI_MASTER_0, Send_Data, sizeof(Send_Data)) == SPI_MASTER_
1013:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
1014:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         while(SPI_MASTER_0.runtime->tx_busy)
1015:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         {
1016:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         }
1017:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
1018:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
1019:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     else
1020:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
1021:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1022:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      while(1U)
1023:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      {
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      }
1025:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
1026:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      return 1U;
1027:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  }
1028:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode
1029:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1030:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1031:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_StartTransmitDMA(const SPI_MASTER_t *const handle, uint8_t *addr, ui
1032:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
1033:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1034:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1035:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Returns the state of the specified interrupt flag.
1036:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1037:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1038:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param flag Interrupt for which status is required
1039:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *             Use type @ref XMC_SPI_CH_STATUS_FLAG_t for the bitmask of events.
1040:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  uint32_t status of the interrupt
1041:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1042:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1043:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1044:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Returns the status of the events, by reading PSR register. This indicates the status of the all 
1045:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * SPI communication.
1046:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1047:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1048:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1049:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1050:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1051:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1052:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1053:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //It transmits "Infineon" to the SPI slave. After calling the transmit API, it will poll for the
1054:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //indication flag to know the data has shifted out or not.
1055:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1056:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1057:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1058:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1059:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
1060:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1061:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1062:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1063:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1064:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
1065:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     while(SPI_MASTER_GetFlagStatus(&SPI_MASTER_0, XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATI
1066:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1067:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1068:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1069:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1070:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1071:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1072:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1073:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1074:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1075:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1076:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
1077:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1078:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1079:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1080:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE uint32_t SPI_MASTER_GetFlagStatus(const SPI_MASTER_t* handle, const uint32_t flag)
1081:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
1082:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_ASSERT("SPI_MASTER_GetFlagStatus:handle NULL" , (handle != NULL));
1083:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   return (XMC_SPI_CH_GetStatusFlag(handle->channel) & flag);
1084:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
1085:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1086:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1087:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Clears the status of the specified interrupt flags.
1088:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1089:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1090:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param flag_mask Interrupt for which status has to be cleared
1091:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *             Use type @ref XMC_SPI_CH_STATUS_FLAG_t for the bitmask of events.
1092:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1093:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1094:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * During communication the events occurred has to be cleared to get the successive events.\n
1095:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * e.g: During transmission Transmit buffer event occurs to indicating data word transfer has start
1096:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * to be cleared after transmission of each data word. Otherwise next event is not considered as va
1097:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1098:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1099:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //It transmits "Infineon" to the SPI slave. After calling the transmit API, it will poll for the
1105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //indication flag to know the data has shifted out or not, and clears the flag.
1106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
1111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
1116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     while(SPI_MASTER_GetFlagStatus(&SPI_MASTER_0, (uint32_t)XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIF
1117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_ClearFlag(&SPI_MASTER_0, (uint32_t)XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATI
1118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
1129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE void SPI_MASTER_ClearFlag(const SPI_MASTER_t* handle, const uint32_t flag_mask)
1131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
1132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_ASSERT("SPI_MASTER_ClearFlag:handle NULL" , (handle != NULL));
1133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_SPI_CH_ClearStatusFlag(handle->channel, flag_mask);
1134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
1135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief return the txbusy flag state
1138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return bool : status of txbusy flag
1140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This is used to check whether any transmit process is going or not. If no process is going then 
1144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the new request is accepted. SPI_MASTER_AbortTransmit() can be used to stop the current process 
1145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * start the new request.
1146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits "Infineon" to the slave device.
1155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
1162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data)) == SPI_MASTER_STATUS_SUC
1167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
1168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_IsTxBusy(&SPI_MASTER_0))
1169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
1170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
1171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
1172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR> </p>
1183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE bool SPI_MASTER_IsTxBusy(const SPI_MASTER_t* const handle)
1186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
1187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_ASSERT("SPI_MASTER_IsTxBusy:handle NULL", (handle != NULL))
1188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   return (handle->runtime->tx_busy);
1189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
1190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief return the rxbusy flag state
1193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return bool : status of rxbusy flag
1195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This is used to check whether any receive process is going or not. If no process is going then o
1199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the new request is accepted. SPI_MASTER_AbortReceive() can be used to stop the current process a
1200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * start the new request.
1201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Receives 10 bytes of data from slave.
1210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t ReadData[10];
1215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status =  DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_Receive(&SPI_MASTER_0, ReadData, 10U))
1220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
1221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_IsRxBusy(&SPI_MASTER_0))
1222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
1223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
1224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
1225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
1236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE bool SPI_MASTER_IsRxBusy(const SPI_MASTER_t* const handle)
1238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 178              	 .loc 4 1238 0
 179              	 .cfi_startproc
 180              	 
 181              	 
 182              	 
 183 0000 80B4     	 push {r7}
 184              	.LCFI17:
 185              	 .cfi_def_cfa_offset 4
 186              	 .cfi_offset 7,-4
 187 0002 83B0     	 sub sp,sp,#12
 188              	.LCFI18:
 189              	 .cfi_def_cfa_offset 16
 190 0004 00AF     	 add r7,sp,#0
 191              	.LCFI19:
 192              	 .cfi_def_cfa_register 7
 193 0006 7860     	 str r0,[r7,#4]
1239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_ASSERT("SPI_MASTER_IsTxBusy:handle NULL", (handle != NULL))
1240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   return (handle->runtime->rx_busy);
 194              	 .loc 4 1240 0
 195 0008 7B68     	 ldr r3,[r7,#4]
 196 000a 9B68     	 ldr r3,[r3,#8]
 197 000c DB7F     	 ldrb r3,[r3,#31]
 198 000e DBB2     	 uxtb r3,r3
1241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
 199              	 .loc 4 1241 0
 200 0010 1846     	 mov r0,r3
 201 0012 0C37     	 adds r7,r7,#12
 202              	.LCFI20:
 203              	 .cfi_def_cfa_offset 4
 204 0014 BD46     	 mov sp,r7
 205              	.LCFI21:
 206              	 .cfi_def_cfa_register 13
 207              	 
 208 0016 5DF8047B 	 ldr r7,[sp],#4
 209              	.LCFI22:
 210              	 .cfi_restore 7
 211              	 .cfi_def_cfa_offset 0
 212 001a 7047     	 bx lr
 213              	 .cfi_endproc
 214              	.LFE341:
 216              	 .section .text.SPI_MASTER_EnableSlaveSelectSignal,"ax",%progbits
 217              	 .align 2
 218              	 .thumb
 219              	 .thumb_func
 221              	SPI_MASTER_EnableSlaveSelectSignal:
 222              	.LFB342:
1242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Enables the specified slave select line
1246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param slave which slave signal has to be enabled
1249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Each slave is connected with one slave select signal. At a time only one slave can be communicat
1252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * required slave to start the communication.
1253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Generate code for multiple slave by configuring in "Advanced settings tab". Transmit the data to
1257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Precondition:
1262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Configure to use two slaves".
1263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits 10 bytes of data to slave-0 and disables the slave-o. Then enable the slave-1 and tr
1265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
1270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
1275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_DisableSlaveSelectSignal(&SPI_MASTER_0);
1276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_0, SPI_MASTER_SS_SIGNAL_1);
1277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
1278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
1289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE void SPI_MASTER_EnableSlaveSelectSignal(const SPI_MASTER_t* handle, const SPI_MASTE
1292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 223              	 .loc 4 1292 0
 224              	 .cfi_startproc
 225              	 
 226              	 
 227 0000 80B5     	 push {r7,lr}
 228              	.LCFI23:
 229              	 .cfi_def_cfa_offset 8
 230              	 .cfi_offset 7,-8
 231              	 .cfi_offset 14,-4
 232 0002 82B0     	 sub sp,sp,#8
 233              	.LCFI24:
 234              	 .cfi_def_cfa_offset 16
 235 0004 00AF     	 add r7,sp,#0
 236              	.LCFI25:
 237              	 .cfi_def_cfa_register 7
 238 0006 7860     	 str r0,[r7,#4]
 239 0008 0B46     	 mov r3,r1
 240 000a FB70     	 strb r3,[r7,#3]
1293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_ASSERT("SPI_MASTER_EnableSlaveSelectSignal:handle NULL" , (handle != NULL));
1294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_ASSERT("SPI_MASTER_EnableSlaveSelectSignal:Invalid Slave selection" , ((slave == SPI_MASTER
1295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                               );
1303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_SPI_CH_EnableSlaveSelect(handle->channel, handle->config->slave_select_pin_config[slave]->s
 241              	 .loc 4 1303 0
 242 000c 7B68     	 ldr r3,[r7,#4]
 243 000e 1968     	 ldr r1,[r3]
 244 0010 7B68     	 ldr r3,[r7,#4]
 245 0012 5B68     	 ldr r3,[r3,#4]
 246 0014 FA78     	 ldrb r2,[r7,#3]
 247 0016 1432     	 adds r2,r2,#20
 248 0018 53F82230 	 ldr r3,[r3,r2,lsl#2]
 249 001c 1B69     	 ldr r3,[r3,#16]
 250 001e 0846     	 mov r0,r1
 251 0020 1946     	 mov r1,r3
 252 0022 FFF7FEFF 	 bl XMC_SPI_CH_EnableSlaveSelect
1304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
 253              	 .loc 4 1304 0
 254 0026 0837     	 adds r7,r7,#8
 255              	.LCFI26:
 256              	 .cfi_def_cfa_offset 8
 257 0028 BD46     	 mov sp,r7
 258              	.LCFI27:
 259              	 .cfi_def_cfa_register 13
 260              	 
 261 002a 80BD     	 pop {r7,pc}
 262              	 .cfi_endproc
 263              	.LFE342:
 265              	 .section .text.PIN_INTERRUPT_Enable,"ax",%progbits
 266              	 .align 2
 267              	 .thumb
 268              	 .thumb_func
 270              	PIN_INTERRUPT_Enable:
 271              	.LFB407:
 272              	 .file 5 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT/pin_interrupt.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @file pin_interrupt.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @date 2021-01-08
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * NOTE:
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @cond
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * PIN_INTERRUPT v4.0.4 - The PIN_INTERRUPT APP invokes user interrupt handler in a response to ris
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                        edge event signal on a pin.
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Copyright (c) 2016-2020, Infineon Technologies AG
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * All rights reserved.                        
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                             
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * following conditions are met:   
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                                                              
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   disclaimer.                        
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   disclaimer in the documentation and/or other materials provided with the distribution.     
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                         
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   products derived from this software without specific prior written permission. 
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                             
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.    
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                                                              
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * with Infineon Technologies AG (dave@infineon.com).         
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Change History
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * --------------
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 2015-12-03:
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     - Initial version for DAVEv4. <BR>
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 2021-01-08:
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     - Modified check for minimum XMCLib version
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcond 
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #ifndef PIN_INTERRUPT_H
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_H
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * HEADER FILES                                                                                    
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if (UC_SERIES == XMC14)
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "xmc_scu.h"
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "xmc_gpio.h"
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "xmc_eru.h"
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "DAVE_Common.h"
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "pin_interrupt_conf.h"
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * MACROS                                                                                          
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION 2
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_XMC_LIB_MINOR_VERSION 1
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_XMC_LIB_PATCH_VERSION 6
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if !((XMC_LIB_MAJOR_VERSION > PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION) ||\
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > P
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == 
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #error "PIN_INTERRUPT requires XMC Peripheral Library v2.1.6 or higher"
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup App_publicparam
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  @brief Initialization data structure for PIN_INTERRUPT APP
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @}
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  /*************************************************************************************************
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * ENUMS
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup PIN_INTERRUPT_enumerations
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /*
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief enumeration for PIN_INTERRUPT APP
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** typedef enum PIN_INTERRUPT_STATUS
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_STATUS_SUCCESS = 0U,        /**<APP initialization is success */
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_STATUS_FAILURE = 1U         /**<APP initialization is failure */
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** } PIN_INTERRUPT_STATUS_t;
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Defines trigger edge for the event generation by ETLx (Event Trigger Logic, x = [0 to 3]) unit, 
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * from ERSx(Event request source, x = [0 to 3]) unit.
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** typedef enum PIN_INTERRUPT_EDGE
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_NONE = 0U, /**< no event enabled */
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_RISING = 1U,   /**< detection of rising edge generates the event */
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_FALLING = 2U,  /**< detection of falling edge generates the event */
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_BOTH = 3U      /**< detection of either edges generates the event */
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** } PIN_INTERRUPT_EDGE_t;
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @}
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** * DATA STRUCTURES
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** ***************************************************************************************************
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup PIN_INTERRUPT_datastructures
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Configuration structure for PIN_INTERRUPT APP
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** typedef struct PIN_INTERRUPT
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_ERU_t *eru;  /**< Mapped ERU module */
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_GPIO_PORT_t *port;  /**< Mapped port number */
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_GPIO_CONFIG_t gpio_config;   /**< Initializes the input pin characteristics */
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_ERU_ETL_CONFIG_t etl_config;  /**< reference to ERUx_ETLy (x = [0..1], y = [0..4])
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****                                                       module configuration */
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if (UC_SERIES == XMC14)
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_SCU_IRQCTRL_t irqctrl;  /**< selects the interrupt source for a NVIC interrupt node*/
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   IRQn_Type IRQn;       /**< Mapped NVIC Node */
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t irq_priority; 	  /**< Node Interrupt Priority */
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if (UC_FAMILY == XMC4)
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t irq_subpriority;  /**< Node Interrupt SubPriority only valid for XMC4x */
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t etl; /*< ETLx channel (x = [0..3])*/
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t ogu; /*< OGUy channel (y = [0..3])*/
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t pin; /*< Mapped pin number */
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   bool enable_at_init;  /**< Interrupt enable for Node at initialization*/
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** } PIN_INTERRUPT_t;
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @}
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #ifdef __cplusplus
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** extern "C" {
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * API Prototypes
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup PIN_INTERRUPT_apidoc
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Get PIN_INTERRUPT APP version
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @return DAVE_APP_VERSION_t APP version information (major, minor and patch number)
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Description: </b><br>
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * The function can be used to check application software compatibility with a
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * specific version of the APP.
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Example Usage:</b><br>
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @code
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * #include "DAVE.h"
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * int main(void) 
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * {
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   DAVE_STATUS_t init_status;
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   DAVE_APP_VERSION_t version;
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   // Initialize PIN_INTERRUPT APP:
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   // PIN_INTERRUPT_Init() is called from within DAVE_Init().
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   init_status = DAVE_Init();
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   if (DAVE_STATUS_SUCCESS == init_status)
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   {
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     version = PIN_INTERRUPT_GetAppVersion();
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     if (version.major != 4U) {
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *       // Probably, not the right version.
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     }
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   }
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   // More code here
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   while(1)
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   {
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   }
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   return (1);
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * }
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcode<BR>
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** DAVE_APP_VERSION_t PIN_INTERRUPT_GetAppVersion(void);
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Initializes a PIN_INTERRUPT APP instance
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @param handle Pointer pointing to APP data structure. Refer @ref PIN_INTERRUPT_t for details.
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @return
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *            PIN_INTERRUPT_STATUS_SUCCESS             : if initialization is successful\n
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *            PIN_INTERRUPT_STATUS_FAILURE             : if initialization is failed
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Description:</b><br>
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * PIN_INTERRUPT_Init API is called during initialization of DAVE APPS. This API Initializes input 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * ERU and OGU hardware module initialization, Configures NVIC node and its priority in order to ge
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Example Usage:</b><br>
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @code
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * #include "DAVE.h"
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * int main(void)
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * {
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   DAVE_STATUS_t status;
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   status = DAVE_Init();  //  PIN_INTERRUPT_Init API is called during initialization of DAVE APPS
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   if (DAVE_STATUS_SUCCESS == status)
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   {
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     // user code
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     while(1)
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     {
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     }
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   }
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   return (1);
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * }
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcode<BR>
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** PIN_INTERRUPT_STATUS_t PIN_INTERRUPT_Init(const PIN_INTERRUPT_t *const handle);
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Enables the IRQ.
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @param handle Pointer pointing to APP data structure. Refer @ref PIN_INTERRUPT_t for details.
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @return None
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @code
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  #include "DAVE.h"
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  int main(void)
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  {
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    DAVE_STATUS_t status;
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    status = DAVE_Init();  //  PIN_INTERRUPT_Init API is called during initialization of DAVE APP
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    if (DAVE_STATUS_SUCCESS == status)
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    {
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      // user code
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      PIN_INTERRUPT_Enable(&PIN_INTERRUPT_0);
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      while(1)
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      {}
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    }
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    return (1);
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  }
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcode<BR> </p>
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** __STATIC_INLINE void PIN_INTERRUPT_Enable(const PIN_INTERRUPT_t *const handle)
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 273              	 .loc 5 274 0
 274              	 .cfi_startproc
 275              	 
 276              	 
 277 0000 80B5     	 push {r7,lr}
 278              	.LCFI28:
 279              	 .cfi_def_cfa_offset 8
 280              	 .cfi_offset 7,-8
 281              	 .cfi_offset 14,-4
 282 0002 82B0     	 sub sp,sp,#8
 283              	.LCFI29:
 284              	 .cfi_def_cfa_offset 16
 285 0004 00AF     	 add r7,sp,#0
 286              	.LCFI30:
 287              	 .cfi_def_cfa_register 7
 288 0006 7860     	 str r0,[r7,#4]
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_ASSERT("PIN_INTERRUPT_Enable: Handler null pointer", handle != NULL);
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   NVIC_EnableIRQ(handle->IRQn);
 289              	 .loc 5 276 0
 290 0008 7B68     	 ldr r3,[r7,#4]
 291 000a 1B7F     	 ldrb r3,[r3,#28]
 292 000c 5BB2     	 sxtb r3,r3
 293 000e 1846     	 mov r0,r3
 294 0010 FFF7FEFF 	 bl NVIC_EnableIRQ
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** }
 295              	 .loc 5 277 0
 296 0014 0837     	 adds r7,r7,#8
 297              	.LCFI31:
 298              	 .cfi_def_cfa_offset 8
 299 0016 BD46     	 mov sp,r7
 300              	.LCFI32:
 301              	 .cfi_def_cfa_register 13
 302              	 
 303 0018 80BD     	 pop {r7,pc}
 304              	 .cfi_endproc
 305              	.LFE407:
 307 001a 00BF     	 .section .text.INTERRUPT_Enable,"ax",%progbits
 308              	 .align 2
 309              	 .thumb
 310              	 .thumb_func
 312              	INTERRUPT_Enable:
 313              	.LFB410:
 314              	 .file 6 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT/interrupt.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @file interrupt.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @date 2021-01-08
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * NOTE:
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * regenerated.
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @cond
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * INTERRUPT v4.0.10 Helps the user to overwrite the provided ISR in system file
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * All rights reserved.
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * following conditions are met:
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   disclaimer.
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   products derived from this software without specific prior written permission.
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * with Infineon Technologies AG (dave@infineon.com).
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Change History
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * --------------
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2015-02-16:
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - Initial version<br>
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2015-05-08:
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - subpriority field is biased based on family<br>
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2015-07-30:
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - Added a field named "irqctrl" for XMC1400 devices
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2015-10-05:
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - Merged config elements into the APP structure
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2021-01-08:
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - Added check for minimum XMCLib version
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @endcond
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #ifndef INTERRUPT_H
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #define INTERRUPT_H
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * HEADER FILES
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #include "xmc_common.h"
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #include "DAVE_Common.h"
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #if (UC_SERIES == XMC14)
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #include "xmc_scu.h"
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #include "interrupt_conf.h"
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @addtogroup INTERRUPT
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @{
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * MACROS
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #define INTERRUPT_XMC_LIB_MAJOR_VERSION 2
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #define INTERRUPT_XMC_LIB_MINOR_VERSION 0
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #define INTERRUPT_XMC_LIB_PATCH_VERSION 0
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #if !((XMC_LIB_MAJOR_VERSION > INTERRUPT_XMC_LIB_MAJOR_VERSION) ||\
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > INTER
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == INTE
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #error "INTERRUPT requires XMC Peripheral Library v2.0.0 or higher"
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * ENUMS
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @ingroup INTERRUPT_enumerations
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @{
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Initialization status.
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** typedef enum INTERRUPT_STATUS
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** {
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   INTERRUPT_STATUS_SUCCESS = 0U,  /**< APP initialization success */
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   INTERRUPT_STATUS_FAILURE = 1U   /**< APP initialization failure */
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** } INTERRUPT_STATUS_t;
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @}
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * DATA STRUCTURES
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @ingroup INTERRUPT_datastructures
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @{
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @brief This structure holds run-time configurations of INTERRUPT APP.
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** typedef struct INTERRUPT
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** {
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #if(UC_SERIES == XMC14)
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const XMC_SCU_IRQCTRL_t irqctrl;  /**< selects the interrupt source for a NVIC interrupt node*/
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif	
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const IRQn_Type node;       /**< Mapped NVIC Node */
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const uint8_t priority; 	  /**< Node Interrupt Priority */
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #if(UC_FAMILY == XMC4)
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const uint8_t subpriority;  /**< Node Interrupt SubPriority only valid for XMC4x */
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif  
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const bool enable_at_init;  /**< Interrupt enable for Node */
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** } INTERRUPT_t;
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @}
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * API PROTOTYPES
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #ifdef __cplusplus
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** extern "C" {
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @ingroup INTERRUPT_apidoc
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @{
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @brief Get INTERRUPT APP version.
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @return @ref DAVE_APP_VERSION_t APP version information (major, minor and
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *                                 patch number)
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * \par<b>Description: </b><br>
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * The function can be used to check application software compatibility with a
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * specific version of the APP.
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @code
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * #include "DAVE.h"
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * int main(void)
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * {
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   DAVE_APP_VERSION_t version;
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   DAVE_Init();
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   version = INTERRUPT_GetAppVersion();
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   if(version.major != 4U)
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   {
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   }
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   while(1)
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   {}
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   return 0;
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * }
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @endcode<BR> </p>
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** DAVE_APP_VERSION_t INTERRUPT_GetAppVersion(void);
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @brief Initializes INTERRUPT APP instance.
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @param handle Constant pointer to constant structure of type @ref INTERRUPT_t
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @return @ref INTERRUPT_STATUS_t
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Pre-requisite: Instantiate one instance of INTERRUPT APP
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @code
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  #include "DAVE.h"
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  int main(void)
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  {
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    DAVE_Init();  // INTERRUPT_Init(&INTERRUPT_0) is called within DAVE_Init()
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    while(1)
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    {}
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    return 0;
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  }
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @endcode<BR> </p>
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler);
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @brief Enables the IRQ.
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @param handle Constant pointer to constant structure of type @ref INTERRUPT_t
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @return None
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Pre-requisite: Instantiate one instance of INTERRUPT APP
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @code
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  #include "DAVE.h"
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  int main(void)
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  {
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    DAVE_Init(); // INTERRUPT_Init() is called within DAVE_Init()
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    INTERRUPT_Enable(&INTERRUPT_0);
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    while(1)
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    {}
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    return 0;
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  }
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @endcode<BR> </p>
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** __STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** {
 315              	 .loc 6 227 0
 316              	 .cfi_startproc
 317              	 
 318              	 
 319 0000 80B5     	 push {r7,lr}
 320              	.LCFI33:
 321              	 .cfi_def_cfa_offset 8
 322              	 .cfi_offset 7,-8
 323              	 .cfi_offset 14,-4
 324 0002 82B0     	 sub sp,sp,#8
 325              	.LCFI34:
 326              	 .cfi_def_cfa_offset 16
 327 0004 00AF     	 add r7,sp,#0
 328              	.LCFI35:
 329              	 .cfi_def_cfa_register 7
 330 0006 7860     	 str r0,[r7,#4]
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   XMC_ASSERT("Handler NULL", (handler != NULL));
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   NVIC_EnableIRQ(handler->node);
 331              	 .loc 6 229 0
 332 0008 7B68     	 ldr r3,[r7,#4]
 333 000a 1B78     	 ldrb r3,[r3]
 334 000c 5BB2     	 sxtb r3,r3
 335 000e 1846     	 mov r0,r3
 336 0010 FFF7FEFF 	 bl NVIC_EnableIRQ
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** }
 337              	 .loc 6 230 0
 338 0014 0837     	 adds r7,r7,#8
 339              	.LCFI36:
 340              	 .cfi_def_cfa_offset 8
 341 0016 BD46     	 mov sp,r7
 342              	.LCFI37:
 343              	 .cfi_def_cfa_register 13
 344              	 
 345 0018 80BD     	 pop {r7,pc}
 346              	 .cfi_endproc
 347              	.LFE410:
 349              	 .global sequence_number
 350 001a 00BF     	 .section .bss.sequence_number,"aw",%nobits
 351              	 .align 2
 354              	sequence_number:
 355 0000 00000000 	 .space 4
 356              	 .global millisec
 357              	 .section .bss.millisec,"aw",%nobits
 358              	 .align 2
 361              	millisec:
 362 0000 00000000 	 .space 4
 363              	 .comm ADC0_buff,30,4
 364              	 .comm ADC1_buff,30,4
 365              	 .comm TC_buff,28,4
 366              	 .global read_tc
 367              	 .section .bss.read_tc,"aw",%nobits
 370              	read_tc:
 371 0000 00       	 .space 1
 372              	 .global read_adc0
 373              	 .section .bss.read_adc0,"aw",%nobits
 376              	read_adc0:
 377 0000 00       	 .space 1
 378              	 .global read_adc1
 379              	 .section .bss.read_adc1,"aw",%nobits
 382              	read_adc1:
 383 0000 00       	 .space 1
 384              	 .global configArray
 385              	 .section .bss.configArray,"aw",%nobits
 386              	 .align 2
 389              	configArray:
 390 0000 00000000 	 .space 56
 390      00000000 
 390      00000000 
 390      00000000 
 390      00000000 
 391              	 .comm flash,24,4
 392              	 .comm pcb,4,4
 393              	 .comm p,4,4
 394              	 .comm netif,4,4
 395              	 .comm tftp_pcb,4,4
 396              	 .comm tftp_p,4,4
 397              	 .global tftp_buff_index
 398              	 .section .bss.tftp_buff_index,"aw",%nobits
 399              	 .align 2
 402              	tftp_buff_index:
 403 0000 00000000 	 .space 4
 404              	 .comm tftp_buff,4096,4
 405              	 .global curr_block
 406              	 .section .bss.curr_block,"aw",%nobits
 407              	 .align 1
 410              	curr_block:
 411 0000 0000     	 .space 2
 412              	 .global ack_num
 413              	 .section .bss.ack_num,"aw",%nobits
 414              	 .align 1
 417              	ack_num:
 418 0000 0000     	 .space 2
 419              	 .global tftp_send
 420              	 .section .bss.tftp_send,"aw",%nobits
 423              	tftp_send:
 424 0000 00       	 .space 1
 425              	 .comm last_addr,4,4
 426              	 .comm last_port,2,2
 427              	 .global help_msg
 428              	 .section .rodata
 429              	 .align 2
 430              	.LC7:
 431 0000 77726974 	 .ascii "write requests are files made up of zero or more co"
 431      65207265 
 431      71756573 
 431      74732061 
 431      72652066 
 432 0033 6D6D616E 	 .ascii "mmands\012each command must be newline terminated\012"
 432      64730A65 
 432      61636820 
 432      636F6D6D 
 432      616E6420 
 433 0062 74686520 	 .ascii "the only supported TFTP mode is octet\012any write "
 433      6F6E6C79 
 433      20737570 
 433      706F7274 
 433      65642054 
 434 0092 72657175 	 .ascii "request will be interpreted as commands, and any re"
 434      65737420 
 434      77696C6C 
 434      20626520 
 434      696E7465 
 435 00c5 61642072 	 .ascii "ad request will send this menu\012written files can"
 435      65717565 
 435      73742077 
 435      696C6C20 
 435      73656E64 
 436 00f5 20626520 	 .ascii " be up to 4096 bytes (8 TFTP data transfers)possibl"
 436      75702074 
 436      6F203430 
 436      39362062 
 436      79746573 
 437 0128 6520636F 	 .ascii "e commands are:\012    ip.src=[source IP address, e"
 437      6D6D616E 
 437      64732061 
 437      72653A0A 
 437      20202020 
 438 0158 2E672E20 	 .ascii ".g. 10.10.10.25]\012    ip.dst=[destination IP addr"
 438      31302E31 
 438      302E3130 
 438      2E32355D 
 438      0A202020 
 439 0188 6573735D 	 .ascii "ess]\012    ip.gw=[default gateway IP address]\012 "
 439      0A202020 
 439      2069702E 
 439      67773D5B 
 439      64656661 
 440 01b5 20202069 	 .ascii "   ip.subnet=[subnet mask IP address]\012    udp.sr"
 440      702E7375 
 440      626E6574 
 440      3D5B7375 
 440      626E6574 
 441 01e5 633D5B73 	 .ascii "c=[source UDP port]\012    udp.adc0=[destination po"
 441      6F757263 
 441      65205544 
 441      5020706F 
 441      72745D0A 
 442 0215 72742066 	 .ascii "rt for ADC0 packets]\012    udp.adc1=[destination p"
 442      6F722041 
 442      44433020 
 442      7061636B 
 442      6574735D 
 443 0245 6F727420 	 .ascii "ort for ADC1 packets]\012    udp.tc=[destination po"
 443      666F7220 
 443      41444331 
 443      20706163 
 443      6B657473 
 444 0275 72742066 	 .ascii "rt for thermocouple packets]\012\000"
 444      6F722074 
 444      6865726D 
 444      6F636F75 
 444      706C6520 
 445              	 .section .data.help_msg,"aw",%progbits
 446              	 .align 2
 449              	help_msg:
 450 0000 00000000 	 .word .LC7
 451              	 .section .rodata
 452 0293 00       	 .align 2
 453              	.LC8:
 454 0294 636F6D6D 	 .ascii "command not newline terminated\000"
 454      616E6420 
 454      6E6F7420 
 454      6E65776C 
 454      696E6520 
 455 02b3 00       	 .align 2
 456              	.LC9:
 457 02b4 696E7661 	 .ascii "invalid command\000"
 457      6C696420 
 457      636F6D6D 
 457      616E6400 
 458              	 .align 2
 459              	.LC10:
 460 02c4 69702E73 	 .ascii "ip.src\000"
 460      726300
 461 02cb 00       	 .align 2
 462              	.LC11:
 463 02cc 756E6162 	 .ascii "unable to parse ip.src\000"
 463      6C652074 
 463      6F207061 
 463      72736520 
 463      69702E73 
 464 02e3 00       	 .align 2
 465              	.LC12:
 466 02e4 69702E64 	 .ascii "ip.dst\000"
 466      737400
 467 02eb 00       	 .align 2
 468              	.LC13:
 469 02ec 756E6162 	 .ascii "unable to parse ip.dst\000"
 469      6C652074 
 469      6F207061 
 469      72736520 
 469      69702E64 
 470 0303 00       	 .align 2
 471              	.LC14:
 472 0304 69702E67 	 .ascii "ip.gw\000"
 472      7700
 473 030a 0000     	 .align 2
 474              	.LC15:
 475 030c 756E6162 	 .ascii "unable to parse ip.gw\000"
 475      6C652074 
 475      6F207061 
 475      72736520 
 475      69702E67 
 476 0322 0000     	 .align 2
 477              	.LC16:
 478 0324 69702E73 	 .ascii "ip.subnet\000"
 478      75626E65 
 478      7400
 479 032e 0000     	 .align 2
 480              	.LC17:
 481 0330 756E6162 	 .ascii "unable to parse ip.subnet\000"
 481      6C652074 
 481      6F207061 
 481      72736520 
 481      69702E73 
 482 034a 0000     	 .align 2
 483              	.LC18:
 484 034c 7564702E 	 .ascii "udp.src\000"
 484      73726300 
 485              	 .align 2
 486              	.LC19:
 487 0354 7564702E 	 .ascii "udp.adc0\000"
 487      61646330 
 487      00
 488 035d 000000   	 .align 2
 489              	.LC20:
 490 0360 7564702E 	 .ascii "udp.adc1\000"
 490      61646331 
 490      00
 491 0369 000000   	 .align 2
 492              	.LC21:
 493 036c 7564702E 	 .ascii "udp.tc\000"
 493      746300
 494 0373 00       	 .align 2
 495              	.LC22:
 496 0374 756E6B6E 	 .ascii "unknown config parameter\000"
 496      6F776E20 
 496      636F6E66 
 496      69672070 
 496      6172616D 
 497 038d 000000   	 .align 2
 498              	.LC23:
 499 0390 6661696C 	 .ascii "failed to save configuration to flash\000"
 499      65642074 
 499      6F207361 
 499      76652063 
 499      6F6E6669 
 500              	 .section .text.parse_config_commands,"ax",%progbits
 501              	 .align 2
 502              	 .global parse_config_commands
 503              	 .thumb
 504              	 .thumb_func
 506              	parse_config_commands:
 507              	.LFB446:
 508              	 .file 7 "../main.c"
   1:../main.c     **** #include <DAVE.h>
   2:../main.c     **** 
   3:../main.c     **** // packet data types
   4:../main.c     **** 
   5:../main.c     **** // set to 1 if flash memory that stores network config should be reset to defaults
   6:../main.c     **** // set to 0 to use the last saved network config (or use defaults if flash is empty)
   7:../main.c     **** #define REFLASH 0
   8:../main.c     **** 
   9:../main.c     **** typedef struct {
  10:../main.c     **** 	uint32_t ms;
  11:../main.c     **** 	uint32_t us;
  12:../main.c     **** 	uint32_t seq_num;
  13:../main.c     **** } header_t;
  14:../main.c     **** 
  15:../main.c     **** typedef struct {
  16:../main.c     **** 	uint8_t status[3];
  17:../main.c     **** 	uint8_t ch1[3];
  18:../main.c     **** 	uint8_t ch2[3];
  19:../main.c     **** 	uint8_t ch3[3];
  20:../main.c     **** 	uint8_t ch4[3];
  21:../main.c     **** }__attribute__((packed)) ADC_data_t;
  22:../main.c     **** 
  23:../main.c     **** typedef struct {
  24:../main.c     **** 	header_t header;
  25:../main.c     **** 	ADC_data_t data;
  26:../main.c     **** 	uint8_t zeros[3]; // 3 zeros at the end of a read
  27:../main.c     **** }__attribute__((packed)) ADC_packet_t;
  28:../main.c     **** 
  29:../main.c     **** #define NUM_TC 4
  30:../main.c     **** 
  31:../main.c     **** typedef struct {
  32:../main.c     **** 	header_t header;
  33:../main.c     **** 	uint32_t data[NUM_TC];
  34:../main.c     **** } thermocouple_packet_t;
  35:../main.c     **** 
  36:../main.c     **** // counters
  37:../main.c     **** uint32_t sequence_number = 0;
  38:../main.c     **** uint32_t millisec = 0;		// Value to capture the amount of milliseconds that have passed since progr
  39:../main.c     **** 
  40:../main.c     **** // data buffers
  41:../main.c     **** ADC_packet_t ADC0_buff;
  42:../main.c     **** ADC_packet_t ADC1_buff;
  43:../main.c     **** thermocouple_packet_t TC_buff;
  44:../main.c     **** 
  45:../main.c     **** // read flags
  46:../main.c     **** uint8_t read_tc = 0;	// Flag for Thermocouple read
  47:../main.c     **** uint8_t read_adc0 = 0;	// Flag for ADC0 Read -- Interrupt
  48:../main.c     **** uint8_t read_adc1 = 0;	// Flag for ADC1 Read -- Interrupt
  49:../main.c     **** 
  50:../main.c     **** // config array for ADCs
  51:../main.c     **** uint8_t configArray[56] = {0x00}; // Note: overwritten by each ADC, so put a breakpoint after each 
  52:../main.c     **** 
  53:../main.c     **** 
  54:../main.c     **** // Networking //
  55:../main.c     **** 
  56:../main.c     **** // holds persistent configuration information stored in flash
  57:../main.c     **** // NOTE: size must be smaller than emulated EEPROM size in DAVE app
  58:../main.c     **** typedef struct {
  59:../main.c     **** 	ip_addr_t src_ip;
  60:../main.c     **** 	ip_addr_t dst_ip;
  61:../main.c     **** 	ip_addr_t default_gw;
  62:../main.c     **** 	ip_addr_t subnet;
  63:../main.c     **** 	uint16_t src_port;
  64:../main.c     **** 	uint16_t adc0_port;
  65:../main.c     **** 	uint16_t adc1_port;
  66:../main.c     **** 	uint16_t tc_port;
  67:../main.c     **** } config_t;
  68:../main.c     **** 
  69:../main.c     **** config_t flash;
  70:../main.c     **** 
  71:../main.c     **** // default values
  72:../main.c     **** // NOTE: the IP addresses specified in the ETH_LWIP_0 DAVE app will
  73:../main.c     **** //		 be overwritten by either these defaults or data set in persistent flash storage
  74:../main.c     **** #define DEF_SRC_IP 		"10.10.10.75"
  75:../main.c     **** #define DEF_DST_IP 		"10.10.10.25"
  76:../main.c     **** #define DEF_DEF_GW 		"10.10.10.25"
  77:../main.c     **** #define DEF_SUBNET		"255.255.255.0"
  78:../main.c     **** #define DEF_SRC_PORT 	8080
  79:../main.c     **** #define DEF_ADC0_PORT	8080
  80:../main.c     **** #define DEF_ADC1_PORT 	8081
  81:../main.c     **** #define DEF_TC_PORT 	8082
  82:../main.c     **** 
  83:../main.c     **** struct udp_pcb* pcb;
  84:../main.c     **** struct pbuf* p;
  85:../main.c     **** struct netif* netif;
  86:../main.c     **** 
  87:../main.c     **** // TFTP server
  88:../main.c     **** struct udp_pcb* tftp_pcb;
  89:../main.c     **** struct pbuf* tftp_p;
  90:../main.c     **** 
  91:../main.c     **** #define TFTP_PORT 69
  92:../main.c     **** #define TFTP_RRQ 1
  93:../main.c     **** #define TFTP_WRQ 2
  94:../main.c     **** #define TFTP_DATA 3
  95:../main.c     **** #define TFTP_ACK 4
  96:../main.c     **** #define TFTP_ERR 5
  97:../main.c     **** #define TFTP_MAX_ERR_MSG_LEN 511 // one NULL-terminated data block
  98:../main.c     **** 
  99:../main.c     **** #define TFTP_BUFFER_SIZE 4096
 100:../main.c     **** size_t tftp_buff_index = 0;
 101:../main.c     **** uint8_t tftp_buff[TFTP_BUFFER_SIZE];
 102:../main.c     **** 
 103:../main.c     **** typedef struct {
 104:../main.c     **** 	uint16_t opcode;
 105:../main.c     **** 	uint16_t block_num;
 106:../main.c     **** } tftp_ack_t;
 107:../main.c     **** 
 108:../main.c     **** typedef struct {
 109:../main.c     **** 	uint16_t opcode;
 110:../main.c     **** 	uint16_t error_code;
 111:../main.c     **** 	// followed by a NULL terminated string
 112:../main.c     **** } tftp_err_t;
 113:../main.c     **** 
 114:../main.c     **** typedef struct {
 115:../main.c     **** 	uint16_t opcode;
 116:../main.c     **** 	uint16_t block_num;
 117:../main.c     **** 	// followed by up to 512 bytes of data
 118:../main.c     **** } tftp_data_t;
 119:../main.c     **** 
 120:../main.c     **** uint16_t curr_block = 0;
 121:../main.c     **** uint16_t ack_num = 0;
 122:../main.c     **** uint8_t tftp_send = 0;
 123:../main.c     **** ip_addr_t last_addr;
 124:../main.c     **** uint16_t last_port;
 125:../main.c     **** 
 126:../main.c     **** const char* help_msg = "write requests are files made up of zero or more commands\n" \
 127:../main.c     **** 					   "each command must be newline terminated\n" \
 128:../main.c     **** 					   "the only supported TFTP mode is octet\n"
 129:../main.c     **** 					   "any write request will be interpreted as commands, and any read request will send this men
 130:../main.c     **** 					   "written files can be up to 4096 bytes (8 TFTP data transfers)"
 131:../main.c     **** 					   "possible commands are:\n"
 132:../main.c     **** 						"    ip.src=[source IP address, e.g. 10.10.10.25]\n" \
 133:../main.c     **** 						"    ip.dst=[destination IP address]\n" \
 134:../main.c     **** 						"    ip.gw=[default gateway IP address]\n" \
 135:../main.c     **** 						"    ip.subnet=[subnet mask IP address]\n" \
 136:../main.c     **** 						"    udp.src=[source UDP port]\n" \
 137:../main.c     **** 						"    udp.adc0=[destination port for ADC0 packets]\n" \
 138:../main.c     **** 						"    udp.adc1=[destination port for ADC1 packets]\n" \
 139:../main.c     **** 						"    udp.tc=[destination port for thermocouple packets]\n";
 140:../main.c     **** 
 141:../main.c     **** int write_flash_config();
 142:../main.c     **** void local_udp_reset();
 143:../main.c     **** void tftp_err(const char* msg, ip_addr_t* addr, uint16_t port);
 144:../main.c     **** 
 145:../main.c     **** // parse the commands in the TFTP buffer
 146:../main.c     **** // returns 1 on success, 0 on failure
 147:../main.c     **** uint8_t parse_config_commands(ip_addr_t* addr, uint16_t port) {
 509              	 .loc 7 147 0
 510              	 .cfi_startproc
 511              	 
 512              	 
 513 0000 80B5     	 push {r7,lr}
 514              	.LCFI38:
 515              	 .cfi_def_cfa_offset 8
 516              	 .cfi_offset 7,-8
 517              	 .cfi_offset 14,-4
 518 0002 8CB0     	 sub sp,sp,#48
 519              	.LCFI39:
 520              	 .cfi_def_cfa_offset 56
 521 0004 00AF     	 add r7,sp,#0
 522              	.LCFI40:
 523              	 .cfi_def_cfa_register 7
 524 0006 7860     	 str r0,[r7,#4]
 525 0008 0B46     	 mov r3,r1
 526 000a 7B80     	 strh r3,[r7,#2]
 148:../main.c     **** 	uint8_t ret = 1;
 527              	 .loc 7 148 0
 528 000c 0123     	 movs r3,#1
 529 000e 87F82F30 	 strb r3,[r7,#47]
 149:../main.c     **** 
 150:../main.c     **** 	size_t index = 0;
 530              	 .loc 7 150 0
 531 0012 0023     	 movs r3,#0
 532 0014 BB62     	 str r3,[r7,#40]
 151:../main.c     **** 	char* str = NULL;
 533              	 .loc 7 151 0
 534 0016 0023     	 movs r3,#0
 535 0018 BB61     	 str r3,[r7,#24]
 152:../main.c     **** 
 153:../main.c     **** 	while(index < tftp_buff_index) {
 536              	 .loc 7 153 0
 537 001a 1AE1     	 b .L12
 538              	.L36:
 539              	.LBB2:
 154:../main.c     **** 		str = (char*)&tftp_buff[index];
 540              	 .loc 7 154 0
 541 001c BB6A     	 ldr r3,[r7,#40]
 542 001e 9D4A     	 ldr r2,.L39
 543 0020 1344     	 add r3,r3,r2
 544 0022 BB61     	 str r3,[r7,#24]
 155:../main.c     **** 
 156:../main.c     **** 		uint8_t newline = 0;
 545              	 .loc 7 156 0
 546 0024 0023     	 movs r3,#0
 547 0026 87F82730 	 strb r3,[r7,#39]
 157:../main.c     **** 		for(; index < tftp_buff_index; index++) {
 548              	 .loc 7 157 0
 549 002a 14E0     	 b .L13
 550              	.L16:
 158:../main.c     **** 			if((char)tftp_buff[index] == '\n') {
 551              	 .loc 7 158 0
 552 002c 994A     	 ldr r2,.L39
 553 002e BB6A     	 ldr r3,[r7,#40]
 554 0030 1344     	 add r3,r3,r2
 555 0032 1B78     	 ldrb r3,[r3]
 556 0034 0A2B     	 cmp r3,#10
 557 0036 0BD1     	 bne .L14
 159:../main.c     **** 				tftp_buff[index] = '\0';
 558              	 .loc 7 159 0
 559 0038 964A     	 ldr r2,.L39
 560 003a BB6A     	 ldr r3,[r7,#40]
 561 003c 1344     	 add r3,r3,r2
 562 003e 0022     	 movs r2,#0
 563 0040 1A70     	 strb r2,[r3]
 160:../main.c     **** 				newline = 1;
 564              	 .loc 7 160 0
 565 0042 0123     	 movs r3,#1
 566 0044 87F82730 	 strb r3,[r7,#39]
 161:../main.c     **** 				index++;
 567              	 .loc 7 161 0
 568 0048 BB6A     	 ldr r3,[r7,#40]
 569 004a 0133     	 adds r3,r3,#1
 570 004c BB62     	 str r3,[r7,#40]
 162:../main.c     **** 				break;
 571              	 .loc 7 162 0
 572 004e 07E0     	 b .L15
 573              	.L14:
 157:../main.c     **** 			if((char)tftp_buff[index] == '\n') {
 574              	 .loc 7 157 0
 575 0050 BB6A     	 ldr r3,[r7,#40]
 576 0052 0133     	 adds r3,r3,#1
 577 0054 BB62     	 str r3,[r7,#40]
 578              	.L13:
 157:../main.c     **** 			if((char)tftp_buff[index] == '\n') {
 579              	 .loc 7 157 0 is_stmt 0 discriminator 1
 580 0056 904B     	 ldr r3,.L39+4
 581 0058 1B68     	 ldr r3,[r3]
 582 005a BA6A     	 ldr r2,[r7,#40]
 583 005c 9A42     	 cmp r2,r3
 584 005e E5D3     	 bcc .L16
 585              	.L15:
 163:../main.c     **** 			}
 164:../main.c     **** 		}
 165:../main.c     **** 
 166:../main.c     **** 		if(!newline) {
 586              	 .loc 7 166 0 is_stmt 1
 587 0060 97F82730 	 ldrb r3,[r7,#39]
 588 0064 002B     	 cmp r3,#0
 589 0066 09D1     	 bne .L17
 167:../main.c     **** 			// reached the end of the buffer with no newline
 168:../main.c     **** 			tftp_err("command not newline terminated", addr, port);
 590              	 .loc 7 168 0
 591 0068 7B88     	 ldrh r3,[r7,#2]
 592 006a 8C48     	 ldr r0,.L39+8
 593 006c 7968     	 ldr r1,[r7,#4]
 594 006e 1A46     	 mov r2,r3
 595 0070 FFF7FEFF 	 bl tftp_err
 169:../main.c     **** 			ret = 0;
 596              	 .loc 7 169 0
 597 0074 0023     	 movs r3,#0
 598 0076 87F82F30 	 strb r3,[r7,#47]
 170:../main.c     **** 			break;
 599              	 .loc 7 170 0
 600 007a F0E0     	 b .L18
 601              	.L17:
 602              	.LBB3:
 171:../main.c     **** 		} else {
 172:../main.c     **** 			char* val = NULL;
 603              	 .loc 7 172 0
 604 007c 0023     	 movs r3,#0
 605 007e 3B62     	 str r3,[r7,#32]
 606              	.LBB4:
 173:../main.c     **** 			for(size_t i = 0; i < strlen(str); i++) {
 607              	 .loc 7 173 0
 608 0080 0023     	 movs r3,#0
 609 0082 FB61     	 str r3,[r7,#28]
 610 0084 13E0     	 b .L19
 611              	.L22:
 174:../main.c     **** 				if(str[i] == '=') {
 612              	 .loc 7 174 0
 613 0086 BA69     	 ldr r2,[r7,#24]
 614 0088 FB69     	 ldr r3,[r7,#28]
 615 008a 1344     	 add r3,r3,r2
 616 008c 1B78     	 ldrb r3,[r3]
 617 008e 3D2B     	 cmp r3,#61
 618 0090 0AD1     	 bne .L20
 175:../main.c     **** 					val = &str[i + 1];
 619              	 .loc 7 175 0
 620 0092 FB69     	 ldr r3,[r7,#28]
 621 0094 0133     	 adds r3,r3,#1
 622 0096 BA69     	 ldr r2,[r7,#24]
 623 0098 1344     	 add r3,r3,r2
 624 009a 3B62     	 str r3,[r7,#32]
 176:../main.c     **** 					str[i] = '\0';
 625              	 .loc 7 176 0
 626 009c BA69     	 ldr r2,[r7,#24]
 627 009e FB69     	 ldr r3,[r7,#28]
 628 00a0 1344     	 add r3,r3,r2
 629 00a2 0022     	 movs r2,#0
 630 00a4 1A70     	 strb r2,[r3]
 177:../main.c     **** 					break;
 631              	 .loc 7 177 0
 632 00a6 09E0     	 b .L21
 633              	.L20:
 173:../main.c     **** 				if(str[i] == '=') {
 634              	 .loc 7 173 0 discriminator 2
 635 00a8 FB69     	 ldr r3,[r7,#28]
 636 00aa 0133     	 adds r3,r3,#1
 637 00ac FB61     	 str r3,[r7,#28]
 638              	.L19:
 173:../main.c     **** 				if(str[i] == '=') {
 639              	 .loc 7 173 0 is_stmt 0 discriminator 1
 640 00ae B869     	 ldr r0,[r7,#24]
 641 00b0 FFF7FEFF 	 bl strlen
 642 00b4 0246     	 mov r2,r0
 643 00b6 FB69     	 ldr r3,[r7,#28]
 644 00b8 9A42     	 cmp r2,r3
 645 00ba E4D8     	 bhi .L22
 646              	.L21:
 647              	.LBE4:
 178:../main.c     **** 				}
 179:../main.c     **** 			}
 180:../main.c     **** 
 181:../main.c     **** 			if(!val) {
 648              	 .loc 7 181 0 is_stmt 1
 649 00bc 3B6A     	 ldr r3,[r7,#32]
 650 00be 002B     	 cmp r3,#0
 651 00c0 09D1     	 bne .L23
 182:../main.c     **** 				tftp_err("invalid command", addr, port);
 652              	 .loc 7 182 0
 653 00c2 7B88     	 ldrh r3,[r7,#2]
 654 00c4 7648     	 ldr r0,.L39+12
 655 00c6 7968     	 ldr r1,[r7,#4]
 656 00c8 1A46     	 mov r2,r3
 657 00ca FFF7FEFF 	 bl tftp_err
 183:../main.c     **** 				ret = 0;
 658              	 .loc 7 183 0
 659 00ce 0023     	 movs r3,#0
 660 00d0 87F82F30 	 strb r3,[r7,#47]
 184:../main.c     **** 				break;
 661              	 .loc 7 184 0
 662 00d4 C3E0     	 b .L18
 663              	.L23:
 185:../main.c     **** 			}
 186:../main.c     **** 
 187:../main.c     **** 			if(strcmp(str, "ip.src") == 0) {
 664              	 .loc 7 187 0
 665 00d6 B869     	 ldr r0,[r7,#24]
 666 00d8 7249     	 ldr r1,.L39+16
 667 00da FFF7FEFF 	 bl strcmp
 668 00de 0346     	 mov r3,r0
 669 00e0 002B     	 cmp r3,#0
 670 00e2 16D1     	 bne .L24
 671              	.LBB5:
 188:../main.c     **** 				ip_addr_t ip;
 189:../main.c     **** 				if(!ipaddr_aton(val, &ip)) {
 672              	 .loc 7 189 0
 673 00e4 07F11403 	 add r3,r7,#20
 674 00e8 386A     	 ldr r0,[r7,#32]
 675 00ea 1946     	 mov r1,r3
 676 00ec FFF7FEFF 	 bl ipaddr_aton
 677 00f0 0346     	 mov r3,r0
 678 00f2 002B     	 cmp r3,#0
 679 00f4 09D1     	 bne .L25
 190:../main.c     **** 					tftp_err("unable to parse ip.src", addr, port);
 680              	 .loc 7 190 0
 681 00f6 7B88     	 ldrh r3,[r7,#2]
 682 00f8 6B48     	 ldr r0,.L39+20
 683 00fa 7968     	 ldr r1,[r7,#4]
 684 00fc 1A46     	 mov r2,r3
 685 00fe FFF7FEFF 	 bl tftp_err
 191:../main.c     **** 					ret = 0;
 686              	 .loc 7 191 0
 687 0102 0023     	 movs r3,#0
 688 0104 87F82F30 	 strb r3,[r7,#47]
 689 0108 A9E0     	 b .L18
 690              	.L25:
 192:../main.c     **** 					break;
 193:../main.c     **** 				}
 194:../main.c     **** 
 195:../main.c     **** 				flash.src_ip = ip;
 691              	 .loc 7 195 0
 692 010a 684A     	 ldr r2,.L39+24
 693 010c 7B69     	 ldr r3,[r7,#20]
 694 010e 1360     	 str r3,[r2]
 695              	.LBE5:
 696 0110 9FE0     	 b .L12
 697              	.L24:
 196:../main.c     **** 			} else if(strcmp(str, "ip.dst") == 0) {
 698              	 .loc 7 196 0
 699 0112 B869     	 ldr r0,[r7,#24]
 700 0114 6649     	 ldr r1,.L39+28
 701 0116 FFF7FEFF 	 bl strcmp
 702 011a 0346     	 mov r3,r0
 703 011c 002B     	 cmp r3,#0
 704 011e 16D1     	 bne .L26
 705              	.LBB6:
 197:../main.c     **** 				ip_addr_t ip;
 198:../main.c     **** 				if(!ipaddr_aton(val, &ip)) {
 706              	 .loc 7 198 0
 707 0120 07F11003 	 add r3,r7,#16
 708 0124 386A     	 ldr r0,[r7,#32]
 709 0126 1946     	 mov r1,r3
 710 0128 FFF7FEFF 	 bl ipaddr_aton
 711 012c 0346     	 mov r3,r0
 712 012e 002B     	 cmp r3,#0
 713 0130 09D1     	 bne .L27
 199:../main.c     **** 					tftp_err("unable to parse ip.dst", addr, port);
 714              	 .loc 7 199 0
 715 0132 7B88     	 ldrh r3,[r7,#2]
 716 0134 5F48     	 ldr r0,.L39+32
 717 0136 7968     	 ldr r1,[r7,#4]
 718 0138 1A46     	 mov r2,r3
 719 013a FFF7FEFF 	 bl tftp_err
 200:../main.c     **** 					ret = 0;
 720              	 .loc 7 200 0
 721 013e 0023     	 movs r3,#0
 722 0140 87F82F30 	 strb r3,[r7,#47]
 723 0144 8BE0     	 b .L18
 724              	.L27:
 201:../main.c     **** 					break;
 202:../main.c     **** 				}
 203:../main.c     **** 
 204:../main.c     **** 				flash.dst_ip = ip;
 725              	 .loc 7 204 0
 726 0146 594A     	 ldr r2,.L39+24
 727 0148 3B69     	 ldr r3,[r7,#16]
 728 014a 5360     	 str r3,[r2,#4]
 729              	.LBE6:
 730 014c 81E0     	 b .L12
 731              	.L26:
 205:../main.c     **** 			} else if(strcmp(str, "ip.gw") == 0) {
 732              	 .loc 7 205 0
 733 014e B869     	 ldr r0,[r7,#24]
 734 0150 5949     	 ldr r1,.L39+36
 735 0152 FFF7FEFF 	 bl strcmp
 736 0156 0346     	 mov r3,r0
 737 0158 002B     	 cmp r3,#0
 738 015a 16D1     	 bne .L28
 739              	.LBB7:
 206:../main.c     **** 				ip_addr_t ip;
 207:../main.c     **** 				if(!ipaddr_aton(val, &ip)) {
 740              	 .loc 7 207 0
 741 015c 07F10C03 	 add r3,r7,#12
 742 0160 386A     	 ldr r0,[r7,#32]
 743 0162 1946     	 mov r1,r3
 744 0164 FFF7FEFF 	 bl ipaddr_aton
 745 0168 0346     	 mov r3,r0
 746 016a 002B     	 cmp r3,#0
 747 016c 09D1     	 bne .L29
 208:../main.c     **** 					tftp_err("unable to parse ip.gw", addr, port);
 748              	 .loc 7 208 0
 749 016e 7B88     	 ldrh r3,[r7,#2]
 750 0170 5248     	 ldr r0,.L39+40
 751 0172 7968     	 ldr r1,[r7,#4]
 752 0174 1A46     	 mov r2,r3
 753 0176 FFF7FEFF 	 bl tftp_err
 209:../main.c     **** 					ret = 0;
 754              	 .loc 7 209 0
 755 017a 0023     	 movs r3,#0
 756 017c 87F82F30 	 strb r3,[r7,#47]
 757 0180 6DE0     	 b .L18
 758              	.L29:
 210:../main.c     **** 					break;
 211:../main.c     **** 				}
 212:../main.c     **** 
 213:../main.c     **** 				flash.default_gw = ip;
 759              	 .loc 7 213 0
 760 0182 4A4A     	 ldr r2,.L39+24
 761 0184 FB68     	 ldr r3,[r7,#12]
 762 0186 9360     	 str r3,[r2,#8]
 763              	.LBE7:
 764 0188 63E0     	 b .L12
 765              	.L28:
 214:../main.c     **** 			} else if(strcmp(str, "ip.subnet") == 0) {
 766              	 .loc 7 214 0
 767 018a B869     	 ldr r0,[r7,#24]
 768 018c 4C49     	 ldr r1,.L39+44
 769 018e FFF7FEFF 	 bl strcmp
 770 0192 0346     	 mov r3,r0
 771 0194 002B     	 cmp r3,#0
 772 0196 16D1     	 bne .L30
 773              	.LBB8:
 215:../main.c     **** 				ip_addr_t ip;
 216:../main.c     **** 				if(!ipaddr_aton(val, &ip)) {
 774              	 .loc 7 216 0
 775 0198 07F10803 	 add r3,r7,#8
 776 019c 386A     	 ldr r0,[r7,#32]
 777 019e 1946     	 mov r1,r3
 778 01a0 FFF7FEFF 	 bl ipaddr_aton
 779 01a4 0346     	 mov r3,r0
 780 01a6 002B     	 cmp r3,#0
 781 01a8 09D1     	 bne .L31
 217:../main.c     **** 					tftp_err("unable to parse ip.subnet", addr, port);
 782              	 .loc 7 217 0
 783 01aa 7B88     	 ldrh r3,[r7,#2]
 784 01ac 4548     	 ldr r0,.L39+48
 785 01ae 7968     	 ldr r1,[r7,#4]
 786 01b0 1A46     	 mov r2,r3
 787 01b2 FFF7FEFF 	 bl tftp_err
 218:../main.c     **** 					ret = 0;
 788              	 .loc 7 218 0
 789 01b6 0023     	 movs r3,#0
 790 01b8 87F82F30 	 strb r3,[r7,#47]
 791 01bc 4FE0     	 b .L18
 792              	.L31:
 219:../main.c     **** 					break;
 220:../main.c     **** 				}
 221:../main.c     **** 
 222:../main.c     **** 				flash.subnet = ip;
 793              	 .loc 7 222 0
 794 01be 3B4A     	 ldr r2,.L39+24
 795 01c0 BB68     	 ldr r3,[r7,#8]
 796 01c2 D360     	 str r3,[r2,#12]
 797              	.LBE8:
 798 01c4 45E0     	 b .L12
 799              	.L30:
 223:../main.c     **** 			} else if(strcmp(str, "udp.src") == 0) {
 800              	 .loc 7 223 0
 801 01c6 B869     	 ldr r0,[r7,#24]
 802 01c8 3F49     	 ldr r1,.L39+52
 803 01ca FFF7FEFF 	 bl strcmp
 804 01ce 0346     	 mov r3,r0
 805 01d0 002B     	 cmp r3,#0
 806 01d2 07D1     	 bne .L32
 224:../main.c     **** 				flash.src_port = (uint16_t)atoi(val);
 807              	 .loc 7 224 0
 808 01d4 386A     	 ldr r0,[r7,#32]
 809 01d6 FFF7FEFF 	 bl atoi
 810 01da 0346     	 mov r3,r0
 811 01dc 9AB2     	 uxth r2,r3
 812 01de 334B     	 ldr r3,.L39+24
 813 01e0 1A82     	 strh r2,[r3,#16]
 814 01e2 36E0     	 b .L12
 815              	.L32:
 225:../main.c     **** 			} else if(strcmp(str, "udp.adc0") == 0) {
 816              	 .loc 7 225 0
 817 01e4 B869     	 ldr r0,[r7,#24]
 818 01e6 3949     	 ldr r1,.L39+56
 819 01e8 FFF7FEFF 	 bl strcmp
 820 01ec 0346     	 mov r3,r0
 821 01ee 002B     	 cmp r3,#0
 822 01f0 07D1     	 bne .L33
 226:../main.c     **** 				flash.adc0_port = (uint16_t)atoi(val);
 823              	 .loc 7 226 0
 824 01f2 386A     	 ldr r0,[r7,#32]
 825 01f4 FFF7FEFF 	 bl atoi
 826 01f8 0346     	 mov r3,r0
 827 01fa 9AB2     	 uxth r2,r3
 828 01fc 2B4B     	 ldr r3,.L39+24
 829 01fe 5A82     	 strh r2,[r3,#18]
 830 0200 27E0     	 b .L12
 831              	.L33:
 227:../main.c     **** 			} else if(strcmp(str, "udp.adc1") == 0) {
 832              	 .loc 7 227 0
 833 0202 B869     	 ldr r0,[r7,#24]
 834 0204 3249     	 ldr r1,.L39+60
 835 0206 FFF7FEFF 	 bl strcmp
 836 020a 0346     	 mov r3,r0
 837 020c 002B     	 cmp r3,#0
 838 020e 07D1     	 bne .L34
 228:../main.c     **** 				flash.adc1_port = (uint16_t)atoi(val);
 839              	 .loc 7 228 0
 840 0210 386A     	 ldr r0,[r7,#32]
 841 0212 FFF7FEFF 	 bl atoi
 842 0216 0346     	 mov r3,r0
 843 0218 9AB2     	 uxth r2,r3
 844 021a 244B     	 ldr r3,.L39+24
 845 021c 9A82     	 strh r2,[r3,#20]
 846 021e 18E0     	 b .L12
 847              	.L34:
 229:../main.c     **** 			} else if(strcmp(str, "udp.tc") == 0) {
 848              	 .loc 7 229 0
 849 0220 B869     	 ldr r0,[r7,#24]
 850 0222 2C49     	 ldr r1,.L39+64
 851 0224 FFF7FEFF 	 bl strcmp
 852 0228 0346     	 mov r3,r0
 853 022a 002B     	 cmp r3,#0
 854 022c 07D1     	 bne .L35
 230:../main.c     **** 				flash.tc_port = (uint16_t)atoi(val);
 855              	 .loc 7 230 0
 856 022e 386A     	 ldr r0,[r7,#32]
 857 0230 FFF7FEFF 	 bl atoi
 858 0234 0346     	 mov r3,r0
 859 0236 9AB2     	 uxth r2,r3
 860 0238 1C4B     	 ldr r3,.L39+24
 861 023a DA82     	 strh r2,[r3,#22]
 862 023c 09E0     	 b .L12
 863              	.L35:
 231:../main.c     **** 			} else {
 232:../main.c     **** 				tftp_err("unknown config parameter", addr, port);
 864              	 .loc 7 232 0
 865 023e 7B88     	 ldrh r3,[r7,#2]
 866 0240 2548     	 ldr r0,.L39+68
 867 0242 7968     	 ldr r1,[r7,#4]
 868 0244 1A46     	 mov r2,r3
 869 0246 FFF7FEFF 	 bl tftp_err
 233:../main.c     **** 				ret = 0;
 870              	 .loc 7 233 0
 871 024a 0023     	 movs r3,#0
 872 024c 87F82F30 	 strb r3,[r7,#47]
 234:../main.c     **** 				break;
 873              	 .loc 7 234 0
 874 0250 05E0     	 b .L18
 875              	.L12:
 876              	.LBE3:
 877              	.LBE2:
 153:../main.c     **** 		str = (char*)&tftp_buff[index];
 878              	 .loc 7 153 0
 879 0252 114B     	 ldr r3,.L39+4
 880 0254 1B68     	 ldr r3,[r3]
 881 0256 BA6A     	 ldr r2,[r7,#40]
 882 0258 9A42     	 cmp r2,r3
 883 025a FFF4DFAE 	 bcc .L36
 884              	.L18:
 235:../main.c     **** 			}
 236:../main.c     **** 		}
 237:../main.c     **** 	}
 238:../main.c     **** 
 239:../main.c     **** 	if(ret) {
 885              	 .loc 7 239 0
 886 025e 97F82F30 	 ldrb r3,[r7,#47]
 887 0262 002B     	 cmp r3,#0
 888 0264 0FD0     	 beq .L37
 240:../main.c     **** 		// update network interface w/ new addresses
 241:../main.c     **** 		local_udp_reset();
 889              	 .loc 7 241 0
 890 0266 FFF7FEFF 	 bl local_udp_reset
 242:../main.c     **** 
 243:../main.c     **** 		if(write_flash_config() < 0) {
 891              	 .loc 7 243 0
 892 026a FFF7FEFF 	 bl write_flash_config
 893 026e 0346     	 mov r3,r0
 894 0270 002B     	 cmp r3,#0
 895 0272 08DA     	 bge .L37
 244:../main.c     **** 			// failed to save config, still set though
 245:../main.c     **** 
 246:../main.c     **** 			tftp_err("failed to save configuration to flash", addr, port);
 896              	 .loc 7 246 0
 897 0274 7B88     	 ldrh r3,[r7,#2]
 898 0276 1948     	 ldr r0,.L39+72
 899 0278 7968     	 ldr r1,[r7,#4]
 900 027a 1A46     	 mov r2,r3
 901 027c FFF7FEFF 	 bl tftp_err
 247:../main.c     **** 			ret = 0;
 902              	 .loc 7 247 0
 903 0280 0023     	 movs r3,#0
 904 0282 87F82F30 	 strb r3,[r7,#47]
 905              	.L37:
 248:../main.c     **** 		}
 249:../main.c     **** 	}
 250:../main.c     **** 
 251:../main.c     **** 	return ret;
 906              	 .loc 7 251 0
 907 0286 97F82F30 	 ldrb r3,[r7,#47]
 252:../main.c     **** }
 908              	 .loc 7 252 0
 909 028a 1846     	 mov r0,r3
 910 028c 3037     	 adds r7,r7,#48
 911              	.LCFI41:
 912              	 .cfi_def_cfa_offset 8
 913 028e BD46     	 mov sp,r7
 914              	.LCFI42:
 915              	 .cfi_def_cfa_register 13
 916              	 
 917 0290 80BD     	 pop {r7,pc}
 918              	.L40:
 919 0292 00BF     	 .align 2
 920              	.L39:
 921 0294 00000000 	 .word tftp_buff
 922 0298 00000000 	 .word tftp_buff_index
 923 029c 94020000 	 .word .LC8
 924 02a0 B4020000 	 .word .LC9
 925 02a4 C4020000 	 .word .LC10
 926 02a8 CC020000 	 .word .LC11
 927 02ac 00000000 	 .word flash
 928 02b0 E4020000 	 .word .LC12
 929 02b4 EC020000 	 .word .LC13
 930 02b8 04030000 	 .word .LC14
 931 02bc 0C030000 	 .word .LC15
 932 02c0 24030000 	 .word .LC16
 933 02c4 30030000 	 .word .LC17
 934 02c8 4C030000 	 .word .LC18
 935 02cc 54030000 	 .word .LC19
 936 02d0 60030000 	 .word .LC20
 937 02d4 6C030000 	 .word .LC21
 938 02d8 74030000 	 .word .LC22
 939 02dc 90030000 	 .word .LC23
 940              	 .cfi_endproc
 941              	.LFE446:
 943              	 .section .rodata
 944 03b6 0000     	 .align 2
 945              	.LC24:
 946 03b8 74696D65 	 .ascii "timed out waiting for acknowledgment\000"
 946      64206F75 
 946      74207761 
 946      6974696E 
 946      6720666F 
 947              	 .section .text.tftp_send_data,"ax",%progbits
 948              	 .align 2
 949              	 .global tftp_send_data
 950              	 .thumb
 951              	 .thumb_func
 953              	tftp_send_data:
 954              	.LFB447:
 253:../main.c     **** 
 254:../main.c     **** // send TFTP data blocks in response to a read request
 255:../main.c     **** // assumes 'str' is a NULL-terminated string
 256:../main.c     **** // NOTE: does not wait for ACKs, just sends all data immediately
 257:../main.c     **** void tftp_send_data(const char* str, ip_addr_t* addr, uint16_t port) {
 955              	 .loc 7 257 0
 956              	 .cfi_startproc
 957              	 
 958              	 
 959 0000 90B5     	 push {r4,r7,lr}
 960              	.LCFI43:
 961              	 .cfi_def_cfa_offset 12
 962              	 .cfi_offset 4,-12
 963              	 .cfi_offset 7,-8
 964              	 .cfi_offset 14,-4
 965 0002 8BB0     	 sub sp,sp,#44
 966              	.LCFI44:
 967              	 .cfi_def_cfa_offset 56
 968 0004 02AF     	 add r7,sp,#8
 969              	.LCFI45:
 970              	 .cfi_def_cfa 7,48
 971 0006 F860     	 str r0,[r7,#12]
 972 0008 B960     	 str r1,[r7,#8]
 973 000a 1346     	 mov r3,r2
 974 000c FB80     	 strh r3,[r7,#6]
 258:../main.c     **** 	uint16_t block_num = 1;
 975              	 .loc 7 258 0
 976 000e 0123     	 movs r3,#1
 977 0010 FB83     	 strh r3,[r7,#30]
 259:../main.c     **** 
 260:../main.c     **** 	tftp_data_t header;
 261:../main.c     **** 	header.opcode = htons(TFTP_DATA);
 978              	 .loc 7 261 0
 979 0012 0320     	 movs r0,#3
 980 0014 FFF7FEFF 	 bl lwip_htons
 981 0018 0346     	 mov r3,r0
 982 001a 3B82     	 strh r3,[r7,#16]
 262:../main.c     **** 
 263:../main.c     **** 	ssize_t len = strlen(str);
 983              	 .loc 7 263 0
 984 001c F868     	 ldr r0,[r7,#12]
 985 001e FFF7FEFF 	 bl strlen
 986 0022 0346     	 mov r3,r0
 987 0024 BB61     	 str r3,[r7,#24]
 988              	.L49:
 264:../main.c     **** 
 265:../main.c     **** 	while(1) {
 266:../main.c     **** 		header.block_num = htons(block_num);
 989              	 .loc 7 266 0
 990 0026 FB8B     	 ldrh r3,[r7,#30]
 991 0028 1846     	 mov r0,r3
 992 002a FFF7FEFF 	 bl lwip_htons
 993 002e 0346     	 mov r3,r0
 994 0030 7B82     	 strh r3,[r7,#18]
 267:../main.c     **** 		block_num++;
 995              	 .loc 7 267 0
 996 0032 FB8B     	 ldrh r3,[r7,#30]
 997 0034 0133     	 adds r3,r3,#1
 998 0036 FB83     	 strh r3,[r7,#30]
 268:../main.c     **** 		memcpy(tftp_p->payload, (void*)&header, sizeof(tftp_data_t));
 999              	 .loc 7 268 0
 1000 0038 4A4B     	 ldr r3,.L52
 1001 003a 1B68     	 ldr r3,[r3]
 1002 003c 5A68     	 ldr r2,[r3,#4]
 1003 003e 07F11003 	 add r3,r7,#16
 1004 0042 1046     	 mov r0,r2
 1005 0044 1946     	 mov r1,r3
 1006 0046 0422     	 movs r2,#4
 1007 0048 FFF7FEFF 	 bl memcpy
 269:../main.c     **** 
 270:../main.c     **** 		if(len > 511) {
 1008              	 .loc 7 270 0
 1009 004c BB69     	 ldr r3,[r7,#24]
 1010 004e B3F5007F 	 cmp r3,#512
 1011 0052 45DB     	 blt .L42
 1012              	.LBB9:
 271:../main.c     **** 			// send 512 bytes in this packet then send another one
 272:../main.c     **** 			memcpy(tftp_p->payload + sizeof(tftp_data_t), (void*)str, 512);
 1013              	 .loc 7 272 0
 1014 0054 434B     	 ldr r3,.L52
 1015 0056 1B68     	 ldr r3,[r3]
 1016 0058 5B68     	 ldr r3,[r3,#4]
 1017 005a 0433     	 adds r3,r3,#4
 1018 005c 1846     	 mov r0,r3
 1019 005e F968     	 ldr r1,[r7,#12]
 1020 0060 4FF40072 	 mov r2,#512
 1021 0064 FFF7FEFF 	 bl memcpy
 273:../main.c     **** 
 274:../main.c     **** 			tftp_p->len = tftp_p->tot_len = sizeof(tftp_data_t) + 512;
 1022              	 .loc 7 274 0
 1023 0068 3E4B     	 ldr r3,.L52
 1024 006a 1A68     	 ldr r2,[r3]
 1025 006c 3D4B     	 ldr r3,.L52
 1026 006e 1B68     	 ldr r3,[r3]
 1027 0070 4FF40171 	 mov r1,#516
 1028 0074 1981     	 strh r1,[r3,#8]
 1029 0076 1B89     	 ldrh r3,[r3,#8]
 1030 0078 5381     	 strh r3,[r2,#10]
 275:../main.c     **** 
 276:../main.c     **** 			udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 1031              	 .loc 7 276 0
 1032 007a 3B4B     	 ldr r3,.L52+4
 1033 007c 1968     	 ldr r1,[r3]
 1034 007e 394B     	 ldr r3,.L52
 1035 0080 1A68     	 ldr r2,[r3]
 1036 0082 3A4B     	 ldr r3,.L52+8
 1037 0084 1B68     	 ldr r3,[r3]
 1038 0086 FC88     	 ldrh r4,[r7,#6]
 1039 0088 0093     	 str r3,[sp]
 1040 008a 0846     	 mov r0,r1
 1041 008c 1146     	 mov r1,r2
 1042 008e BA68     	 ldr r2,[r7,#8]
 1043 0090 2346     	 mov r3,r4
 1044 0092 FFF7FEFF 	 bl udp_sendto_if
 277:../main.c     **** 
 278:../main.c     **** 			// wait for the ACK to come in or timeout
 279:../main.c     **** 			uint32_t start = millisec;
 1045              	 .loc 7 279 0
 1046 0096 364B     	 ldr r3,.L52+12
 1047 0098 1B68     	 ldr r3,[r3]
 1048 009a 7B61     	 str r3,[r7,#20]
 280:../main.c     **** 			while(ack_num != block_num - 1) {
 1049              	 .loc 7 280 0
 1050 009c 0DE0     	 b .L43
 1051              	.L45:
 281:../main.c     **** 				if(millisec - start > 2000) {
 1052              	 .loc 7 281 0
 1053 009e 344B     	 ldr r3,.L52+12
 1054 00a0 1A68     	 ldr r2,[r3]
 1055 00a2 7B69     	 ldr r3,[r7,#20]
 1056 00a4 D31A     	 subs r3,r2,r3
 1057 00a6 B3F5FA6F 	 cmp r3,#2000
 1058 00aa 06D9     	 bls .L43
 282:../main.c     **** 					// 2s elapsed
 283:../main.c     **** 					// don't resend, just wait for another request
 284:../main.c     **** 					tftp_err("timed out waiting for acknowledgment", addr, port);
 1059              	 .loc 7 284 0
 1060 00ac FB88     	 ldrh r3,[r7,#6]
 1061 00ae 3148     	 ldr r0,.L52+16
 1062 00b0 B968     	 ldr r1,[r7,#8]
 1063 00b2 1A46     	 mov r2,r3
 1064 00b4 FFF7FEFF 	 bl tftp_err
 285:../main.c     **** 					return;
 1065              	 .loc 7 285 0
 1066 00b8 51E0     	 b .L41
 1067              	.L43:
 280:../main.c     **** 				if(millisec - start > 2000) {
 1068              	 .loc 7 280 0
 1069 00ba 2F4B     	 ldr r3,.L52+20
 1070 00bc 1B88     	 ldrh r3,[r3]
 1071 00be 1A46     	 mov r2,r3
 1072 00c0 FB8B     	 ldrh r3,[r7,#30]
 1073 00c2 013B     	 subs r3,r3,#1
 1074 00c4 9A42     	 cmp r2,r3
 1075 00c6 EAD1     	 bne .L45
 286:../main.c     **** 				}
 287:../main.c     **** 			};
 288:../main.c     **** 
 289:../main.c     **** 			ack_num = 0;
 1076              	 .loc 7 289 0
 1077 00c8 2B4B     	 ldr r3,.L52+20
 1078 00ca 0022     	 movs r2,#0
 1079 00cc 1A80     	 strh r2,[r3]
 290:../main.c     **** 			len -= 512;
 1080              	 .loc 7 290 0
 1081 00ce BB69     	 ldr r3,[r7,#24]
 1082 00d0 A3F50073 	 sub r3,r3,#512
 1083 00d4 BB61     	 str r3,[r7,#24]
 291:../main.c     **** 			str = &str[512];
 1084              	 .loc 7 291 0
 1085 00d6 FB68     	 ldr r3,[r7,#12]
 1086 00d8 03F50073 	 add r3,r3,#512
 1087 00dc FB60     	 str r3,[r7,#12]
 1088              	.LBE9:
 1089 00de 3DE0     	 b .L51
 1090              	.L42:
 292:../main.c     **** 		} else if(len == 0) {
 1091              	 .loc 7 292 0
 1092 00e0 BB69     	 ldr r3,[r7,#24]
 1093 00e2 002B     	 cmp r3,#0
 1094 00e4 16D1     	 bne .L47
 293:../main.c     **** 			// special case where we send just the header
 294:../main.c     **** 			tftp_p->len = tftp_p->tot_len = sizeof(tftp_data_t);
 1095              	 .loc 7 294 0
 1096 00e6 1F4B     	 ldr r3,.L52
 1097 00e8 1A68     	 ldr r2,[r3]
 1098 00ea 1E4B     	 ldr r3,.L52
 1099 00ec 1B68     	 ldr r3,[r3]
 1100 00ee 0421     	 movs r1,#4
 1101 00f0 1981     	 strh r1,[r3,#8]
 1102 00f2 1B89     	 ldrh r3,[r3,#8]
 1103 00f4 5381     	 strh r3,[r2,#10]
 295:../main.c     **** 
 296:../main.c     **** 			udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 1104              	 .loc 7 296 0
 1105 00f6 1C4B     	 ldr r3,.L52+4
 1106 00f8 1968     	 ldr r1,[r3]
 1107 00fa 1A4B     	 ldr r3,.L52
 1108 00fc 1A68     	 ldr r2,[r3]
 1109 00fe 1B4B     	 ldr r3,.L52+8
 1110 0100 1B68     	 ldr r3,[r3]
 1111 0102 FC88     	 ldrh r4,[r7,#6]
 1112 0104 0093     	 str r3,[sp]
 1113 0106 0846     	 mov r0,r1
 1114 0108 1146     	 mov r1,r2
 1115 010a BA68     	 ldr r2,[r7,#8]
 1116 010c 2346     	 mov r3,r4
 1117 010e FFF7FEFF 	 bl udp_sendto_if
 297:../main.c     **** 
 298:../main.c     **** 			// we're done sending at this point
 299:../main.c     **** 			break;
 1118              	 .loc 7 299 0
 1119 0112 24E0     	 b .L48
 1120              	.L47:
 300:../main.c     **** 		} else {
 301:../main.c     **** 			// we can send this all in one packet (511 bytes or less)
 302:../main.c     **** 			memcpy(tftp_p->payload + sizeof(tftp_data_t), (void*)str, len);
 1121              	 .loc 7 302 0
 1122 0114 134B     	 ldr r3,.L52
 1123 0116 1B68     	 ldr r3,[r3]
 1124 0118 5B68     	 ldr r3,[r3,#4]
 1125 011a 1A1D     	 adds r2,r3,#4
 1126 011c BB69     	 ldr r3,[r7,#24]
 1127 011e 1046     	 mov r0,r2
 1128 0120 F968     	 ldr r1,[r7,#12]
 1129 0122 1A46     	 mov r2,r3
 1130 0124 FFF7FEFF 	 bl memcpy
 303:../main.c     **** 
 304:../main.c     **** 			tftp_p->len = tftp_p->tot_len = sizeof(tftp_data_t) + len;
 1131              	 .loc 7 304 0
 1132 0128 0E4B     	 ldr r3,.L52
 1133 012a 1A68     	 ldr r2,[r3]
 1134 012c 0D4B     	 ldr r3,.L52
 1135 012e 1B68     	 ldr r3,[r3]
 1136 0130 B969     	 ldr r1,[r7,#24]
 1137 0132 89B2     	 uxth r1,r1
 1138 0134 0431     	 adds r1,r1,#4
 1139 0136 89B2     	 uxth r1,r1
 1140 0138 1981     	 strh r1,[r3,#8]
 1141 013a 1B89     	 ldrh r3,[r3,#8]
 1142 013c 5381     	 strh r3,[r2,#10]
 305:../main.c     **** 
 306:../main.c     **** 			udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 1143              	 .loc 7 306 0
 1144 013e 0A4B     	 ldr r3,.L52+4
 1145 0140 1968     	 ldr r1,[r3]
 1146 0142 084B     	 ldr r3,.L52
 1147 0144 1A68     	 ldr r2,[r3]
 1148 0146 094B     	 ldr r3,.L52+8
 1149 0148 1B68     	 ldr r3,[r3]
 1150 014a FC88     	 ldrh r4,[r7,#6]
 1151 014c 0093     	 str r3,[sp]
 1152 014e 0846     	 mov r0,r1
 1153 0150 1146     	 mov r1,r2
 1154 0152 BA68     	 ldr r2,[r7,#8]
 1155 0154 2346     	 mov r3,r4
 1156 0156 FFF7FEFF 	 bl udp_sendto_if
 307:../main.c     **** 
 308:../main.c     **** 			// we're done sending at this point
 309:../main.c     **** 			break;
 1157              	 .loc 7 309 0
 1158 015a 00E0     	 b .L48
 1159              	.L51:
 310:../main.c     **** 		}
 311:../main.c     **** 	}
 1160              	 .loc 7 311 0
 1161 015c 63E7     	 b .L49
 1162              	.L48:
 1163              	.L41:
 312:../main.c     **** }
 1164              	 .loc 7 312 0
 1165 015e 2437     	 adds r7,r7,#36
 1166              	.LCFI46:
 1167              	 .cfi_def_cfa_offset 12
 1168 0160 BD46     	 mov sp,r7
 1169              	.LCFI47:
 1170              	 .cfi_def_cfa_register 13
 1171              	 
 1172 0162 90BD     	 pop {r4,r7,pc}
 1173              	.L53:
 1174              	 .align 2
 1175              	.L52:
 1176 0164 00000000 	 .word tftp_p
 1177 0168 00000000 	 .word tftp_pcb
 1178 016c 00000000 	 .word netif
 1179 0170 00000000 	 .word millisec
 1180 0174 B8030000 	 .word .LC24
 1181 0178 00000000 	 .word ack_num
 1182              	 .cfi_endproc
 1183              	.LFE447:
 1185              	 .section .text.tftp_err,"ax",%progbits
 1186              	 .align 2
 1187              	 .global tftp_err
 1188              	 .thumb
 1189              	 .thumb_func
 1191              	tftp_err:
 1192              	.LFB448:
 313:../main.c     **** 
 314:../main.c     **** // send TFTP error message
 315:../main.c     **** void tftp_err(const char* msg, ip_addr_t* addr, uint16_t port) {
 1193              	 .loc 7 315 0
 1194              	 .cfi_startproc
 1195              	 
 1196              	 
 1197 0000 90B5     	 push {r4,r7,lr}
 1198              	.LCFI48:
 1199              	 .cfi_def_cfa_offset 12
 1200              	 .cfi_offset 4,-12
 1201              	 .cfi_offset 7,-8
 1202              	 .cfi_offset 14,-4
 1203 0002 89B0     	 sub sp,sp,#36
 1204              	.LCFI49:
 1205              	 .cfi_def_cfa_offset 48
 1206 0004 02AF     	 add r7,sp,#8
 1207              	.LCFI50:
 1208              	 .cfi_def_cfa 7,40
 1209 0006 F860     	 str r0,[r7,#12]
 1210 0008 B960     	 str r1,[r7,#8]
 1211 000a 1346     	 mov r3,r2
 1212 000c FB80     	 strh r3,[r7,#6]
 316:../main.c     **** 	tftp_err_t header;
 317:../main.c     **** 	header.opcode = htons(TFTP_ERR); // ERROR opcode
 1213              	 .loc 7 317 0
 1214 000e 0520     	 movs r0,#5
 1215 0010 FFF7FEFF 	 bl lwip_htons
 1216 0014 0346     	 mov r3,r0
 1217 0016 3B82     	 strh r3,[r7,#16]
 318:../main.c     **** 	header.error_code = htons(4); // Illegal TFTP operation error code
 1218              	 .loc 7 318 0
 1219 0018 0420     	 movs r0,#4
 1220 001a FFF7FEFF 	 bl lwip_htons
 1221 001e 0346     	 mov r3,r0
 1222 0020 7B82     	 strh r3,[r7,#18]
 319:../main.c     **** 
 320:../main.c     **** 	memcpy(tftp_p->payload, (void*)&header, sizeof(tftp_err_t));
 1223              	 .loc 7 320 0
 1224 0022 214B     	 ldr r3,.L56
 1225 0024 1B68     	 ldr r3,[r3]
 1226 0026 5A68     	 ldr r2,[r3,#4]
 1227 0028 07F11003 	 add r3,r7,#16
 1228 002c 1046     	 mov r0,r2
 1229 002e 1946     	 mov r1,r3
 1230 0030 0422     	 movs r2,#4
 1231 0032 FFF7FEFF 	 bl memcpy
 321:../main.c     **** 
 322:../main.c     **** 	size_t len = strlen(msg);
 1232              	 .loc 7 322 0
 1233 0036 F868     	 ldr r0,[r7,#12]
 1234 0038 FFF7FEFF 	 bl strlen
 1235 003c 7861     	 str r0,[r7,#20]
 323:../main.c     **** 	if(len > TFTP_MAX_ERR_MSG_LEN - 1) {
 1236              	 .loc 7 323 0
 1237 003e 7B69     	 ldr r3,[r7,#20]
 1238 0040 B3F5FF7F 	 cmp r3,#510
 1239 0044 02D9     	 bls .L55
 324:../main.c     **** 		len = TFTP_MAX_ERR_MSG_LEN - 1;
 1240              	 .loc 7 324 0
 1241 0046 4FF4FF73 	 mov r3,#510
 1242 004a 7B61     	 str r3,[r7,#20]
 1243              	.L55:
 325:../main.c     **** 	}
 326:../main.c     **** 	memcpy(tftp_p->payload + sizeof(tftp_err_t), (void*)msg, len);
 1244              	 .loc 7 326 0
 1245 004c 164B     	 ldr r3,.L56
 1246 004e 1B68     	 ldr r3,[r3]
 1247 0050 5B68     	 ldr r3,[r3,#4]
 1248 0052 0433     	 adds r3,r3,#4
 1249 0054 1846     	 mov r0,r3
 1250 0056 F968     	 ldr r1,[r7,#12]
 1251 0058 7A69     	 ldr r2,[r7,#20]
 1252 005a FFF7FEFF 	 bl memcpy
 327:../main.c     **** 	((char*)tftp_p->payload)[len + sizeof(tftp_err_t)] = '\0';
 1253              	 .loc 7 327 0
 1254 005e 124B     	 ldr r3,.L56
 1255 0060 1B68     	 ldr r3,[r3]
 1256 0062 5A68     	 ldr r2,[r3,#4]
 1257 0064 7B69     	 ldr r3,[r7,#20]
 1258 0066 0433     	 adds r3,r3,#4
 1259 0068 1344     	 add r3,r3,r2
 1260 006a 0022     	 movs r2,#0
 1261 006c 1A70     	 strb r2,[r3]
 328:../main.c     **** 
 329:../main.c     **** 	tftp_p->len = tftp_p->tot_len = sizeof(tftp_err_t) + len + 1;
 1262              	 .loc 7 329 0
 1263 006e 0E4B     	 ldr r3,.L56
 1264 0070 1A68     	 ldr r2,[r3]
 1265 0072 0D4B     	 ldr r3,.L56
 1266 0074 1B68     	 ldr r3,[r3]
 1267 0076 7969     	 ldr r1,[r7,#20]
 1268 0078 89B2     	 uxth r1,r1
 1269 007a 0531     	 adds r1,r1,#5
 1270 007c 89B2     	 uxth r1,r1
 1271 007e 1981     	 strh r1,[r3,#8]
 1272 0080 1B89     	 ldrh r3,[r3,#8]
 1273 0082 5381     	 strh r3,[r2,#10]
 330:../main.c     **** 
 331:../main.c     **** 	udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 1274              	 .loc 7 331 0
 1275 0084 094B     	 ldr r3,.L56+4
 1276 0086 1968     	 ldr r1,[r3]
 1277 0088 074B     	 ldr r3,.L56
 1278 008a 1A68     	 ldr r2,[r3]
 1279 008c 084B     	 ldr r3,.L56+8
 1280 008e 1B68     	 ldr r3,[r3]
 1281 0090 FC88     	 ldrh r4,[r7,#6]
 1282 0092 0093     	 str r3,[sp]
 1283 0094 0846     	 mov r0,r1
 1284 0096 1146     	 mov r1,r2
 1285 0098 BA68     	 ldr r2,[r7,#8]
 1286 009a 2346     	 mov r3,r4
 1287 009c FFF7FEFF 	 bl udp_sendto_if
 332:../main.c     **** }
 1288              	 .loc 7 332 0
 1289 00a0 1C37     	 adds r7,r7,#28
 1290              	.LCFI51:
 1291              	 .cfi_def_cfa_offset 12
 1292 00a2 BD46     	 mov sp,r7
 1293              	.LCFI52:
 1294              	 .cfi_def_cfa_register 13
 1295              	 
 1296 00a4 90BD     	 pop {r4,r7,pc}
 1297              	.L57:
 1298 00a6 00BF     	 .align 2
 1299              	.L56:
 1300 00a8 00000000 	 .word tftp_p
 1301 00ac 00000000 	 .word tftp_pcb
 1302 00b0 00000000 	 .word netif
 1303              	 .cfi_endproc
 1304              	.LFE448:
 1306              	 .section .text.tftp_ack,"ax",%progbits
 1307              	 .align 2
 1308              	 .global tftp_ack
 1309              	 .thumb
 1310              	 .thumb_func
 1312              	tftp_ack:
 1313              	.LFB449:
 333:../main.c     **** 
 334:../main.c     **** // send TFTP ack for a block number
 335:../main.c     **** void tftp_ack(uint16_t block, ip_addr_t* addr, uint16_t port) {
 1314              	 .loc 7 335 0
 1315              	 .cfi_startproc
 1316              	 
 1317              	 
 1318 0000 90B5     	 push {r4,r7,lr}
 1319              	.LCFI53:
 1320              	 .cfi_def_cfa_offset 12
 1321              	 .cfi_offset 4,-12
 1322              	 .cfi_offset 7,-8
 1323              	 .cfi_offset 14,-4
 1324 0002 87B0     	 sub sp,sp,#28
 1325              	.LCFI54:
 1326              	 .cfi_def_cfa_offset 40
 1327 0004 02AF     	 add r7,sp,#8
 1328              	.LCFI55:
 1329              	 .cfi_def_cfa 7,32
 1330 0006 0346     	 mov r3,r0
 1331 0008 3960     	 str r1,[r7]
 1332 000a FB80     	 strh r3,[r7,#6]
 1333 000c 1346     	 mov r3,r2
 1334 000e BB80     	 strh r3,[r7,#4]
 336:../main.c     **** 	tftp_ack_t header;
 337:../main.c     **** 	header.opcode = htons(TFTP_ACK); // ACK opcode
 1335              	 .loc 7 337 0
 1336 0010 0420     	 movs r0,#4
 1337 0012 FFF7FEFF 	 bl lwip_htons
 1338 0016 0346     	 mov r3,r0
 1339 0018 BB81     	 strh r3,[r7,#12]
 338:../main.c     **** 	header.block_num = htons(block);
 1340              	 .loc 7 338 0
 1341 001a FB88     	 ldrh r3,[r7,#6]
 1342 001c 1846     	 mov r0,r3
 1343 001e FFF7FEFF 	 bl lwip_htons
 1344 0022 0346     	 mov r3,r0
 1345 0024 FB81     	 strh r3,[r7,#14]
 339:../main.c     **** 
 340:../main.c     **** 	memcpy(tftp_p->payload, (void*)&header, sizeof(tftp_ack_t));
 1346              	 .loc 7 340 0
 1347 0026 114B     	 ldr r3,.L59
 1348 0028 1B68     	 ldr r3,[r3]
 1349 002a 5A68     	 ldr r2,[r3,#4]
 1350 002c 07F10C03 	 add r3,r7,#12
 1351 0030 1046     	 mov r0,r2
 1352 0032 1946     	 mov r1,r3
 1353 0034 0422     	 movs r2,#4
 1354 0036 FFF7FEFF 	 bl memcpy
 341:../main.c     **** 
 342:../main.c     **** 	tftp_p->len = tftp_p->tot_len = sizeof(tftp_ack_t);
 1355              	 .loc 7 342 0
 1356 003a 0C4B     	 ldr r3,.L59
 1357 003c 1A68     	 ldr r2,[r3]
 1358 003e 0B4B     	 ldr r3,.L59
 1359 0040 1B68     	 ldr r3,[r3]
 1360 0042 0421     	 movs r1,#4
 1361 0044 1981     	 strh r1,[r3,#8]
 1362 0046 1B89     	 ldrh r3,[r3,#8]
 1363 0048 5381     	 strh r3,[r2,#10]
 343:../main.c     **** 
 344:../main.c     **** 	udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 1364              	 .loc 7 344 0
 1365 004a 094B     	 ldr r3,.L59+4
 1366 004c 1968     	 ldr r1,[r3]
 1367 004e 074B     	 ldr r3,.L59
 1368 0050 1A68     	 ldr r2,[r3]
 1369 0052 084B     	 ldr r3,.L59+8
 1370 0054 1B68     	 ldr r3,[r3]
 1371 0056 BC88     	 ldrh r4,[r7,#4]
 1372 0058 0093     	 str r3,[sp]
 1373 005a 0846     	 mov r0,r1
 1374 005c 1146     	 mov r1,r2
 1375 005e 3A68     	 ldr r2,[r7]
 1376 0060 2346     	 mov r3,r4
 1377 0062 FFF7FEFF 	 bl udp_sendto_if
 345:../main.c     **** }
 1378              	 .loc 7 345 0
 1379 0066 1437     	 adds r7,r7,#20
 1380              	.LCFI56:
 1381              	 .cfi_def_cfa_offset 12
 1382 0068 BD46     	 mov sp,r7
 1383              	.LCFI57:
 1384              	 .cfi_def_cfa_register 13
 1385              	 
 1386 006a 90BD     	 pop {r4,r7,pc}
 1387              	.L60:
 1388              	 .align 2
 1389              	.L59:
 1390 006c 00000000 	 .word tftp_p
 1391 0070 00000000 	 .word tftp_pcb
 1392 0074 00000000 	 .word netif
 1393              	 .cfi_endproc
 1394              	.LFE449:
 1396              	 .section .text.my_tolower,"ax",%progbits
 1397              	 .align 2
 1398              	 .global my_tolower
 1399              	 .thumb
 1400              	 .thumb_func
 1402              	my_tolower:
 1403              	.LFB450:
 346:../main.c     **** 
 347:../main.c     **** // convert a character to lower case
 348:../main.c     **** // NOTE: only converts basic alphabet
 349:../main.c     **** char my_tolower(char c) {
 1404              	 .loc 7 349 0
 1405              	 .cfi_startproc
 1406              	 
 1407              	 
 1408              	 
 1409 0000 80B4     	 push {r7}
 1410              	.LCFI58:
 1411              	 .cfi_def_cfa_offset 4
 1412              	 .cfi_offset 7,-4
 1413 0002 83B0     	 sub sp,sp,#12
 1414              	.LCFI59:
 1415              	 .cfi_def_cfa_offset 16
 1416 0004 00AF     	 add r7,sp,#0
 1417              	.LCFI60:
 1418              	 .cfi_def_cfa_register 7
 1419 0006 0346     	 mov r3,r0
 1420 0008 FB71     	 strb r3,[r7,#7]
 350:../main.c     **** 	if(c >= 'A' && c <= 'Z') {
 1421              	 .loc 7 350 0
 1422 000a FB79     	 ldrb r3,[r7,#7]
 1423 000c 402B     	 cmp r3,#64
 1424 000e 06D9     	 bls .L62
 1425              	 .loc 7 350 0 is_stmt 0 discriminator 1
 1426 0010 FB79     	 ldrb r3,[r7,#7]
 1427 0012 5A2B     	 cmp r3,#90
 1428 0014 03D8     	 bhi .L62
 351:../main.c     **** 		return c + ('a' - 'A');
 1429              	 .loc 7 351 0 is_stmt 1
 1430 0016 FB79     	 ldrb r3,[r7,#7]
 1431 0018 2033     	 adds r3,r3,#32
 1432 001a DBB2     	 uxtb r3,r3
 1433 001c 00E0     	 b .L63
 1434              	.L62:
 352:../main.c     **** 	}
 353:../main.c     **** 
 354:../main.c     **** 	return c;
 1435              	 .loc 7 354 0
 1436 001e FB79     	 ldrb r3,[r7,#7]
 1437              	.L63:
 355:../main.c     **** }
 1438              	 .loc 7 355 0
 1439 0020 1846     	 mov r0,r3
 1440 0022 0C37     	 adds r7,r7,#12
 1441              	.LCFI61:
 1442              	 .cfi_def_cfa_offset 4
 1443 0024 BD46     	 mov sp,r7
 1444              	.LCFI62:
 1445              	 .cfi_def_cfa_register 13
 1446              	 
 1447 0026 5DF8047B 	 ldr r7,[sp],#4
 1448              	.LCFI63:
 1449              	 .cfi_restore 7
 1450              	 .cfi_def_cfa_offset 0
 1451 002a 7047     	 bx lr
 1452              	 .cfi_endproc
 1453              	.LFE450:
 1455              	 .section .rodata
 1456 03dd 000000   	 .align 2
 1457              	.LC25:
 1458 03e0 6E6F2066 	 .ascii "no filename given\000"
 1458      696C656E 
 1458      616D6520 
 1458      67697665 
 1458      6E00
 1459 03f2 0000     	 .align 2
 1460              	.LC26:
 1461 03f4 6D6F6465 	 .ascii "mode string not null-terminated\000"
 1461      20737472 
 1461      696E6720 
 1461      6E6F7420 
 1461      6E756C6C 
 1462              	 .align 2
 1463              	.LC27:
 1464 0414 6F637465 	 .ascii "octet\000"
 1464      7400
 1465 041a 0000     	 .align 2
 1466              	.LC28:
 1467 041c 6F6E6C79 	 .ascii "only supported mode is octet\000"
 1467      20737570 
 1467      706F7274 
 1467      6564206D 
 1467      6F646520 
 1468              	 .section .text.tftp_check_octet_mode,"ax",%progbits
 1469              	 .align 2
 1470              	 .global tftp_check_octet_mode
 1471              	 .thumb
 1472              	 .thumb_func
 1474              	tftp_check_octet_mode:
 1475              	.LFB451:
 356:../main.c     **** 
 357:../main.c     **** // checks that a TFTP RRQ/WRQ packet has a mode of 'octet'
 358:../main.c     **** // ignores the filename
 359:../main.c     **** // assumes the packet at 'data' is a WRQ/RRQ packet at least 4 bytes long
 360:../main.c     **** // returns 0 on failure, 1 on success
 361:../main.c     **** uint8_t tftp_check_octet_mode(char* data, size_t len, ip_addr_t* addr, uint16_t port) {
 1476              	 .loc 7 361 0
 1477              	 .cfi_startproc
 1478              	 
 1479              	 
 1480 0000 90B5     	 push {r4,r7,lr}
 1481              	.LCFI64:
 1482              	 .cfi_def_cfa_offset 12
 1483              	 .cfi_offset 4,-12
 1484              	 .cfi_offset 7,-8
 1485              	 .cfi_offset 14,-4
 1486 0002 89B0     	 sub sp,sp,#36
 1487              	.LCFI65:
 1488              	 .cfi_def_cfa_offset 48
 1489 0004 00AF     	 add r7,sp,#0
 1490              	.LCFI66:
 1491              	 .cfi_def_cfa_register 7
 1492 0006 F860     	 str r0,[r7,#12]
 1493 0008 B960     	 str r1,[r7,#8]
 1494 000a 7A60     	 str r2,[r7,#4]
 1495 000c 7B80     	 strh r3,[r7,#2]
 362:../main.c     **** 	if(len < 4) {
 1496              	 .loc 7 362 0
 1497 000e BB68     	 ldr r3,[r7,#8]
 1498 0010 032B     	 cmp r3,#3
 1499 0012 01D8     	 bhi .L65
 363:../main.c     **** 		return 0;
 1500              	 .loc 7 363 0
 1501 0014 0023     	 movs r3,#0
 1502 0016 5CE0     	 b .L66
 1503              	.L65:
 364:../main.c     **** 	}
 365:../main.c     **** 
 366:../main.c     **** 	// we don't care what the filename is, always change our config info
 367:../main.c     **** 	char* mode = NULL;
 1504              	 .loc 7 367 0
 1505 0018 0023     	 movs r3,#0
 1506 001a FB61     	 str r3,[r7,#28]
 368:../main.c     **** 	size_t i = 2; // start reading at filename
 1507              	 .loc 7 368 0
 1508 001c 0223     	 movs r3,#2
 1509 001e BB61     	 str r3,[r7,#24]
 369:../main.c     **** 	for(; i < len; i++) {
 1510              	 .loc 7 369 0
 1511 0020 10E0     	 b .L67
 1512              	.L70:
 370:../main.c     **** 		if(data[i] == '\0') {
 1513              	 .loc 7 370 0
 1514 0022 FA68     	 ldr r2,[r7,#12]
 1515 0024 BB69     	 ldr r3,[r7,#24]
 1516 0026 1344     	 add r3,r3,r2
 1517 0028 1B78     	 ldrb r3,[r3]
 1518 002a 002B     	 cmp r3,#0
 1519 002c 07D1     	 bne .L68
 371:../main.c     **** 			mode = &data[++i];
 1520              	 .loc 7 371 0
 1521 002e BB69     	 ldr r3,[r7,#24]
 1522 0030 0133     	 adds r3,r3,#1
 1523 0032 BB61     	 str r3,[r7,#24]
 1524 0034 FA68     	 ldr r2,[r7,#12]
 1525 0036 BB69     	 ldr r3,[r7,#24]
 1526 0038 1344     	 add r3,r3,r2
 1527 003a FB61     	 str r3,[r7,#28]
 372:../main.c     **** 			break;
 1528              	 .loc 7 372 0
 1529 003c 06E0     	 b .L69
 1530              	.L68:
 369:../main.c     **** 		if(data[i] == '\0') {
 1531              	 .loc 7 369 0
 1532 003e BB69     	 ldr r3,[r7,#24]
 1533 0040 0133     	 adds r3,r3,#1
 1534 0042 BB61     	 str r3,[r7,#24]
 1535              	.L67:
 369:../main.c     **** 		if(data[i] == '\0') {
 1536              	 .loc 7 369 0 is_stmt 0 discriminator 1
 1537 0044 BA69     	 ldr r2,[r7,#24]
 1538 0046 BB68     	 ldr r3,[r7,#8]
 1539 0048 9A42     	 cmp r2,r3
 1540 004a EAD3     	 bcc .L70
 1541              	.L69:
 373:../main.c     **** 		}
 374:../main.c     **** 	}
 375:../main.c     **** 
 376:../main.c     **** 	if(mode == NULL) {
 1542              	 .loc 7 376 0 is_stmt 1
 1543 004c FB69     	 ldr r3,[r7,#28]
 1544 004e 002B     	 cmp r3,#0
 1545 0050 07D1     	 bne .L71
 377:../main.c     **** 		tftp_err("no filename given", addr, port);
 1546              	 .loc 7 377 0
 1547 0052 7B88     	 ldrh r3,[r7,#2]
 1548 0054 2148     	 ldr r0,.L76
 1549 0056 7968     	 ldr r1,[r7,#4]
 1550 0058 1A46     	 mov r2,r3
 1551 005a FFF7FEFF 	 bl tftp_err
 378:../main.c     **** 		return 0;
 1552              	 .loc 7 378 0
 1553 005e 0023     	 movs r3,#0
 1554 0060 37E0     	 b .L66
 1555              	.L71:
 379:../main.c     **** 	}
 380:../main.c     **** 
 381:../main.c     **** 	if(data[len - 1] != '\0') {
 1556              	 .loc 7 381 0
 1557 0062 BB68     	 ldr r3,[r7,#8]
 1558 0064 013B     	 subs r3,r3,#1
 1559 0066 FA68     	 ldr r2,[r7,#12]
 1560 0068 1344     	 add r3,r3,r2
 1561 006a 1B78     	 ldrb r3,[r3]
 1562 006c 002B     	 cmp r3,#0
 1563 006e 07D0     	 beq .L72
 382:../main.c     **** 		tftp_err("mode string not null-terminated", addr, port);
 1564              	 .loc 7 382 0
 1565 0070 7B88     	 ldrh r3,[r7,#2]
 1566 0072 1B48     	 ldr r0,.L76+4
 1567 0074 7968     	 ldr r1,[r7,#4]
 1568 0076 1A46     	 mov r2,r3
 1569 0078 FFF7FEFF 	 bl tftp_err
 383:../main.c     **** 		return 0;
 1570              	 .loc 7 383 0
 1571 007c 0023     	 movs r3,#0
 1572 007e 28E0     	 b .L66
 1573              	.L72:
 1574              	.LBB10:
 384:../main.c     **** 	}
 385:../main.c     **** 
 386:../main.c     **** 	// convert to lower case
 387:../main.c     **** 	for(size_t j = 0; j < strlen(mode); j++) {
 1575              	 .loc 7 387 0
 1576 0080 0023     	 movs r3,#0
 1577 0082 7B61     	 str r3,[r7,#20]
 1578 0084 0EE0     	 b .L73
 1579              	.L74:
 388:../main.c     **** 		mode[j] = my_tolower(mode[j]);
 1580              	 .loc 7 388 0 discriminator 3
 1581 0086 FA69     	 ldr r2,[r7,#28]
 1582 0088 7B69     	 ldr r3,[r7,#20]
 1583 008a D418     	 adds r4,r2,r3
 1584 008c FA69     	 ldr r2,[r7,#28]
 1585 008e 7B69     	 ldr r3,[r7,#20]
 1586 0090 1344     	 add r3,r3,r2
 1587 0092 1B78     	 ldrb r3,[r3]
 1588 0094 1846     	 mov r0,r3
 1589 0096 FFF7FEFF 	 bl my_tolower
 1590 009a 0346     	 mov r3,r0
 1591 009c 2370     	 strb r3,[r4]
 387:../main.c     **** 		mode[j] = my_tolower(mode[j]);
 1592              	 .loc 7 387 0 discriminator 3
 1593 009e 7B69     	 ldr r3,[r7,#20]
 1594 00a0 0133     	 adds r3,r3,#1
 1595 00a2 7B61     	 str r3,[r7,#20]
 1596              	.L73:
 387:../main.c     **** 		mode[j] = my_tolower(mode[j]);
 1597              	 .loc 7 387 0 is_stmt 0 discriminator 1
 1598 00a4 F869     	 ldr r0,[r7,#28]
 1599 00a6 FFF7FEFF 	 bl strlen
 1600 00aa 0246     	 mov r2,r0
 1601 00ac 7B69     	 ldr r3,[r7,#20]
 1602 00ae 9A42     	 cmp r2,r3
 1603 00b0 E9D8     	 bhi .L74
 1604              	.LBE10:
 389:../main.c     **** 	}
 390:../main.c     **** 
 391:../main.c     **** 	if(strcmp(mode, "octet") != 0) {
 1605              	 .loc 7 391 0 is_stmt 1
 1606 00b2 F869     	 ldr r0,[r7,#28]
 1607 00b4 0B49     	 ldr r1,.L76+8
 1608 00b6 FFF7FEFF 	 bl strcmp
 1609 00ba 0346     	 mov r3,r0
 1610 00bc 002B     	 cmp r3,#0
 1611 00be 07D0     	 beq .L75
 392:../main.c     **** 		tftp_err("only supported mode is octet", addr, port);
 1612              	 .loc 7 392 0
 1613 00c0 7B88     	 ldrh r3,[r7,#2]
 1614 00c2 0948     	 ldr r0,.L76+12
 1615 00c4 7968     	 ldr r1,[r7,#4]
 1616 00c6 1A46     	 mov r2,r3
 1617 00c8 FFF7FEFF 	 bl tftp_err
 393:../main.c     **** 		return 0;
 1618              	 .loc 7 393 0
 1619 00cc 0023     	 movs r3,#0
 1620 00ce 00E0     	 b .L66
 1621              	.L75:
 394:../main.c     **** 	}
 395:../main.c     **** 
 396:../main.c     **** 	return 1;
 1622              	 .loc 7 396 0
 1623 00d0 0123     	 movs r3,#1
 1624              	.L66:
 397:../main.c     **** }
 1625              	 .loc 7 397 0
 1626 00d2 1846     	 mov r0,r3
 1627 00d4 2437     	 adds r7,r7,#36
 1628              	.LCFI67:
 1629              	 .cfi_def_cfa_offset 12
 1630 00d6 BD46     	 mov sp,r7
 1631              	.LCFI68:
 1632              	 .cfi_def_cfa_register 13
 1633              	 
 1634 00d8 90BD     	 pop {r4,r7,pc}
 1635              	.L77:
 1636 00da 00BF     	 .align 2
 1637              	.L76:
 1638 00dc E0030000 	 .word .LC25
 1639 00e0 F4030000 	 .word .LC26
 1640 00e4 14040000 	 .word .LC27
 1641 00e8 1C040000 	 .word .LC28
 1642              	 .cfi_endproc
 1643              	.LFE451:
 1645              	 .section .rodata
 1646 0439 000000   	 .align 2
 1647              	.LC29:
 1648 043c 63616E6E 	 .ascii "cannot fragment packets\000"
 1648      6F742066 
 1648      7261676D 
 1648      656E7420 
 1648      7061636B 
 1649              	 .align 2
 1650              	.LC30:
 1651 0454 7061636B 	 .ascii "packet too small\000"
 1651      65742074 
 1651      6F6F2073 
 1651      6D616C6C 
 1651      00
 1652 0465 000000   	 .align 2
 1653              	.LC31:
 1654 0468 73657276 	 .ascii "server busy\000"
 1654      65722062 
 1654      75737900 
 1655              	 .align 2
 1656              	.LC32:
 1657 0474 77726974 	 .ascii "write request already in progress, abandoning\000"
 1657      65207265 
 1657      71756573 
 1657      7420616C 
 1657      72656164 
 1658 04a2 0000     	 .align 2
 1659              	.LC33:
 1660 04a4 6E6F2077 	 .ascii "no write request in progress\000"
 1660      72697465 
 1660      20726571 
 1660      75657374 
 1660      20696E20 
 1661 04c1 000000   	 .align 2
 1662              	.LC34:
 1663 04c4 746F6F20 	 .ascii "too much data in one packet\000"
 1663      6D756368 
 1663      20646174 
 1663      6120696E 
 1663      206F6E65 
 1664              	 .align 2
 1665              	.LC35:
 1666 04e0 756E6578 	 .ascii "unexpected block number\000"
 1666      70656374 
 1666      65642062 
 1666      6C6F636B 
 1666      206E756D 
 1667              	 .align 2
 1668              	.LC36:
 1669 04f8 66696C65 	 .ascii "file too large\000"
 1669      20746F6F 
 1669      206C6172 
 1669      676500
 1670 0507 00       	 .align 2
 1671              	.LC37:
 1672 0508 756E7375 	 .ascii "unsupported opcode\000"
 1672      70706F72 
 1672      74656420 
 1672      6F70636F 
 1672      646500
 1673              	 .section .text.tftp_recv,"ax",%progbits
 1674              	 .align 2
 1675              	 .global tftp_recv
 1676              	 .thumb
 1677              	 .thumb_func
 1679              	tftp_recv:
 1680              	.LFB452:
 398:../main.c     **** 
 399:../main.c     **** // TFTP UDP interface receive callback
 400:../main.c     **** void tftp_recv(void* arg, struct udp_pcb* pcb, struct pbuf* p, ip_addr_t* addr, uint16_t port) {
 1681              	 .loc 7 400 0
 1682              	 .cfi_startproc
 1683              	 
 1684              	 
 1685 0000 80B5     	 push {r7,lr}
 1686              	.LCFI69:
 1687              	 .cfi_def_cfa_offset 8
 1688              	 .cfi_offset 7,-8
 1689              	 .cfi_offset 14,-4
 1690 0002 86B0     	 sub sp,sp,#24
 1691              	.LCFI70:
 1692              	 .cfi_def_cfa_offset 32
 1693 0004 00AF     	 add r7,sp,#0
 1694              	.LCFI71:
 1695              	 .cfi_def_cfa_register 7
 1696 0006 F860     	 str r0,[r7,#12]
 1697 0008 B960     	 str r1,[r7,#8]
 1698 000a 7A60     	 str r2,[r7,#4]
 1699 000c 3B60     	 str r3,[r7]
 401:../main.c     **** 	if(p->len != p->tot_len) {
 1700              	 .loc 7 401 0
 1701 000e 7B68     	 ldr r3,[r7,#4]
 1702 0010 5A89     	 ldrh r2,[r3,#10]
 1703 0012 7B68     	 ldr r3,[r7,#4]
 1704 0014 1B89     	 ldrh r3,[r3,#8]
 1705 0016 9A42     	 cmp r2,r3
 1706 0018 06D0     	 beq .L79
 402:../main.c     **** 		tftp_err("cannot fragment packets", addr, port);
 1707              	 .loc 7 402 0
 1708 001a 3B8C     	 ldrh r3,[r7,#32]
 1709 001c 9348     	 ldr r0,.L99
 1710 001e 3968     	 ldr r1,[r7]
 1711 0020 1A46     	 mov r2,r3
 1712 0022 FFF7FEFF 	 bl tftp_err
 403:../main.c     **** 		return;
 1713              	 .loc 7 403 0
 1714 0026 1EE1     	 b .L78
 1715              	.L79:
 404:../main.c     **** 	}
 405:../main.c     **** 
 406:../main.c     **** 	if(p->len < 4) {
 1716              	 .loc 7 406 0
 1717 0028 7B68     	 ldr r3,[r7,#4]
 1718 002a 5B89     	 ldrh r3,[r3,#10]
 1719 002c 032B     	 cmp r3,#3
 1720 002e 05D8     	 bhi .L81
 407:../main.c     **** 		// need at least an opcode, and two zeros / a block number
 408:../main.c     **** 		tftp_err("packet too small", addr, port);
 1721              	 .loc 7 408 0
 1722 0030 3B8C     	 ldrh r3,[r7,#32]
 1723 0032 8F48     	 ldr r0,.L99+4
 1724 0034 3968     	 ldr r1,[r7]
 1725 0036 1A46     	 mov r2,r3
 1726 0038 FFF7FEFF 	 bl tftp_err
 1727              	.L81:
 409:../main.c     **** 	}
 410:../main.c     **** 
 411:../main.c     **** 	uint16_t opcode = ntohs(*((uint16_t*)p->payload));
 1728              	 .loc 7 411 0
 1729 003c 7B68     	 ldr r3,[r7,#4]
 1730 003e 5B68     	 ldr r3,[r3,#4]
 1731 0040 1B88     	 ldrh r3,[r3]
 1732 0042 1846     	 mov r0,r3
 1733 0044 FFF7FEFF 	 bl lwip_ntohs
 1734 0048 0346     	 mov r3,r0
 1735 004a FB82     	 strh r3,[r7,#22]
 412:../main.c     **** 
 413:../main.c     **** 	if(opcode == TFTP_WRQ) {
 1736              	 .loc 7 413 0
 1737 004c FB8A     	 ldrh r3,[r7,#22]
 1738 004e 022B     	 cmp r3,#2
 1739 0050 35D1     	 bne .L82
 414:../main.c     **** 		if(curr_block == 0) {
 1740              	 .loc 7 414 0
 1741 0052 884B     	 ldr r3,.L99+8
 1742 0054 1B88     	 ldrh r3,[r3]
 1743 0056 002B     	 cmp r3,#0
 1744 0058 27D1     	 bne .L83
 415:../main.c     **** 			if(tftp_send) {
 1745              	 .loc 7 415 0
 1746 005a 874B     	 ldr r3,.L99+12
 1747 005c 1B78     	 ldrb r3,[r3]
 1748 005e 002B     	 cmp r3,#0
 1749 0060 06D0     	 beq .L84
 416:../main.c     **** 				tftp_err("server busy", addr, port);
 1750              	 .loc 7 416 0
 1751 0062 3B8C     	 ldrh r3,[r7,#32]
 1752 0064 8548     	 ldr r0,.L99+16
 1753 0066 3968     	 ldr r1,[r7]
 1754 0068 1A46     	 mov r2,r3
 1755 006a FFF7FEFF 	 bl tftp_err
 417:../main.c     **** 				return;
 1756              	 .loc 7 417 0
 1757 006e FAE0     	 b .L78
 1758              	.L84:
 418:../main.c     **** 			}
 419:../main.c     **** 
 420:../main.c     **** 			// we don't care what the filename is, always change our config info
 421:../main.c     **** 			// we just care that the data is in octet mode
 422:../main.c     **** 			if(!tftp_check_octet_mode((char*)p->payload, p->len, addr, port)) {
 1759              	 .loc 7 422 0
 1760 0070 7B68     	 ldr r3,[r7,#4]
 1761 0072 5A68     	 ldr r2,[r3,#4]
 1762 0074 7B68     	 ldr r3,[r7,#4]
 1763 0076 5B89     	 ldrh r3,[r3,#10]
 1764 0078 1946     	 mov r1,r3
 1765 007a 3B8C     	 ldrh r3,[r7,#32]
 1766 007c 1046     	 mov r0,r2
 1767 007e 3A68     	 ldr r2,[r7]
 1768 0080 FFF7FEFF 	 bl tftp_check_octet_mode
 1769 0084 0346     	 mov r3,r0
 1770 0086 002B     	 cmp r3,#0
 1771 0088 00D1     	 bne .L85
 423:../main.c     **** 				return;
 1772              	 .loc 7 423 0
 1773 008a ECE0     	 b .L78
 1774              	.L85:
 424:../main.c     **** 			}
 425:../main.c     **** 
 426:../main.c     **** 			tftp_ack(curr_block, addr, port);
 1775              	 .loc 7 426 0
 1776 008c 794B     	 ldr r3,.L99+8
 1777 008e 1A88     	 ldrh r2,[r3]
 1778 0090 3B8C     	 ldrh r3,[r7,#32]
 1779 0092 1046     	 mov r0,r2
 1780 0094 3968     	 ldr r1,[r7]
 1781 0096 1A46     	 mov r2,r3
 1782 0098 FFF7FEFF 	 bl tftp_ack
 427:../main.c     **** 			curr_block++;
 1783              	 .loc 7 427 0
 1784 009c 754B     	 ldr r3,.L99+8
 1785 009e 1B88     	 ldrh r3,[r3]
 1786 00a0 0133     	 adds r3,r3,#1
 1787 00a2 9AB2     	 uxth r2,r3
 1788 00a4 734B     	 ldr r3,.L99+8
 1789 00a6 1A80     	 strh r2,[r3]
 1790 00a8 DDE0     	 b .L78
 1791              	.L83:
 428:../main.c     **** 		} else {
 429:../main.c     **** 			tftp_err("write request already in progress, abandoning", addr, port);
 1792              	 .loc 7 429 0
 1793 00aa 3B8C     	 ldrh r3,[r7,#32]
 1794 00ac 7448     	 ldr r0,.L99+20
 1795 00ae 3968     	 ldr r1,[r7]
 1796 00b0 1A46     	 mov r2,r3
 1797 00b2 FFF7FEFF 	 bl tftp_err
 430:../main.c     **** 			curr_block = 0; // reset and abandon the current WRQ
 1798              	 .loc 7 430 0
 1799 00b6 6F4B     	 ldr r3,.L99+8
 1800 00b8 0022     	 movs r2,#0
 1801 00ba 1A80     	 strh r2,[r3]
 431:../main.c     **** 
 432:../main.c     **** 			return;
 1802              	 .loc 7 432 0
 1803 00bc D3E0     	 b .L78
 1804              	.L82:
 433:../main.c     **** 		}
 434:../main.c     **** 	} else if(opcode == TFTP_DATA) {
 1805              	 .loc 7 434 0
 1806 00be FB8A     	 ldrh r3,[r7,#22]
 1807 00c0 032B     	 cmp r3,#3
 1808 00c2 40F09480 	 bne .L86
 1809              	.LBB11:
 435:../main.c     **** 		if(curr_block == 0) {
 1810              	 .loc 7 435 0
 1811 00c6 6B4B     	 ldr r3,.L99+8
 1812 00c8 1B88     	 ldrh r3,[r3]
 1813 00ca 002B     	 cmp r3,#0
 1814 00cc 06D1     	 bne .L87
 436:../main.c     **** 			tftp_err("no write request in progress", addr, port);
 1815              	 .loc 7 436 0
 1816 00ce 3B8C     	 ldrh r3,[r7,#32]
 1817 00d0 6C48     	 ldr r0,.L99+24
 1818 00d2 3968     	 ldr r1,[r7]
 1819 00d4 1A46     	 mov r2,r3
 1820 00d6 FFF7FEFF 	 bl tftp_err
 437:../main.c     **** 			return;
 1821              	 .loc 7 437 0
 1822 00da C4E0     	 b .L78
 1823              	.L87:
 438:../main.c     **** 		}
 439:../main.c     **** 
 440:../main.c     **** 		if(tftp_send) {
 1824              	 .loc 7 440 0
 1825 00dc 664B     	 ldr r3,.L99+12
 1826 00de 1B78     	 ldrb r3,[r3]
 1827 00e0 002B     	 cmp r3,#0
 1828 00e2 06D0     	 beq .L88
 441:../main.c     **** 			tftp_err("server busy", addr, port);
 1829              	 .loc 7 441 0
 1830 00e4 3B8C     	 ldrh r3,[r7,#32]
 1831 00e6 6548     	 ldr r0,.L99+16
 1832 00e8 3968     	 ldr r1,[r7]
 1833 00ea 1A46     	 mov r2,r3
 1834 00ec FFF7FEFF 	 bl tftp_err
 442:../main.c     **** 			return;
 1835              	 .loc 7 442 0
 1836 00f0 B9E0     	 b .L78
 1837              	.L88:
 443:../main.c     **** 		}
 444:../main.c     **** 
 445:../main.c     **** 		if(p->len - 4 > 512) {
 1838              	 .loc 7 445 0
 1839 00f2 7B68     	 ldr r3,[r7,#4]
 1840 00f4 5B89     	 ldrh r3,[r3,#10]
 1841 00f6 043B     	 subs r3,r3,#4
 1842 00f8 B3F5007F 	 cmp r3,#512
 1843 00fc 06DD     	 ble .L89
 446:../main.c     **** 			tftp_err("too much data in one packet", addr, port);
 1844              	 .loc 7 446 0
 1845 00fe 3B8C     	 ldrh r3,[r7,#32]
 1846 0100 6148     	 ldr r0,.L99+28
 1847 0102 3968     	 ldr r1,[r7]
 1848 0104 1A46     	 mov r2,r3
 1849 0106 FFF7FEFF 	 bl tftp_err
 447:../main.c     **** 			return;
 1850              	 .loc 7 447 0
 1851 010a ACE0     	 b .L78
 1852              	.L89:
 448:../main.c     **** 		}
 449:../main.c     **** 
 450:../main.c     **** 		uint16_t block_num = ntohs(*((uint16_t*)(p->payload + 2)));
 1853              	 .loc 7 450 0
 1854 010c 7B68     	 ldr r3,[r7,#4]
 1855 010e 5B68     	 ldr r3,[r3,#4]
 1856 0110 0233     	 adds r3,r3,#2
 1857 0112 1B88     	 ldrh r3,[r3]
 1858 0114 1846     	 mov r0,r3
 1859 0116 FFF7FEFF 	 bl lwip_ntohs
 1860 011a 0346     	 mov r3,r0
 1861 011c BB82     	 strh r3,[r7,#20]
 451:../main.c     **** 
 452:../main.c     **** 		if(block_num != curr_block) {
 1862              	 .loc 7 452 0
 1863 011e 554B     	 ldr r3,.L99+8
 1864 0120 1B88     	 ldrh r3,[r3]
 1865 0122 BA8A     	 ldrh r2,[r7,#20]
 1866 0124 9A42     	 cmp r2,r3
 1867 0126 06D0     	 beq .L90
 453:../main.c     **** 			tftp_err("unexpected block number", addr, port);
 1868              	 .loc 7 453 0
 1869 0128 3B8C     	 ldrh r3,[r7,#32]
 1870 012a 5848     	 ldr r0,.L99+32
 1871 012c 3968     	 ldr r1,[r7]
 1872 012e 1A46     	 mov r2,r3
 1873 0130 FFF7FEFF 	 bl tftp_err
 454:../main.c     **** 			return;
 1874              	 .loc 7 454 0
 1875 0134 97E0     	 b .L78
 1876              	.L90:
 455:../main.c     **** 		}
 456:../main.c     **** 
 457:../main.c     **** 		// copy the data into the buffer
 458:../main.c     **** 		if(tftp_buff_index + p->len - 4 >= TFTP_BUFFER_SIZE) {
 1877              	 .loc 7 458 0
 1878 0136 7B68     	 ldr r3,[r7,#4]
 1879 0138 5B89     	 ldrh r3,[r3,#10]
 1880 013a 1A46     	 mov r2,r3
 1881 013c 544B     	 ldr r3,.L99+36
 1882 013e 1B68     	 ldr r3,[r3]
 1883 0140 1344     	 add r3,r3,r2
 1884 0142 043B     	 subs r3,r3,#4
 1885 0144 B3F5805F 	 cmp r3,#4096
 1886 0148 0CD3     	 bcc .L91
 459:../main.c     **** 			tftp_err("file too large", addr, port);
 1887              	 .loc 7 459 0
 1888 014a 3B8C     	 ldrh r3,[r7,#32]
 1889 014c 5148     	 ldr r0,.L99+40
 1890 014e 3968     	 ldr r1,[r7]
 1891 0150 1A46     	 mov r2,r3
 1892 0152 FFF7FEFF 	 bl tftp_err
 460:../main.c     **** 			tftp_buff_index = 0;
 1893              	 .loc 7 460 0
 1894 0156 4E4B     	 ldr r3,.L99+36
 1895 0158 0022     	 movs r2,#0
 1896 015a 1A60     	 str r2,[r3]
 461:../main.c     **** 			curr_block = 0;
 1897              	 .loc 7 461 0
 1898 015c 454B     	 ldr r3,.L99+8
 1899 015e 0022     	 movs r2,#0
 1900 0160 1A80     	 strh r2,[r3]
 462:../main.c     **** 
 463:../main.c     **** 			return;
 1901              	 .loc 7 463 0
 1902 0162 80E0     	 b .L78
 1903              	.L91:
 464:../main.c     **** 		}
 465:../main.c     **** 
 466:../main.c     **** 		uint8_t* data = (uint8_t*)(p->payload + 4);
 1904              	 .loc 7 466 0
 1905 0164 7B68     	 ldr r3,[r7,#4]
 1906 0166 5B68     	 ldr r3,[r3,#4]
 1907 0168 0433     	 adds r3,r3,#4
 1908 016a 3B61     	 str r3,[r7,#16]
 467:../main.c     **** 		memcpy(tftp_buff + tftp_buff_index, data, p->len - 4);
 1909              	 .loc 7 467 0
 1910 016c 484B     	 ldr r3,.L99+36
 1911 016e 1B68     	 ldr r3,[r3]
 1912 0170 494A     	 ldr r2,.L99+44
 1913 0172 1A44     	 add r2,r2,r3
 1914 0174 7B68     	 ldr r3,[r7,#4]
 1915 0176 5B89     	 ldrh r3,[r3,#10]
 1916 0178 043B     	 subs r3,r3,#4
 1917 017a 1046     	 mov r0,r2
 1918 017c 3969     	 ldr r1,[r7,#16]
 1919 017e 1A46     	 mov r2,r3
 1920 0180 FFF7FEFF 	 bl memcpy
 468:../main.c     **** 
 469:../main.c     **** 		tftp_buff_index += (p->len - 4);
 1921              	 .loc 7 469 0
 1922 0184 7B68     	 ldr r3,[r7,#4]
 1923 0186 5B89     	 ldrh r3,[r3,#10]
 1924 0188 1A46     	 mov r2,r3
 1925 018a 414B     	 ldr r3,.L99+36
 1926 018c 1B68     	 ldr r3,[r3]
 1927 018e 1344     	 add r3,r3,r2
 1928 0190 043B     	 subs r3,r3,#4
 1929 0192 3F4A     	 ldr r2,.L99+36
 1930 0194 1360     	 str r3,[r2]
 470:../main.c     **** 
 471:../main.c     **** 		// send the ACK
 472:../main.c     **** 		tftp_ack(curr_block, addr, port);
 1931              	 .loc 7 472 0
 1932 0196 374B     	 ldr r3,.L99+8
 1933 0198 1A88     	 ldrh r2,[r3]
 1934 019a 3B8C     	 ldrh r3,[r7,#32]
 1935 019c 1046     	 mov r0,r2
 1936 019e 3968     	 ldr r1,[r7]
 1937 01a0 1A46     	 mov r2,r3
 1938 01a2 FFF7FEFF 	 bl tftp_ack
 473:../main.c     **** 
 474:../main.c     **** 		if(p->len - 4 < 512) {
 1939              	 .loc 7 474 0
 1940 01a6 7B68     	 ldr r3,[r7,#4]
 1941 01a8 5B89     	 ldrh r3,[r3,#10]
 1942 01aa 043B     	 subs r3,r3,#4
 1943 01ac B3F5007F 	 cmp r3,#512
 1944 01b0 16DA     	 bge .L92
 475:../main.c     **** 			// last data packet, end of transfer
 476:../main.c     **** 
 477:../main.c     **** 			if(parse_config_commands(addr, port)) {
 1945              	 .loc 7 477 0
 1946 01b2 3B8C     	 ldrh r3,[r7,#32]
 1947 01b4 3868     	 ldr r0,[r7]
 1948 01b6 1946     	 mov r1,r3
 1949 01b8 FFF7FEFF 	 bl parse_config_commands
 1950 01bc 0346     	 mov r3,r0
 1951 01be 002B     	 cmp r3,#0
 1952 01c0 07D0     	 beq .L93
 478:../main.c     **** 				tftp_ack(curr_block, addr, port);
 1953              	 .loc 7 478 0
 1954 01c2 2C4B     	 ldr r3,.L99+8
 1955 01c4 1A88     	 ldrh r2,[r3]
 1956 01c6 3B8C     	 ldrh r3,[r7,#32]
 1957 01c8 1046     	 mov r0,r2
 1958 01ca 3968     	 ldr r1,[r7]
 1959 01cc 1A46     	 mov r2,r3
 1960 01ce FFF7FEFF 	 bl tftp_ack
 1961              	.L93:
 479:../main.c     **** 			} // otherwise sent an error message
 480:../main.c     **** 
 481:../main.c     **** 			// mark the end of the transfer regardless
 482:../main.c     **** 			tftp_buff_index = 0;
 1962              	 .loc 7 482 0
 1963 01d2 2F4B     	 ldr r3,.L99+36
 1964 01d4 0022     	 movs r2,#0
 1965 01d6 1A60     	 str r2,[r3]
 483:../main.c     **** 			curr_block = 0;
 1966              	 .loc 7 483 0
 1967 01d8 264B     	 ldr r3,.L99+8
 1968 01da 0022     	 movs r2,#0
 1969 01dc 1A80     	 strh r2,[r3]
 1970 01de 42E0     	 b .L78
 1971              	.L92:
 484:../main.c     **** 		} else {
 485:../main.c     **** 			// otherwise we have more data to receive and expect the next block
 486:../main.c     **** 			curr_block++;
 1972              	 .loc 7 486 0
 1973 01e0 244B     	 ldr r3,.L99+8
 1974 01e2 1B88     	 ldrh r3,[r3]
 1975 01e4 0133     	 adds r3,r3,#1
 1976 01e6 9AB2     	 uxth r2,r3
 1977 01e8 224B     	 ldr r3,.L99+8
 1978 01ea 1A80     	 strh r2,[r3]
 1979              	.LBE11:
 1980 01ec 3BE0     	 b .L78
 1981              	.L86:
 487:../main.c     **** 		}
 488:../main.c     **** 	} else if(opcode == TFTP_RRQ) {
 1982              	 .loc 7 488 0
 1983 01ee FB8A     	 ldrh r3,[r7,#22]
 1984 01f0 012B     	 cmp r3,#1
 1985 01f2 23D1     	 bne .L95
 489:../main.c     **** 		if(tftp_send) {
 1986              	 .loc 7 489 0
 1987 01f4 204B     	 ldr r3,.L99+12
 1988 01f6 1B78     	 ldrb r3,[r3]
 1989 01f8 002B     	 cmp r3,#0
 1990 01fa 06D0     	 beq .L96
 490:../main.c     **** 			tftp_err("server busy", addr, port);
 1991              	 .loc 7 490 0
 1992 01fc 3B8C     	 ldrh r3,[r7,#32]
 1993 01fe 1F48     	 ldr r0,.L99+16
 1994 0200 3968     	 ldr r1,[r7]
 1995 0202 1A46     	 mov r2,r3
 1996 0204 FFF7FEFF 	 bl tftp_err
 491:../main.c     **** 			return;
 1997              	 .loc 7 491 0
 1998 0208 2DE0     	 b .L78
 1999              	.L96:
 492:../main.c     **** 		}
 493:../main.c     **** 
 494:../main.c     **** 		// we don't care what the filename is as long as the mode is octet
 495:../main.c     **** 		if(!tftp_check_octet_mode((char*)p->payload, p->len, addr, port)) {
 2000              	 .loc 7 495 0
 2001 020a 7B68     	 ldr r3,[r7,#4]
 2002 020c 5A68     	 ldr r2,[r3,#4]
 2003 020e 7B68     	 ldr r3,[r7,#4]
 2004 0210 5B89     	 ldrh r3,[r3,#10]
 2005 0212 1946     	 mov r1,r3
 2006 0214 3B8C     	 ldrh r3,[r7,#32]
 2007 0216 1046     	 mov r0,r2
 2008 0218 3A68     	 ldr r2,[r7]
 2009 021a FFF7FEFF 	 bl tftp_check_octet_mode
 2010 021e 0346     	 mov r3,r0
 2011 0220 002B     	 cmp r3,#0
 2012 0222 00D1     	 bne .L97
 496:../main.c     **** 			return;
 2013              	 .loc 7 496 0 discriminator 4
 2014 0224 1FE0     	 b .L78
 2015              	.L97:
 497:../main.c     **** 		}
 498:../main.c     **** 
 499:../main.c     **** 		last_addr = *addr;
 2016              	 .loc 7 499 0
 2017 0226 1D4A     	 ldr r2,.L99+48
 2018 0228 3B68     	 ldr r3,[r7]
 2019 022a 1B68     	 ldr r3,[r3]
 2020 022c 1360     	 str r3,[r2]
 500:../main.c     **** 		last_port = port;
 2021              	 .loc 7 500 0
 2022 022e 1C4A     	 ldr r2,.L99+52
 2023 0230 3B8C     	 ldrh r3,[r7,#32]
 2024 0232 1380     	 strh r3,[r2]
 501:../main.c     **** 
 502:../main.c     **** 		// we can't send immediately because we need to listen for ACKs
 503:../main.c     **** 		tftp_send = 1;
 2025              	 .loc 7 503 0
 2026 0234 104B     	 ldr r3,.L99+12
 2027 0236 0122     	 movs r2,#1
 2028 0238 1A70     	 strb r2,[r3]
 2029 023a 14E0     	 b .L78
 2030              	.L95:
 504:../main.c     **** 	} else if(opcode == TFTP_ACK) {
 2031              	 .loc 7 504 0
 2032 023c FB8A     	 ldrh r3,[r7,#22]
 2033 023e 042B     	 cmp r3,#4
 2034 0240 0BD1     	 bne .L98
 505:../main.c     **** 		ack_num = ntohs(*(uint16_t*)(p->payload + 2));
 2035              	 .loc 7 505 0
 2036 0242 7B68     	 ldr r3,[r7,#4]
 2037 0244 5B68     	 ldr r3,[r3,#4]
 2038 0246 0233     	 adds r3,r3,#2
 2039 0248 1B88     	 ldrh r3,[r3]
 2040 024a 1846     	 mov r0,r3
 2041 024c FFF7FEFF 	 bl lwip_ntohs
 2042 0250 0346     	 mov r3,r0
 2043 0252 1A46     	 mov r2,r3
 2044 0254 134B     	 ldr r3,.L99+56
 2045 0256 1A80     	 strh r2,[r3]
 2046 0258 05E0     	 b .L78
 2047              	.L98:
 506:../main.c     **** 	} else {
 507:../main.c     **** 		tftp_err("unsupported opcode", addr, port);
 2048              	 .loc 7 507 0
 2049 025a 3B8C     	 ldrh r3,[r7,#32]
 2050 025c 1248     	 ldr r0,.L99+60
 2051 025e 3968     	 ldr r1,[r7]
 2052 0260 1A46     	 mov r2,r3
 2053 0262 FFF7FEFF 	 bl tftp_err
 2054              	.L78:
 508:../main.c     **** 	}
 509:../main.c     **** }
 2055              	 .loc 7 509 0
 2056 0266 1837     	 adds r7,r7,#24
 2057              	.LCFI72:
 2058              	 .cfi_def_cfa_offset 8
 2059 0268 BD46     	 mov sp,r7
 2060              	.LCFI73:
 2061              	 .cfi_def_cfa_register 13
 2062              	 
 2063 026a 80BD     	 pop {r7,pc}
 2064              	.L100:
 2065              	 .align 2
 2066              	.L99:
 2067 026c 3C040000 	 .word .LC29
 2068 0270 54040000 	 .word .LC30
 2069 0274 00000000 	 .word curr_block
 2070 0278 00000000 	 .word tftp_send
 2071 027c 68040000 	 .word .LC31
 2072 0280 74040000 	 .word .LC32
 2073 0284 A4040000 	 .word .LC33
 2074 0288 C4040000 	 .word .LC34
 2075 028c E0040000 	 .word .LC35
 2076 0290 00000000 	 .word tftp_buff_index
 2077 0294 F8040000 	 .word .LC36
 2078 0298 00000000 	 .word tftp_buff
 2079 029c 00000000 	 .word last_addr
 2080 02a0 00000000 	 .word last_port
 2081 02a4 00000000 	 .word ack_num
 2082 02a8 08050000 	 .word .LC37
 2083              	 .cfi_endproc
 2084              	.LFE452:
 2086              	 .section .text.tftp_init,"ax",%progbits
 2087              	 .align 2
 2088              	 .global tftp_init
 2089              	 .thumb
 2090              	 .thumb_func
 2092              	tftp_init:
 2093              	.LFB453:
 510:../main.c     **** 
 511:../main.c     **** // initialize TFTP server
 512:../main.c     **** // should only be called once
 513:../main.c     **** void tftp_init() {
 2094              	 .loc 7 513 0
 2095              	 .cfi_startproc
 2096              	 
 2097              	 
 2098 0000 80B5     	 push {r7,lr}
 2099              	.LCFI74:
 2100              	 .cfi_def_cfa_offset 8
 2101              	 .cfi_offset 7,-8
 2102              	 .cfi_offset 14,-4
 2103 0002 00AF     	 add r7,sp,#0
 2104              	.LCFI75:
 2105              	 .cfi_def_cfa_register 7
 514:../main.c     **** 	tftp_pcb = udp_new();
 2106              	 .loc 7 514 0
 2107 0004 FFF7FEFF 	 bl udp_new
 2108 0008 0246     	 mov r2,r0
 2109 000a 0D4B     	 ldr r3,.L102
 2110 000c 1A60     	 str r2,[r3]
 515:../main.c     **** 	udp_bind(tftp_pcb, IP_ADDR_ANY, TFTP_PORT);
 2111              	 .loc 7 515 0
 2112 000e 0C4B     	 ldr r3,.L102
 2113 0010 1B68     	 ldr r3,[r3]
 2114 0012 1846     	 mov r0,r3
 2115 0014 0B49     	 ldr r1,.L102+4
 2116 0016 4522     	 movs r2,#69
 2117 0018 FFF7FEFF 	 bl udp_bind
 516:../main.c     **** 	tftp_p = pbuf_alloc(PBUF_TRANSPORT, sizeof(tftp_data_t) + 512, PBUF_RAM);
 2118              	 .loc 7 516 0
 2119 001c 0020     	 movs r0,#0
 2120 001e 4FF40171 	 mov r1,#516
 2121 0022 0022     	 movs r2,#0
 2122 0024 FFF7FEFF 	 bl pbuf_alloc
 2123 0028 0246     	 mov r2,r0
 2124 002a 074B     	 ldr r3,.L102+8
 2125 002c 1A60     	 str r2,[r3]
 517:../main.c     **** 
 518:../main.c     **** 	// set the TFTP callback for any packets we receive
 519:../main.c     **** 	udp_recv(tftp_pcb, &tftp_recv, NULL);
 2126              	 .loc 7 519 0
 2127 002e 044B     	 ldr r3,.L102
 2128 0030 1B68     	 ldr r3,[r3]
 2129 0032 1846     	 mov r0,r3
 2130 0034 0549     	 ldr r1,.L102+12
 2131 0036 0022     	 movs r2,#0
 2132 0038 FFF7FEFF 	 bl udp_recv
 520:../main.c     **** }
 2133              	 .loc 7 520 0
 2134 003c 80BD     	 pop {r7,pc}
 2135              	.L103:
 2136 003e 00BF     	 .align 2
 2137              	.L102:
 2138 0040 00000000 	 .word tftp_pcb
 2139 0044 00000000 	 .word ip_addr_any
 2140 0048 00000000 	 .word tftp_p
 2141 004c 00000000 	 .word tftp_recv
 2142              	 .cfi_endproc
 2143              	.LFE453:
 2145              	 .section .rodata
 2146 051b 00       	 .align 2
 2147              	.LC38:
 2148 051c 31302E31 	 .ascii "10.10.10.75\000"
 2148      302E3130 
 2148      2E373500 
 2149              	 .align 2
 2150              	.LC39:
 2151 0528 31302E31 	 .ascii "10.10.10.25\000"
 2151      302E3130 
 2151      2E323500 
 2152              	 .align 2
 2153              	.LC40:
 2154 0534 3235352E 	 .ascii "255.255.255.0\000"
 2154      3235352E 
 2154      3235352E 
 2154      3000
 2155              	 .section .text.load_flash_config,"ax",%progbits
 2156              	 .align 2
 2157              	 .global load_flash_config
 2158              	 .thumb
 2159              	 .thumb_func
 2161              	load_flash_config:
 2162              	.LFB454:
 521:../main.c     **** 
 522:../main.c     **** // loads network configuration from persistent flash memory into 'flash' variable
 523:../main.c     **** // if there is no configuration in flash (e.g. after re-flashing), writes defaults to flash
 524:../main.c     **** // returns: 1 on success, -1 on error
 525:../main.c     **** int load_flash_config(uint8_t force_default) {
 2163              	 .loc 7 525 0
 2164              	 .cfi_startproc
 2165              	 
 2166              	 
 2167 0000 80B5     	 push {r7,lr}
 2168              	.LCFI76:
 2169              	 .cfi_def_cfa_offset 8
 2170              	 .cfi_offset 7,-8
 2171              	 .cfi_offset 14,-4
 2172 0002 82B0     	 sub sp,sp,#8
 2173              	.LCFI77:
 2174              	 .cfi_def_cfa_offset 16
 2175 0004 00AF     	 add r7,sp,#0
 2176              	.LCFI78:
 2177              	 .cfi_def_cfa_register 7
 2178 0006 0346     	 mov r3,r0
 2179 0008 FB71     	 strb r3,[r7,#7]
 526:../main.c     **** 	if(E_EEPROM_XMC4_IsFlashEmpty() || force_default) {
 2180              	 .loc 7 526 0
 2181 000a FFF7FEFF 	 bl E_EEPROM_XMC4_IsFlashEmpty
 2182 000e 0346     	 mov r3,r0
 2183 0010 002B     	 cmp r3,#0
 2184 0012 02D1     	 bne .L105
 2185              	 .loc 7 526 0 is_stmt 0 discriminator 1
 2186 0014 FB79     	 ldrb r3,[r7,#7]
 2187 0016 002B     	 cmp r3,#0
 2188 0018 3BD0     	 beq .L106
 2189              	.L105:
 527:../main.c     **** 		// nothing in flash, set the defaults and save them to flash
 528:../main.c     **** 		if(!ipaddr_aton(DEF_SRC_IP, &flash.src_ip)) {
 2190              	 .loc 7 528 0 is_stmt 1
 2191 001a 2348     	 ldr r0,.L112
 2192 001c 2349     	 ldr r1,.L112+4
 2193 001e FFF7FEFF 	 bl ipaddr_aton
 2194 0022 0346     	 mov r3,r0
 2195 0024 002B     	 cmp r3,#0
 2196 0026 02D1     	 bne .L107
 529:../main.c     **** 			// bad address
 530:../main.c     **** 			return -1;
 2197              	 .loc 7 530 0
 2198 0028 4FF0FF33 	 mov r3,#-1
 2199 002c 37E0     	 b .L108
 2200              	.L107:
 531:../main.c     **** 		}
 532:../main.c     **** 
 533:../main.c     **** 		if(!ipaddr_aton(DEF_DST_IP, &flash.dst_ip)) {
 2201              	 .loc 7 533 0
 2202 002e 2048     	 ldr r0,.L112+8
 2203 0030 2049     	 ldr r1,.L112+12
 2204 0032 FFF7FEFF 	 bl ipaddr_aton
 2205 0036 0346     	 mov r3,r0
 2206 0038 002B     	 cmp r3,#0
 2207 003a 02D1     	 bne .L109
 534:../main.c     **** 			// bad address
 535:../main.c     **** 			return -1;
 2208              	 .loc 7 535 0
 2209 003c 4FF0FF33 	 mov r3,#-1
 2210 0040 2DE0     	 b .L108
 2211              	.L109:
 536:../main.c     **** 		}
 537:../main.c     **** 
 538:../main.c     **** 		if(!ipaddr_aton(DEF_DEF_GW, &flash.default_gw)) {
 2212              	 .loc 7 538 0
 2213 0042 1B48     	 ldr r0,.L112+8
 2214 0044 1C49     	 ldr r1,.L112+16
 2215 0046 FFF7FEFF 	 bl ipaddr_aton
 2216 004a 0346     	 mov r3,r0
 2217 004c 002B     	 cmp r3,#0
 2218 004e 02D1     	 bne .L110
 539:../main.c     **** 			// bad address
 540:../main.c     **** 			return -1;
 2219              	 .loc 7 540 0
 2220 0050 4FF0FF33 	 mov r3,#-1
 2221 0054 23E0     	 b .L108
 2222              	.L110:
 541:../main.c     **** 		}
 542:../main.c     **** 
 543:../main.c     **** 		if(!ipaddr_aton(DEF_SUBNET, &flash.subnet)) {
 2223              	 .loc 7 543 0
 2224 0056 1948     	 ldr r0,.L112+20
 2225 0058 1949     	 ldr r1,.L112+24
 2226 005a FFF7FEFF 	 bl ipaddr_aton
 2227 005e 0346     	 mov r3,r0
 2228 0060 002B     	 cmp r3,#0
 2229 0062 02D1     	 bne .L111
 544:../main.c     **** 			// bad address
 545:../main.c     **** 			return -1;
 2230              	 .loc 7 545 0
 2231 0064 4FF0FF33 	 mov r3,#-1
 2232 0068 19E0     	 b .L108
 2233              	.L111:
 546:../main.c     **** 		}
 547:../main.c     **** 
 548:../main.c     **** 		flash.src_port = DEF_SRC_PORT;
 2234              	 .loc 7 548 0
 2235 006a 104B     	 ldr r3,.L112+4
 2236 006c 41F69072 	 movw r2,#8080
 2237 0070 1A82     	 strh r2,[r3,#16]
 549:../main.c     **** 		flash.adc0_port = DEF_ADC0_PORT;
 2238              	 .loc 7 549 0
 2239 0072 0E4B     	 ldr r3,.L112+4
 2240 0074 41F69072 	 movw r2,#8080
 2241 0078 5A82     	 strh r2,[r3,#18]
 550:../main.c     **** 		flash.adc1_port = DEF_ADC1_PORT;
 2242              	 .loc 7 550 0
 2243 007a 0C4B     	 ldr r3,.L112+4
 2244 007c 41F69172 	 movw r2,#8081
 2245 0080 9A82     	 strh r2,[r3,#20]
 551:../main.c     **** 		flash.tc_port = DEF_TC_PORT;
 2246              	 .loc 7 551 0
 2247 0082 0A4B     	 ldr r3,.L112+4
 2248 0084 41F69272 	 movw r2,#8082
 2249 0088 DA82     	 strh r2,[r3,#22]
 552:../main.c     **** 
 553:../main.c     **** 		// write out the default configuration to flash
 554:../main.c     **** 		return write_flash_config();
 2250              	 .loc 7 554 0
 2251 008a FFF7FEFF 	 bl write_flash_config
 2252 008e 0346     	 mov r3,r0
 2253 0090 05E0     	 b .L108
 2254              	.L106:
 555:../main.c     **** 	} else {
 556:../main.c     **** 		// we have a previously set configuration to load
 557:../main.c     **** 		E_EEPROM_XMC4_ReadArray(0, (unsigned char*)&flash, sizeof(config_t));
 2255              	 .loc 7 557 0
 2256 0092 0020     	 movs r0,#0
 2257 0094 0549     	 ldr r1,.L112+4
 2258 0096 1822     	 movs r2,#24
 2259 0098 FFF7FEFF 	 bl E_EEPROM_XMC4_ReadArray
 558:../main.c     **** 	}
 559:../main.c     **** 
 560:../main.c     **** 	return 1;
 2260              	 .loc 7 560 0
 2261 009c 0123     	 movs r3,#1
 2262              	.L108:
 561:../main.c     **** }
 2263              	 .loc 7 561 0
 2264 009e 1846     	 mov r0,r3
 2265 00a0 0837     	 adds r7,r7,#8
 2266              	.LCFI79:
 2267              	 .cfi_def_cfa_offset 8
 2268 00a2 BD46     	 mov sp,r7
 2269              	.LCFI80:
 2270              	 .cfi_def_cfa_register 13
 2271              	 
 2272 00a4 80BD     	 pop {r7,pc}
 2273              	.L113:
 2274 00a6 00BF     	 .align 2
 2275              	.L112:
 2276 00a8 1C050000 	 .word .LC38
 2277 00ac 00000000 	 .word flash
 2278 00b0 28050000 	 .word .LC39
 2279 00b4 04000000 	 .word flash+4
 2280 00b8 08000000 	 .word flash+8
 2281 00bc 34050000 	 .word .LC40
 2282 00c0 0C000000 	 .word flash+12
 2283              	 .cfi_endproc
 2284              	.LFE454:
 2286              	 .section .text.write_flash_config,"ax",%progbits
 2287              	 .align 2
 2288              	 .global write_flash_config
 2289              	 .thumb
 2290              	 .thumb_func
 2292              	write_flash_config:
 2293              	.LFB455:
 562:../main.c     **** 
 563:../main.c     **** int write_flash_config() {
 2294              	 .loc 7 563 0
 2295              	 .cfi_startproc
 2296              	 
 2297              	 
 2298 0000 80B5     	 push {r7,lr}
 2299              	.LCFI81:
 2300              	 .cfi_def_cfa_offset 8
 2301              	 .cfi_offset 7,-8
 2302              	 .cfi_offset 14,-4
 2303 0002 00AF     	 add r7,sp,#0
 2304              	.LCFI82:
 2305              	 .cfi_def_cfa_register 7
 564:../main.c     **** 	if(E_EEPROM_XMC4_WriteArray(0x0, (unsigned char*)&flash, sizeof(config_t))) {
 2306              	 .loc 7 564 0
 2307 0004 0020     	 movs r0,#0
 2308 0006 0A49     	 ldr r1,.L118
 2309 0008 1822     	 movs r2,#24
 2310 000a FFF7FEFF 	 bl E_EEPROM_XMC4_WriteArray
 2311 000e 0346     	 mov r3,r0
 2312 0010 002B     	 cmp r3,#0
 2313 0012 07D0     	 beq .L115
 565:../main.c     **** 		if(E_EEPROM_XMC4_STATUS_OK != E_EEPROM_XMC4_UpdateFlashContents()) {
 2314              	 .loc 7 565 0
 2315 0014 FFF7FEFF 	 bl E_EEPROM_XMC4_UpdateFlashContents
 2316 0018 0346     	 mov r3,r0
 2317 001a 002B     	 cmp r3,#0
 2318 001c 05D0     	 beq .L116
 566:../main.c     **** 			return -1;
 2319              	 .loc 7 566 0
 2320 001e 4FF0FF33 	 mov r3,#-1
 2321 0022 03E0     	 b .L117
 2322              	.L115:
 567:../main.c     **** 		}
 568:../main.c     **** 	} else {
 569:../main.c     **** 		return -1;
 2323              	 .loc 7 569 0
 2324 0024 4FF0FF33 	 mov r3,#-1
 2325 0028 00E0     	 b .L117
 2326              	.L116:
 570:../main.c     **** 	}
 571:../main.c     **** 
 572:../main.c     **** 	return 1;
 2327              	 .loc 7 572 0
 2328 002a 0123     	 movs r3,#1
 2329              	.L117:
 573:../main.c     **** }
 2330              	 .loc 7 573 0
 2331 002c 1846     	 mov r0,r3
 2332 002e 80BD     	 pop {r7,pc}
 2333              	.L119:
 2334              	 .align 2
 2335              	.L118:
 2336 0030 00000000 	 .word flash
 2337              	 .cfi_endproc
 2338              	.LFE455:
 2340              	 .section .text.local_udp_reset,"ax",%progbits
 2341              	 .align 2
 2342              	 .global local_udp_reset
 2343              	 .thumb
 2344              	 .thumb_func
 2346              	local_udp_reset:
 2347              	.LFB456:
 574:../main.c     **** 
 575:../main.c     **** // reset UDP configuration
 576:../main.c     **** // assumes 'local_udp_init' has been called but one of the addresses/ports in 'flash' has changed
 577:../main.c     **** void local_udp_reset() {
 2348              	 .loc 7 577 0
 2349              	 .cfi_startproc
 2350              	 
 2351              	 
 2352 0000 80B5     	 push {r7,lr}
 2353              	.LCFI83:
 2354              	 .cfi_def_cfa_offset 8
 2355              	 .cfi_offset 7,-8
 2356              	 .cfi_offset 14,-4
 2357 0002 00AF     	 add r7,sp,#0
 2358              	.LCFI84:
 2359              	 .cfi_def_cfa_register 7
 578:../main.c     **** 	// bind to the source port
 579:../main.c     **** 	udp_bind(pcb, IP_ADDR_ANY, flash.src_port);
 2360              	 .loc 7 579 0
 2361 0004 084B     	 ldr r3,.L121
 2362 0006 1A68     	 ldr r2,[r3]
 2363 0008 084B     	 ldr r3,.L121+4
 2364 000a 1B8A     	 ldrh r3,[r3,#16]
 2365 000c 1046     	 mov r0,r2
 2366 000e 0849     	 ldr r1,.L121+8
 2367 0010 1A46     	 mov r2,r3
 2368 0012 FFF7FEFF 	 bl udp_bind
 580:../main.c     **** 
 581:../main.c     **** 	// only call this if want to change TFTP server address when config set
 582:../main.c     **** 	// without this line, TFTP server address doesn't change until reboot in case of error
 583:../main.c     **** //	udp_bind(tftp_pcb, IP_ADDR_ANY, TFTP_PORT);
 584:../main.c     **** 
 585:../main.c     **** 	// set IP addresses
 586:../main.c     **** 	netif_set_addr(netif, &flash.src_ip, &flash.subnet, &flash.default_gw);
 2369              	 .loc 7 586 0
 2370 0016 074B     	 ldr r3,.L121+12
 2371 0018 1B68     	 ldr r3,[r3]
 2372 001a 1846     	 mov r0,r3
 2373 001c 0349     	 ldr r1,.L121+4
 2374 001e 064A     	 ldr r2,.L121+16
 2375 0020 064B     	 ldr r3,.L121+20
 2376 0022 FFF7FEFF 	 bl netif_set_addr
 587:../main.c     **** }
 2377              	 .loc 7 587 0
 2378 0026 80BD     	 pop {r7,pc}
 2379              	.L122:
 2380              	 .align 2
 2381              	.L121:
 2382 0028 00000000 	 .word pcb
 2383 002c 00000000 	 .word flash
 2384 0030 00000000 	 .word ip_addr_any
 2385 0034 00000000 	 .word netif
 2386 0038 0C000000 	 .word flash+12
 2387 003c 08000000 	 .word flash+8
 2388              	 .cfi_endproc
 2389              	.LFE456:
 2391              	 .section .text.local_udp_init,"ax",%progbits
 2392              	 .align 2
 2393              	 .global local_udp_init
 2394              	 .thumb
 2395              	 .thumb_func
 2397              	local_udp_init:
 2398              	.LFB457:
 588:../main.c     **** 
 589:../main.c     **** // initialize UDP interface
 590:../main.c     **** // should only be called once, if network configuration changes call 'local_udp_reset'
 591:../main.c     **** void local_udp_init() {
 2399              	 .loc 7 591 0
 2400              	 .cfi_startproc
 2401              	 
 2402              	 
 2403 0000 80B5     	 push {r7,lr}
 2404              	.LCFI85:
 2405              	 .cfi_def_cfa_offset 8
 2406              	 .cfi_offset 7,-8
 2407              	 .cfi_offset 14,-4
 2408 0002 00AF     	 add r7,sp,#0
 2409              	.LCFI86:
 2410              	 .cfi_def_cfa_register 7
 592:../main.c     **** 	pcb = udp_new();
 2411              	 .loc 7 592 0
 2412 0004 FFF7FEFF 	 bl udp_new
 2413 0008 0246     	 mov r2,r0
 2414 000a 084B     	 ldr r3,.L124
 2415 000c 1A60     	 str r2,[r3]
 593:../main.c     **** 
 594:../main.c     **** 	// allocate buffer at least the size of the largest packet we'll send
 595:../main.c     **** 	if(sizeof(ADC_data_t) + sizeof(header_t) > sizeof(thermocouple_packet_t)) {
 596:../main.c     **** 		p = pbuf_alloc(PBUF_TRANSPORT, sizeof(ADC_data_t) + sizeof(header_t), PBUF_RAM);
 597:../main.c     **** 	} else {
 598:../main.c     **** 		p = pbuf_alloc(PBUF_TRANSPORT, sizeof(thermocouple_packet_t), PBUF_RAM);
 2416              	 .loc 7 598 0
 2417 000e 0020     	 movs r0,#0
 2418 0010 1C21     	 movs r1,#28
 2419 0012 0022     	 movs r2,#0
 2420 0014 FFF7FEFF 	 bl pbuf_alloc
 2421 0018 0246     	 mov r2,r0
 2422 001a 054B     	 ldr r3,.L124+4
 2423 001c 1A60     	 str r2,[r3]
 599:../main.c     **** 	}
 600:../main.c     **** 
 601:../main.c     **** 	// set the interface to send on
 602:../main.c     **** 	netif = ETH_LWIP_0.xnetif;
 2424              	 .loc 7 602 0
 2425 001e 054B     	 ldr r3,.L124+8
 2426 0020 5B68     	 ldr r3,[r3,#4]
 2427 0022 054A     	 ldr r2,.L124+12
 2428 0024 1360     	 str r3,[r2]
 603:../main.c     **** 
 604:../main.c     **** 	// set addresses and things
 605:../main.c     **** 	local_udp_reset();
 2429              	 .loc 7 605 0
 2430 0026 FFF7FEFF 	 bl local_udp_reset
 606:../main.c     **** }
 2431              	 .loc 7 606 0
 2432 002a 80BD     	 pop {r7,pc}
 2433              	.L125:
 2434              	 .align 2
 2435              	.L124:
 2436 002c 00000000 	 .word pcb
 2437 0030 00000000 	 .word p
 2438 0034 00000000 	 .word ETH_LWIP_0
 2439 0038 00000000 	 .word netif
 2440              	 .cfi_endproc
 2441              	.LFE457:
 2443              	 .section .text.send_data,"ax",%progbits
 2444              	 .align 2
 2445              	 .global send_data
 2446              	 .thumb
 2447              	 .thumb_func
 2449              	send_data:
 2450              	.LFB458:
 607:../main.c     **** 
 608:../main.c     **** // send data over the Ethernet
 609:../main.c     **** void send_data(void* data, uint16_t size, uint16_t port) {
 2451              	 .loc 7 609 0
 2452              	 .cfi_startproc
 2453              	 
 2454              	 
 2455 0000 90B5     	 push {r4,r7,lr}
 2456              	.LCFI87:
 2457              	 .cfi_def_cfa_offset 12
 2458              	 .cfi_offset 4,-12
 2459              	 .cfi_offset 7,-8
 2460              	 .cfi_offset 14,-4
 2461 0002 85B0     	 sub sp,sp,#20
 2462              	.LCFI88:
 2463              	 .cfi_def_cfa_offset 32
 2464 0004 02AF     	 add r7,sp,#8
 2465              	.LCFI89:
 2466              	 .cfi_def_cfa 7,24
 2467 0006 7860     	 str r0,[r7,#4]
 2468 0008 0B46     	 mov r3,r1
 2469 000a 7B80     	 strh r3,[r7,#2]
 2470 000c 1346     	 mov r3,r2
 2471 000e 3B80     	 strh r3,[r7]
 610:../main.c     **** 	memcpy(p->payload, data, size);
 2472              	 .loc 7 610 0
 2473 0010 104B     	 ldr r3,.L127
 2474 0012 1B68     	 ldr r3,[r3]
 2475 0014 5A68     	 ldr r2,[r3,#4]
 2476 0016 7B88     	 ldrh r3,[r7,#2]
 2477 0018 1046     	 mov r0,r2
 2478 001a 7968     	 ldr r1,[r7,#4]
 2479 001c 1A46     	 mov r2,r3
 2480 001e FFF7FEFF 	 bl memcpy
 611:../main.c     **** 	p->len = p->tot_len = size;
 2481              	 .loc 7 611 0
 2482 0022 0C4B     	 ldr r3,.L127
 2483 0024 1A68     	 ldr r2,[r3]
 2484 0026 0B4B     	 ldr r3,.L127
 2485 0028 1B68     	 ldr r3,[r3]
 2486 002a 7988     	 ldrh r1,[r7,#2]
 2487 002c 1981     	 strh r1,[r3,#8]
 2488 002e 1B89     	 ldrh r3,[r3,#8]
 2489 0030 5381     	 strh r3,[r2,#10]
 612:../main.c     **** 
 613:../main.c     **** 	udp_sendto_if(pcb, p, &flash.dst_ip, port, netif);
 2490              	 .loc 7 613 0
 2491 0032 094B     	 ldr r3,.L127+4
 2492 0034 1968     	 ldr r1,[r3]
 2493 0036 074B     	 ldr r3,.L127
 2494 0038 1A68     	 ldr r2,[r3]
 2495 003a 084B     	 ldr r3,.L127+8
 2496 003c 1B68     	 ldr r3,[r3]
 2497 003e 3C88     	 ldrh r4,[r7]
 2498 0040 0093     	 str r3,[sp]
 2499 0042 0846     	 mov r0,r1
 2500 0044 1146     	 mov r1,r2
 2501 0046 064A     	 ldr r2,.L127+12
 2502 0048 2346     	 mov r3,r4
 2503 004a FFF7FEFF 	 bl udp_sendto_if
 614:../main.c     **** }
 2504              	 .loc 7 614 0
 2505 004e 0C37     	 adds r7,r7,#12
 2506              	.LCFI90:
 2507              	 .cfi_def_cfa_offset 12
 2508 0050 BD46     	 mov sp,r7
 2509              	.LCFI91:
 2510              	 .cfi_def_cfa_register 13
 2511              	 
 2512 0052 90BD     	 pop {r4,r7,pc}
 2513              	.L128:
 2514              	 .align 2
 2515              	.L127:
 2516 0054 00000000 	 .word p
 2517 0058 00000000 	 .word pcb
 2518 005c 00000000 	 .word netif
 2519 0060 04000000 	 .word flash+4
 2520              	 .cfi_endproc
 2521              	.LFE458:
 2523              	 .section .rodata
 2524 0542 0000     	 .align 2
 2525              	.LC0:
 2526 0544 00000000 	 .word 0
 2527 0548 01000000 	 .word 1
 2528 054c 02000000 	 .word 2
 2529 0550 03000000 	 .word 3
 2530              	 .section .text.main,"ax",%progbits
 2531              	 .align 2
 2532              	 .global main
 2533              	 .thumb
 2534              	 .thumb_func
 2536              	main:
 2537              	.LFB459:
 615:../main.c     **** 
 616:../main.c     **** // definitions needed by main
 617:../main.c     **** void adc_register_config();
 618:../main.c     **** void xmc_ADC_setup();
 619:../main.c     **** 
 620:../main.c     **** /*
 621:../main.c     **** * @brief main() - Application entry point
 622:../main.c     **** *
 623:../main.c     **** * <b>Details of function</b><br>
 624:../main.c     **** * This routine is the application entry point. It is invoked by the device startup code. It is resp
 625:../main.c     **** * invoking the APP initialization dispatcher routine - DAVE_Init() and hosting the place-holder for
 626:../main.c     **** * code.
 627:../main.c     **** */
 628:../main.c     **** int main(void) {
 2538              	 .loc 7 628 0
 2539              	 .cfi_startproc
 2540              	 
 2541              	 
 2542 0000 90B5     	 push {r4,r7,lr}
 2543              	.LCFI92:
 2544              	 .cfi_def_cfa_offset 12
 2545              	 .cfi_offset 4,-12
 2546              	 .cfi_offset 7,-8
 2547              	 .cfi_offset 14,-4
 2548 0002 91B0     	 sub sp,sp,#68
 2549              	.LCFI93:
 2550              	 .cfi_def_cfa_offset 80
 2551 0004 00AF     	 add r7,sp,#0
 2552              	.LCFI94:
 2553              	 .cfi_def_cfa_register 7
 629:../main.c     **** 	DAVE_STATUS_t status;
 630:../main.c     **** 	uint32_t timer_systimer_lwip; 				// Timer for Ethernet Checkouts???
 631:../main.c     **** 	uint8_t null[18] = {0x00}; 					// Null packet to "send" during ADC Transfers
 2554              	 .loc 7 631 0
 2555 0006 07F11003 	 add r3,r7,#16
 2556 000a 0022     	 movs r2,#0
 2557 000c 1A60     	 str r2,[r3]
 2558 000e 0433     	 adds r3,r3,#4
 2559 0010 0022     	 movs r2,#0
 2560 0012 1A60     	 str r2,[r3]
 2561 0014 0433     	 adds r3,r3,#4
 2562 0016 0022     	 movs r2,#0
 2563 0018 1A60     	 str r2,[r3]
 2564 001a 0433     	 adds r3,r3,#4
 2565 001c 0022     	 movs r2,#0
 2566 001e 1A60     	 str r2,[r3]
 2567 0020 0433     	 adds r3,r3,#4
 2568 0022 0022     	 movs r2,#0
 2569 0024 1A80     	 strh r2,[r3]
 2570 0026 0233     	 adds r3,r3,#2
 632:../main.c     **** 
 633:../main.c     **** 	// DAVE STARTUP
 634:../main.c     **** 	status = DAVE_Init(); /* Initialization of DAVE APPs  */
 2571              	 .loc 7 634 0
 2572 0028 FFF7FEFF 	 bl DAVE_Init
 2573 002c 0346     	 mov r3,r0
 2574 002e 87F82A30 	 strb r3,[r7,#42]
 635:../main.c     **** 	if(status != DAVE_STATUS_SUCCESS) {
 2575              	 .loc 7 635 0
 2576 0032 97F82A30 	 ldrb r3,[r7,#42]
 2577 0036 002B     	 cmp r3,#0
 2578 0038 00D0     	 beq .L130
 2579              	.L131:
 636:../main.c     **** 		/* Placeholder for error handler code.
 637:../main.c     **** 		* The while loop below can be replaced with an user error handler. */
 638:../main.c     **** 		XMC_DEBUG("DAVE APPs initialization failed\n");
 639:../main.c     **** 		while(1) {};
 2580              	 .loc 7 639 0 discriminator 1
 2581 003a FEE7     	 b .L131
 2582              	.L130:
 640:../main.c     **** 	}
 641:../main.c     **** 
 642:../main.c     **** 	// load config from flash
 643:../main.c     **** 	load_flash_config(REFLASH);
 2583              	 .loc 7 643 0
 2584 003c 0020     	 movs r0,#0
 2585 003e FFF7FEFF 	 bl load_flash_config
 644:../main.c     **** 
 645:../main.c     **** 	// Initialize UDP interface
 646:../main.c     **** 	local_udp_init();
 2586              	 .loc 7 646 0
 2587 0042 FFF7FEFF 	 bl local_udp_init
 647:../main.c     **** 
 648:../main.c     **** 	// Init TFTP server
 649:../main.c     **** 	tftp_init();
 2588              	 .loc 7 649 0
 2589 0046 FFF7FEFF 	 bl tftp_init
 650:../main.c     **** 
 651:../main.c     **** 	//Initialize ADCs
 652:../main.c     **** 	//Unlock / Config
 653:../main.c     **** 	// ADC0
 654:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_0); // Change slave
 2590              	 .loc 7 654 0
 2591 004a 9048     	 ldr r0,.L147
 2592 004c 0021     	 movs r1,#0
 2593 004e FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2594              	.LBB12:
 655:../main.c     **** 	for(int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2595              	 .loc 7 655 0
 2596 0052 0023     	 movs r3,#0
 2597 0054 FB63     	 str r3,[r7,#60]
 2598 0056 02E0     	 b .L132
 2599              	.L133:
 2600              	 .loc 7 655 0 is_stmt 0 discriminator 3
 2601 0058 FB6B     	 ldr r3,[r7,#60]
 2602 005a 0133     	 adds r3,r3,#1
 2603 005c FB63     	 str r3,[r7,#60]
 2604              	.L132:
 2605              	 .loc 7 655 0 discriminator 1
 2606 005e FB6B     	 ldr r3,[r7,#60]
 2607 0060 42F22732 	 movw r2,#8999
 2608 0064 9342     	 cmp r3,r2
 2609 0066 F7DD     	 ble .L133
 2610              	.LBE12:
 656:../main.c     **** 	adc_register_config();
 2611              	 .loc 7 656 0 is_stmt 1
 2612 0068 FFF7FEFF 	 bl adc_register_config
 657:../main.c     **** 
 658:../main.c     **** 	// ADC 1
 659:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_1); // Change slave
 2613              	 .loc 7 659 0
 2614 006c 8748     	 ldr r0,.L147
 2615 006e 0121     	 movs r1,#1
 2616 0070 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2617              	.LBB13:
 660:../main.c     **** 	for(int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2618              	 .loc 7 660 0
 2619 0074 0023     	 movs r3,#0
 2620 0076 BB63     	 str r3,[r7,#56]
 2621 0078 02E0     	 b .L134
 2622              	.L135:
 2623              	 .loc 7 660 0 is_stmt 0 discriminator 3
 2624 007a BB6B     	 ldr r3,[r7,#56]
 2625 007c 0133     	 adds r3,r3,#1
 2626 007e BB63     	 str r3,[r7,#56]
 2627              	.L134:
 2628              	 .loc 7 660 0 discriminator 1
 2629 0080 BB6B     	 ldr r3,[r7,#56]
 2630 0082 42F22732 	 movw r2,#8999
 2631 0086 9342     	 cmp r3,r2
 2632 0088 F7DD     	 ble .L135
 2633              	.LBE13:
 661:../main.c     **** 	adc_register_config();
 2634              	 .loc 7 661 0 is_stmt 1
 2635 008a FFF7FEFF 	 bl adc_register_config
 662:../main.c     **** 
 663:../main.c     **** 	// Turn on ADCs
 664:../main.c     **** 	// ADC0
 665:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_0); // Change slave
 2636              	 .loc 7 665 0
 2637 008e 7F48     	 ldr r0,.L147
 2638 0090 0021     	 movs r1,#0
 2639 0092 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2640              	.LBB14:
 666:../main.c     **** 	for(int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2641              	 .loc 7 666 0
 2642 0096 0023     	 movs r3,#0
 2643 0098 7B63     	 str r3,[r7,#52]
 2644 009a 02E0     	 b .L136
 2645              	.L137:
 2646              	 .loc 7 666 0 is_stmt 0 discriminator 3
 2647 009c 7B6B     	 ldr r3,[r7,#52]
 2648 009e 0133     	 adds r3,r3,#1
 2649 00a0 7B63     	 str r3,[r7,#52]
 2650              	.L136:
 2651              	 .loc 7 666 0 discriminator 1
 2652 00a2 7B6B     	 ldr r3,[r7,#52]
 2653 00a4 42F22732 	 movw r2,#8999
 2654 00a8 9342     	 cmp r3,r2
 2655 00aa F7DD     	 ble .L137
 2656              	.LBE14:
 667:../main.c     **** 	xmc_ADC_setup();
 2657              	 .loc 7 667 0 is_stmt 1
 2658 00ac FFF7FEFF 	 bl xmc_ADC_setup
 668:../main.c     **** 
 669:../main.c     **** 	// ADC 1
 670:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_1); // Change slave
 2659              	 .loc 7 670 0
 2660 00b0 7648     	 ldr r0,.L147
 2661 00b2 0121     	 movs r1,#1
 2662 00b4 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2663              	.LBB15:
 671:../main.c     **** 	for (int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2664              	 .loc 7 671 0
 2665 00b8 0023     	 movs r3,#0
 2666 00ba 3B63     	 str r3,[r7,#48]
 2667 00bc 02E0     	 b .L138
 2668              	.L139:
 2669              	 .loc 7 671 0 is_stmt 0 discriminator 3
 2670 00be 3B6B     	 ldr r3,[r7,#48]
 2671 00c0 0133     	 adds r3,r3,#1
 2672 00c2 3B63     	 str r3,[r7,#48]
 2673              	.L138:
 2674              	 .loc 7 671 0 discriminator 1
 2675 00c4 3B6B     	 ldr r3,[r7,#48]
 2676 00c6 42F22732 	 movw r2,#8999
 2677 00ca 9342     	 cmp r3,r2
 2678 00cc F7DD     	 ble .L139
 2679              	.LBE15:
 672:../main.c     **** 	xmc_ADC_setup();
 2680              	 .loc 7 672 0 is_stmt 1
 2681 00ce FFF7FEFF 	 bl xmc_ADC_setup
 673:../main.c     **** 
 674:../main.c     **** 	// RETURN TO ADC0
 675:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_0); // Change slave
 2682              	 .loc 7 675 0
 2683 00d2 6E48     	 ldr r0,.L147
 2684 00d4 0021     	 movs r1,#0
 2685 00d6 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2686              	.LBB16:
 676:../main.c     **** 	for(int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2687              	 .loc 7 676 0
 2688 00da 0023     	 movs r3,#0
 2689 00dc FB62     	 str r3,[r7,#44]
 2690 00de 02E0     	 b .L140
 2691              	.L141:
 2692              	 .loc 7 676 0 is_stmt 0 discriminator 3
 2693 00e0 FB6A     	 ldr r3,[r7,#44]
 2694 00e2 0133     	 adds r3,r3,#1
 2695 00e4 FB62     	 str r3,[r7,#44]
 2696              	.L140:
 2697              	 .loc 7 676 0 discriminator 1
 2698 00e6 FB6A     	 ldr r3,[r7,#44]
 2699 00e8 42F22732 	 movw r2,#8999
 2700 00ec 9342     	 cmp r3,r2
 2701 00ee F7DD     	 ble .L141
 2702              	.LBE16:
 677:../main.c     **** 
 678:../main.c     **** 
 679:../main.c     **** 	// Initialize and start lwip system timer
 680:../main.c     **** 	// don't need for UDP (no packets timeout, don't need to ask lwip to check)
 681:../main.c     **** 	timer_systimer_lwip = SYSTIMER_CreateTimer(10000, SYSTIMER_MODE_PERIODIC, (SYSTIMER_CALLBACK_t)sys
 2703              	 .loc 7 681 0 is_stmt 1
 2704 00f0 42F21070 	 movw r0,#10000
 2705 00f4 0121     	 movs r1,#1
 2706 00f6 664A     	 ldr r2,.L147+4
 2707 00f8 0023     	 movs r3,#0
 2708 00fa FFF7FEFF 	 bl SYSTIMER_CreateTimer
 2709 00fe 7862     	 str r0,[r7,#36]
 682:../main.c     **** 	SYSTIMER_StartTimer(timer_systimer_lwip);
 2710              	 .loc 7 682 0
 2711 0100 786A     	 ldr r0,[r7,#36]
 2712 0102 FFF7FEFF 	 bl SYSTIMER_StartTimer
 683:../main.c     **** 
 684:../main.c     **** 	// Enable interrupts once configuration complete
 685:../main.c     **** 	PIN_INTERRUPT_Enable(&PIN_INTERRUPT_ADC0); 	// ADC0 DRDY Interrupt
 2713              	 .loc 7 685 0
 2714 0106 6348     	 ldr r0,.L147+8
 2715 0108 FFF7FEFF 	 bl PIN_INTERRUPT_Enable
 686:../main.c     **** 	PIN_INTERRUPT_Enable(&PIN_INTERRUPT_ADC1); 	// ADC1 DRDY Interrupt
 2716              	 .loc 7 686 0
 2717 010c 6248     	 ldr r0,.L147+12
 2718 010e FFF7FEFF 	 bl PIN_INTERRUPT_Enable
 687:../main.c     **** 	INTERRUPT_Enable(&INTERRUPT_TC);			// Thermocouple Timer Interrupt
 2719              	 .loc 7 687 0
 2720 0112 6248     	 ldr r0,.L147+16
 2721 0114 FFF7FEFF 	 bl INTERRUPT_Enable
 688:../main.c     **** 	INTERRUPT_Enable(&INTERRUPT_TIMESTAMP);		// Millisecond Timestamping Interrupt Enabled
 2722              	 .loc 7 688 0
 2723 0118 6148     	 ldr r0,.L147+20
 2724 011a FFF7FEFF 	 bl INTERRUPT_Enable
 689:../main.c     **** 
 690:../main.c     **** 	enum XMC_SPI_CH_SLAVE_SELECT slave_select[NUM_TC] = {SPI_MASTER_SS_SIGNAL_0, SPI_MASTER_SS_SIGNAL_
 2725              	 .loc 7 690 0
 2726 011e 614B     	 ldr r3,.L147+24
 2727 0120 3C46     	 mov r4,r7
 2728 0122 0FCB     	 ldmia r3,{r0,r1,r2,r3}
 2729 0124 84E80F00 	 stmia r4,{r0,r1,r2,r3}
 691:../main.c     **** 	uint8_t tc_index = 0;
 2730              	 .loc 7 691 0
 2731 0128 0023     	 movs r3,#0
 2732 012a 87F82B30 	 strb r3,[r7,#43]
 2733              	.L146:
 692:../main.c     **** 
 693:../main.c     **** 	while(1) {
 694:../main.c     **** 		// Thermocouple SPI Transfers
 695:../main.c     **** 		if(read_tc == 1){ // Does timer say we should transfer?
 2734              	 .loc 7 695 0
 2735 012e 5E4B     	 ldr r3,.L147+28
 2736 0130 1B78     	 ldrb r3,[r3]
 2737 0132 012B     	 cmp r3,#1
 2738 0134 40D1     	 bne .L142
 696:../main.c     **** 			if (!SPI_MASTER_IsRxBusy(&SPI_MASTER_TC)) { // Check if SPI is not busy
 2739              	 .loc 7 696 0
 2740 0136 5D48     	 ldr r0,.L147+32
 2741 0138 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 2742 013c 0346     	 mov r3,r0
 2743 013e 83F00103 	 eor r3,r3,#1
 2744 0142 DBB2     	 uxtb r3,r3
 2745 0144 002B     	 cmp r3,#0
 2746 0146 37D0     	 beq .L142
 697:../main.c     **** 				SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_TC, slave_select[tc_index]);
 2747              	 .loc 7 697 0
 2748 0148 97F82B30 	 ldrb r3,[r7,#43]
 2749 014c 9B00     	 lsls r3,r3,#2
 2750 014e 07F14002 	 add r2,r7,#64
 2751 0152 1344     	 add r3,r3,r2
 2752 0154 53F8403C 	 ldr r3,[r3,#-64]
 2753 0158 DBB2     	 uxtb r3,r3
 2754 015a 5448     	 ldr r0,.L147+32
 2755 015c 1946     	 mov r1,r3
 2756 015e FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 698:../main.c     **** 				SPI_MASTER_Receive(&SPI_MASTER_TC, (uint8_t*)&(TC_buff.data[tc_index]), sizeof(uint32_t));
 2757              	 .loc 7 698 0
 2758 0162 97F82B30 	 ldrb r3,[r7,#43]
 2759 0166 0233     	 adds r3,r3,#2
 2760 0168 9B00     	 lsls r3,r3,#2
 2761 016a 514A     	 ldr r2,.L147+36
 2762 016c 1344     	 add r3,r3,r2
 2763 016e 0433     	 adds r3,r3,#4
 2764 0170 4E48     	 ldr r0,.L147+32
 2765 0172 1946     	 mov r1,r3
 2766 0174 0422     	 movs r2,#4
 2767 0176 FFF7FEFF 	 bl SPI_MASTER_Receive
 699:../main.c     **** 
 700:../main.c     **** 				tc_index++;
 2768              	 .loc 7 700 0
 2769 017a 97F82B30 	 ldrb r3,[r7,#43]
 2770 017e 0133     	 adds r3,r3,#1
 2771 0180 87F82B30 	 strb r3,[r7,#43]
 701:../main.c     **** 
 702:../main.c     **** 				if(tc_index == NUM_TC) {
 2772              	 .loc 7 702 0
 2773 0184 97F82B30 	 ldrb r3,[r7,#43]
 2774 0188 042B     	 cmp r3,#4
 2775 018a 15D1     	 bne .L142
 703:../main.c     **** 					tc_index = 0;
 2776              	 .loc 7 703 0
 2777 018c 0023     	 movs r3,#0
 2778 018e 87F82B30 	 strb r3,[r7,#43]
 704:../main.c     **** 					read_tc = 0;
 2779              	 .loc 7 704 0
 2780 0192 454B     	 ldr r3,.L147+28
 2781 0194 0022     	 movs r2,#0
 2782 0196 1A70     	 strb r2,[r3]
 705:../main.c     **** 
 706:../main.c     **** 					// Send out TC packet
 707:../main.c     **** 					TC_buff.header.seq_num = sequence_number;
 2783              	 .loc 7 707 0
 2784 0198 464B     	 ldr r3,.L147+40
 2785 019a 1B68     	 ldr r3,[r3]
 2786 019c 444A     	 ldr r2,.L147+36
 2787 019e 9360     	 str r3,[r2,#8]
 708:../main.c     **** 					sequence_number++;
 2788              	 .loc 7 708 0
 2789 01a0 444B     	 ldr r3,.L147+40
 2790 01a2 1B68     	 ldr r3,[r3]
 2791 01a4 0133     	 adds r3,r3,#1
 2792 01a6 434A     	 ldr r2,.L147+40
 2793 01a8 1360     	 str r3,[r2]
 709:../main.c     **** 					send_data((void*)&TC_buff, sizeof(thermocouple_packet_t), flash.tc_port);
 2794              	 .loc 7 709 0
 2795 01aa 434B     	 ldr r3,.L147+44
 2796 01ac DB8A     	 ldrh r3,[r3,#22]
 2797 01ae 4048     	 ldr r0,.L147+36
 2798 01b0 1C21     	 movs r1,#28
 2799 01b2 1A46     	 mov r2,r3
 2800 01b4 FFF7FEFF 	 bl send_data
 2801              	.L142:
 710:../main.c     **** 				}
 711:../main.c     **** 			}
 712:../main.c     **** 		} // End TC Read
 713:../main.c     **** 
 714:../main.c     **** 		// ADC SPI Transfers
 715:../main.c     **** 		// NEED TO SET SOME SORT OF PRIORITY HERE, WHERE WE NEED TO HAVE ADC1 HAPPEN, EVEN IF ADC1 IS REA
 716:../main.c     **** 		// NOTE: I HAD TO MAKE THE FIFO IN THE DAVE APP 32, NOT 16, BECAUSE 16 WOULD NOT HOLD ENOUGH DATA
 717:../main.c     **** 
 718:../main.c     **** 		// ADC0 SPI Transfers
 719:../main.c     **** 		if (read_adc0) { // Flag set
 2802              	 .loc 7 719 0
 2803 01b8 404B     	 ldr r3,.L147+48
 2804 01ba 1B78     	 ldrb r3,[r3]
 2805 01bc 002B     	 cmp r3,#0
 2806 01be 27D0     	 beq .L143
 720:../main.c     **** 			if (!SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)) { // SPI not already in transaction
 2807              	 .loc 7 720 0
 2808 01c0 3248     	 ldr r0,.L147
 2809 01c2 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 2810 01c6 0346     	 mov r3,r0
 2811 01c8 83F00103 	 eor r3,r3,#1
 2812 01cc DBB2     	 uxtb r3,r3
 2813 01ce 002B     	 cmp r3,#0
 2814 01d0 1ED0     	 beq .L143
 721:../main.c     **** 				SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC, SPI_MASTER_SS_SIGNAL_0); // Change to ADC0
 2815              	 .loc 7 721 0
 2816 01d2 2E48     	 ldr r0,.L147
 2817 01d4 0021     	 movs r1,#0
 2818 01d6 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 722:../main.c     **** 				SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, (uint8_t*)&(ADC0_buff.data), sizeof(ADC_data_t) + 3)
 2819              	 .loc 7 722 0
 2820 01da 07F11003 	 add r3,r7,#16
 2821 01de 2B48     	 ldr r0,.L147
 2822 01e0 1946     	 mov r1,r3
 2823 01e2 374A     	 ldr r2,.L147+52
 2824 01e4 1223     	 movs r3,#18
 2825 01e6 FFF7FEFF 	 bl SPI_MASTER_Transfer
 723:../main.c     **** 				read_adc0 = 0; // Reset Flag
 2826              	 .loc 7 723 0
 2827 01ea 344B     	 ldr r3,.L147+48
 2828 01ec 0022     	 movs r2,#0
 2829 01ee 1A70     	 strb r2,[r3]
 724:../main.c     **** 
 725:../main.c     **** 				// send out ADC0 packet
 726:../main.c     **** 				ADC0_buff.header.seq_num = sequence_number;
 2830              	 .loc 7 726 0
 2831 01f0 304B     	 ldr r3,.L147+40
 2832 01f2 1B68     	 ldr r3,[r3]
 2833 01f4 334A     	 ldr r2,.L147+56
 2834 01f6 9360     	 str r3,[r2,#8]
 727:../main.c     **** 				sequence_number++;
 2835              	 .loc 7 727 0
 2836 01f8 2E4B     	 ldr r3,.L147+40
 2837 01fa 1B68     	 ldr r3,[r3]
 2838 01fc 0133     	 adds r3,r3,#1
 2839 01fe 2D4A     	 ldr r2,.L147+40
 2840 0200 1360     	 str r3,[r2]
 728:../main.c     **** 				// be careful not to send zeros
 729:../main.c     **** 				send_data((void*)&ADC0_buff, sizeof(ADC_data_t) + sizeof(header_t), flash.adc0_port);
 2841              	 .loc 7 729 0
 2842 0202 2D4B     	 ldr r3,.L147+44
 2843 0204 5B8A     	 ldrh r3,[r3,#18]
 2844 0206 2F48     	 ldr r0,.L147+56
 2845 0208 1B21     	 movs r1,#27
 2846 020a 1A46     	 mov r2,r3
 2847 020c FFF7FEFF 	 bl send_data
 2848              	.L143:
 730:../main.c     **** 			}
 731:../main.c     **** 		}
 732:../main.c     **** 
 733:../main.c     **** 		// ADC1 SPI Transfers
 734:../main.c     **** 		if (read_adc1) {
 2849              	 .loc 7 734 0
 2850 0210 2D4B     	 ldr r3,.L147+60
 2851 0212 1B78     	 ldrb r3,[r3]
 2852 0214 002B     	 cmp r3,#0
 2853 0216 27D0     	 beq .L144
 735:../main.c     **** 			if (!SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)) { // SPI not already in transaction
 2854              	 .loc 7 735 0
 2855 0218 1C48     	 ldr r0,.L147
 2856 021a FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 2857 021e 0346     	 mov r3,r0
 2858 0220 83F00103 	 eor r3,r3,#1
 2859 0224 DBB2     	 uxtb r3,r3
 2860 0226 002B     	 cmp r3,#0
 2861 0228 1ED0     	 beq .L144
 736:../main.c     **** 				SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC, SPI_MASTER_SS_SIGNAL_1); // Change to ADC1
 2862              	 .loc 7 736 0
 2863 022a 1848     	 ldr r0,.L147
 2864 022c 0121     	 movs r1,#1
 2865 022e FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 737:../main.c     **** 				SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, (uint8_t*)&(ADC1_buff.data), sizeof(ADC_data_t) + 3)
 2866              	 .loc 7 737 0
 2867 0232 07F11003 	 add r3,r7,#16
 2868 0236 1548     	 ldr r0,.L147
 2869 0238 1946     	 mov r1,r3
 2870 023a 244A     	 ldr r2,.L147+64
 2871 023c 1223     	 movs r3,#18
 2872 023e FFF7FEFF 	 bl SPI_MASTER_Transfer
 738:../main.c     **** 				read_adc1 = 0; // Reset Flag
 2873              	 .loc 7 738 0
 2874 0242 214B     	 ldr r3,.L147+60
 2875 0244 0022     	 movs r2,#0
 2876 0246 1A70     	 strb r2,[r3]
 739:../main.c     **** 
 740:../main.c     **** 				// send out ADC0 packet
 741:../main.c     **** 				ADC1_buff.header.seq_num = sequence_number;
 2877              	 .loc 7 741 0
 2878 0248 1A4B     	 ldr r3,.L147+40
 2879 024a 1B68     	 ldr r3,[r3]
 2880 024c 204A     	 ldr r2,.L147+68
 2881 024e 9360     	 str r3,[r2,#8]
 742:../main.c     **** 				sequence_number++;
 2882              	 .loc 7 742 0
 2883 0250 184B     	 ldr r3,.L147+40
 2884 0252 1B68     	 ldr r3,[r3]
 2885 0254 0133     	 adds r3,r3,#1
 2886 0256 174A     	 ldr r2,.L147+40
 2887 0258 1360     	 str r3,[r2]
 743:../main.c     **** 				// be careful not to send zeros
 744:../main.c     **** 				send_data((void*)&ADC1_buff, sizeof(ADC_data_t) + sizeof(header_t), flash.adc1_port);
 2888              	 .loc 7 744 0
 2889 025a 174B     	 ldr r3,.L147+44
 2890 025c 9B8A     	 ldrh r3,[r3,#20]
 2891 025e 1C48     	 ldr r0,.L147+68
 2892 0260 1B21     	 movs r1,#27
 2893 0262 1A46     	 mov r2,r3
 2894 0264 FFF7FEFF 	 bl send_data
 2895              	.L144:
 745:../main.c     **** 			}
 746:../main.c     **** 		}
 747:../main.c     **** 
 748:../main.c     **** 		if(tftp_send) {
 2896              	 .loc 7 748 0
 2897 0268 1A4B     	 ldr r3,.L147+72
 2898 026a 1B78     	 ldrb r3,[r3]
 2899 026c 002B     	 cmp r3,#0
 2900 026e 0BD0     	 beq .L145
 749:../main.c     **** 			// always just send out the help message
 750:../main.c     **** 			tftp_send_data(help_msg, &last_addr, last_port);
 2901              	 .loc 7 750 0
 2902 0270 194B     	 ldr r3,.L147+76
 2903 0272 1A68     	 ldr r2,[r3]
 2904 0274 194B     	 ldr r3,.L147+80
 2905 0276 1B88     	 ldrh r3,[r3]
 2906 0278 1046     	 mov r0,r2
 2907 027a 1949     	 ldr r1,.L147+84
 2908 027c 1A46     	 mov r2,r3
 2909 027e FFF7FEFF 	 bl tftp_send_data
 751:../main.c     **** 			tftp_send = 0;
 2910              	 .loc 7 751 0
 2911 0282 144B     	 ldr r3,.L147+72
 2912 0284 0022     	 movs r2,#0
 2913 0286 1A70     	 strb r2,[r3]
 2914              	.L145:
 752:../main.c     **** 		}
 753:../main.c     **** 	} // End While Loop
 2915              	 .loc 7 753 0
 2916 0288 51E7     	 b .L146
 2917              	.L148:
 2918 028a 00BF     	 .align 2
 2919              	.L147:
 2920 028c 00000000 	 .word SPI_MASTER_ADC
 2921 0290 00000000 	 .word sys_check_timeouts
 2922 0294 00000000 	 .word PIN_INTERRUPT_ADC0
 2923 0298 00000000 	 .word PIN_INTERRUPT_ADC1
 2924 029c 00000000 	 .word INTERRUPT_TC
 2925 02a0 00000000 	 .word INTERRUPT_TIMESTAMP
 2926 02a4 44050000 	 .word .LC0
 2927 02a8 00000000 	 .word read_tc
 2928 02ac 00000000 	 .word SPI_MASTER_TC
 2929 02b0 00000000 	 .word TC_buff
 2930 02b4 00000000 	 .word sequence_number
 2931 02b8 00000000 	 .word flash
 2932 02bc 00000000 	 .word read_adc0
 2933 02c0 0C000000 	 .word ADC0_buff+12
 2934 02c4 00000000 	 .word ADC0_buff
 2935 02c8 00000000 	 .word read_adc1
 2936 02cc 0C000000 	 .word ADC1_buff+12
 2937 02d0 00000000 	 .word ADC1_buff
 2938 02d4 00000000 	 .word tftp_send
 2939 02d8 00000000 	 .word help_msg
 2940 02dc 00000000 	 .word last_port
 2941 02e0 00000000 	 .word last_addr
 2942              	 .cfi_endproc
 2943              	.LFE459:
 2945              	 .section .text.CCU43_1_IRQHandler,"ax",%progbits
 2946              	 .align 2
 2947              	 .global CCU43_1_IRQHandler
 2948              	 .thumb
 2949              	 .thumb_func
 2951              	CCU43_1_IRQHandler:
 2952              	.LFB460:
 754:../main.c     **** } // End main
 755:../main.c     **** 
 756:../main.c     **** 
 757:../main.c     **** // INTERRUPTS /////////////////////////////////////////////////////////////////////////////////////
 758:../main.c     **** 
 759:../main.c     **** 	// Timer configured with 1000us period = 1ms
 760:../main.c     **** 		void TimeStampIRQ(void) {
 2953              	 .loc 7 760 0
 2954              	 .cfi_startproc
 2955              	 
 2956              	 
 2957 0000 80B5     	 push {r7,lr}
 2958              	.LCFI95:
 2959              	 .cfi_def_cfa_offset 8
 2960              	 .cfi_offset 7,-8
 2961              	 .cfi_offset 14,-4
 2962 0002 00AF     	 add r7,sp,#0
 2963              	.LCFI96:
 2964              	 .cfi_def_cfa_register 7
 761:../main.c     **** 			TIMER_ClearEvent(&TIMER_TIMESTAMP); // Clear Event Flag
 2965              	 .loc 7 761 0
 2966 0004 0448     	 ldr r0,.L151
 2967 0006 FFF7FEFF 	 bl TIMER_ClearEvent
 762:../main.c     **** 			millisec++; 						// New device uptime
 2968              	 .loc 7 762 0
 2969 000a 044B     	 ldr r3,.L151+4
 2970 000c 1B68     	 ldr r3,[r3]
 2971 000e 0133     	 adds r3,r3,#1
 2972 0010 024A     	 ldr r2,.L151+4
 2973 0012 1360     	 str r3,[r2]
 763:../main.c     **** 			return;
 2974              	 .loc 7 763 0
 2975 0014 00BF     	 nop
 764:../main.c     **** 		}
 2976              	 .loc 7 764 0
 2977 0016 80BD     	 pop {r7,pc}
 2978              	.L152:
 2979              	 .align 2
 2980              	.L151:
 2981 0018 00000000 	 .word TIMER_TIMESTAMP
 2982 001c 00000000 	 .word millisec
 2983              	 .cfi_endproc
 2984              	.LFE460:
 2986              	 .section .text.CCU43_0_IRQHandler,"ax",%progbits
 2987              	 .align 2
 2988              	 .global CCU43_0_IRQHandler
 2989              	 .thumb
 2990              	 .thumb_func
 2992              	CCU43_0_IRQHandler:
 2993              	.LFB461:
 765:../main.c     **** 
 766:../main.c     **** 	// Thermocouple trigger -- Timer configured with 100000us period = 100ms = 10Hz
 767:../main.c     **** 		void TCIRQ(void) {
 2994              	 .loc 7 767 0
 2995              	 .cfi_startproc
 2996              	 
 2997              	 
 2998 0000 80B5     	 push {r7,lr}
 2999              	.LCFI97:
 3000              	 .cfi_def_cfa_offset 8
 3001              	 .cfi_offset 7,-8
 3002              	 .cfi_offset 14,-4
 3003 0002 00AF     	 add r7,sp,#0
 3004              	.LCFI98:
 3005              	 .cfi_def_cfa_register 7
 768:../main.c     **** 			TIMER_ClearEvent(&TIMER_TC);		// Clear Event Flag
 3006              	 .loc 7 768 0
 3007 0004 0A48     	 ldr r0,.L154
 3008 0006 FFF7FEFF 	 bl TIMER_ClearEvent
 769:../main.c     **** 			TC_buff.header.ms = millisec;
 3009              	 .loc 7 769 0
 3010 000a 0A4B     	 ldr r3,.L154+4
 3011 000c 1B68     	 ldr r3,[r3]
 3012 000e 0A4A     	 ldr r2,.L154+8
 3013 0010 1360     	 str r3,[r2]
 770:../main.c     **** 			TC_buff.header.us = TIMER_GetTime(&TIMER_TIMESTAMP) / 100;
 3014              	 .loc 7 770 0
 3015 0012 0A48     	 ldr r0,.L154+12
 3016 0014 FFF7FEFF 	 bl TIMER_GetTime
 3017 0018 0246     	 mov r2,r0
 3018 001a 094B     	 ldr r3,.L154+16
 3019 001c A3FB0223 	 umull r2,r3,r3,r2
 3020 0020 5B09     	 lsrs r3,r3,#5
 3021 0022 054A     	 ldr r2,.L154+8
 3022 0024 5360     	 str r3,[r2,#4]
 771:../main.c     **** 			read_tc = 1;		// Set flag to read Thermocouples
 3023              	 .loc 7 771 0
 3024 0026 074B     	 ldr r3,.L154+20
 3025 0028 0122     	 movs r2,#1
 3026 002a 1A70     	 strb r2,[r3]
 772:../main.c     **** 		}
 3027              	 .loc 7 772 0
 3028 002c 80BD     	 pop {r7,pc}
 3029              	.L155:
 3030 002e 00BF     	 .align 2
 3031              	.L154:
 3032 0030 00000000 	 .word TIMER_TC
 3033 0034 00000000 	 .word millisec
 3034 0038 00000000 	 .word TC_buff
 3035 003c 00000000 	 .word TIMER_TIMESTAMP
 3036 0040 1F85EB51 	 .word 1374389535
 3037 0044 00000000 	 .word read_tc
 3038              	 .cfi_endproc
 3039              	.LFE461:
 3041              	 .section .text.ERU0_3_IRQHandler,"ax",%progbits
 3042              	 .align 2
 3043              	 .global ERU0_3_IRQHandler
 3044              	 .thumb
 3045              	 .thumb_func
 3047              	ERU0_3_IRQHandler:
 3048              	.LFB462:
 773:../main.c     **** 
 774:../main.c     **** 
 775:../main.c     **** 	// Data Ready Interrupt for ADC0
 776:../main.c     **** 		void ADC0_DRDY_INT(){
 3049              	 .loc 7 776 0
 3050              	 .cfi_startproc
 3051              	 
 3052              	 
 3053 0000 80B5     	 push {r7,lr}
 3054              	.LCFI99:
 3055              	 .cfi_def_cfa_offset 8
 3056              	 .cfi_offset 7,-8
 3057              	 .cfi_offset 14,-4
 3058 0002 00AF     	 add r7,sp,#0
 3059              	.LCFI100:
 3060              	 .cfi_def_cfa_register 7
 777:../main.c     **** 			ADC0_buff.header.ms = millisec;
 3061              	 .loc 7 777 0
 3062 0004 084B     	 ldr r3,.L157
 3063 0006 1B68     	 ldr r3,[r3]
 3064 0008 084A     	 ldr r2,.L157+4
 3065 000a 1360     	 str r3,[r2]
 778:../main.c     **** 			ADC0_buff.header.us = TIMER_GetTime(&TIMER_TIMESTAMP) / 100;
 3066              	 .loc 7 778 0
 3067 000c 0848     	 ldr r0,.L157+8
 3068 000e FFF7FEFF 	 bl TIMER_GetTime
 3069 0012 0246     	 mov r2,r0
 3070 0014 074B     	 ldr r3,.L157+12
 3071 0016 A3FB0223 	 umull r2,r3,r3,r2
 3072 001a 5B09     	 lsrs r3,r3,#5
 3073 001c 034A     	 ldr r2,.L157+4
 3074 001e 5360     	 str r3,[r2,#4]
 779:../main.c     **** 			read_adc0 = 1; // Set flag to read ADC0
 3075              	 .loc 7 779 0
 3076 0020 054B     	 ldr r3,.L157+16
 3077 0022 0122     	 movs r2,#1
 3078 0024 1A70     	 strb r2,[r3]
 780:../main.c     **** 		}
 3079              	 .loc 7 780 0
 3080 0026 80BD     	 pop {r7,pc}
 3081              	.L158:
 3082              	 .align 2
 3083              	.L157:
 3084 0028 00000000 	 .word millisec
 3085 002c 00000000 	 .word ADC0_buff
 3086 0030 00000000 	 .word TIMER_TIMESTAMP
 3087 0034 1F85EB51 	 .word 1374389535
 3088 0038 00000000 	 .word read_adc0
 3089              	 .cfi_endproc
 3090              	.LFE462:
 3092              	 .section .text.ERU0_2_IRQHandler,"ax",%progbits
 3093              	 .align 2
 3094              	 .global ERU0_2_IRQHandler
 3095              	 .thumb
 3096              	 .thumb_func
 3098              	ERU0_2_IRQHandler:
 3099              	.LFB463:
 781:../main.c     **** 
 782:../main.c     **** 	// Data Ready Interrupt for ADC1
 783:../main.c     **** 		void ADC1_DRDY_INT(){
 3100              	 .loc 7 783 0
 3101              	 .cfi_startproc
 3102              	 
 3103              	 
 3104 0000 80B5     	 push {r7,lr}
 3105              	.LCFI101:
 3106              	 .cfi_def_cfa_offset 8
 3107              	 .cfi_offset 7,-8
 3108              	 .cfi_offset 14,-4
 3109 0002 00AF     	 add r7,sp,#0
 3110              	.LCFI102:
 3111              	 .cfi_def_cfa_register 7
 784:../main.c     **** 			ADC1_buff.header.ms = millisec;
 3112              	 .loc 7 784 0
 3113 0004 084B     	 ldr r3,.L160
 3114 0006 1B68     	 ldr r3,[r3]
 3115 0008 084A     	 ldr r2,.L160+4
 3116 000a 1360     	 str r3,[r2]
 785:../main.c     **** 			ADC1_buff.header.us = TIMER_GetTime(&TIMER_TIMESTAMP) / 100;
 3117              	 .loc 7 785 0
 3118 000c 0848     	 ldr r0,.L160+8
 3119 000e FFF7FEFF 	 bl TIMER_GetTime
 3120 0012 0246     	 mov r2,r0
 3121 0014 074B     	 ldr r3,.L160+12
 3122 0016 A3FB0223 	 umull r2,r3,r3,r2
 3123 001a 5B09     	 lsrs r3,r3,#5
 3124 001c 034A     	 ldr r2,.L160+4
 3125 001e 5360     	 str r3,[r2,#4]
 786:../main.c     **** 			read_adc1 = 1; // Set flag to read ADC1
 3126              	 .loc 7 786 0
 3127 0020 054B     	 ldr r3,.L160+16
 3128 0022 0122     	 movs r2,#1
 3129 0024 1A70     	 strb r2,[r3]
 787:../main.c     **** 		}
 3130              	 .loc 7 787 0
 3131 0026 80BD     	 pop {r7,pc}
 3132              	.L161:
 3133              	 .align 2
 3134              	.L160:
 3135 0028 00000000 	 .word millisec
 3136 002c 00000000 	 .word ADC1_buff
 3137 0030 00000000 	 .word TIMER_TIMESTAMP
 3138 0034 1F85EB51 	 .word 1374389535
 3139 0038 00000000 	 .word read_adc1
 3140              	 .cfi_endproc
 3141              	.LFE463:
 3143              	 .section .rodata
 3144              	 .align 2
 3145              	.LC1:
 3146 0554 06       	 .byte 6
 3147 0555 55       	 .byte 85
 3148 0556 00       	 .byte 0
 3149 0557 00       	 .align 2
 3150              	.LC2:
 3151 0558 4B       	 .byte 75
 3152 0559 68       	 .byte 104
 3153 055a 00       	 .byte 0
 3154 055b 00       	 .align 2
 3155              	.LC3:
 3156 055c 4C       	 .byte 76
 3157 055d 3C       	 .byte 60
 3158 055e 00       	 .byte 0
 3159 055f 00       	 .align 2
 3160              	.LC4:
 3161 0560 4D       	 .byte 77
 3162 0561 02       	 .byte 2
 3163 0562 00       	 .byte 0
 3164 0563 00       	 .align 2
 3165              	.LC5:
 3166 0564 4E       	 .byte 78
 3167 0565 4E       	 .byte 78
 3168 0566 00       	 .byte 0
 3169              	 .section .text.adc_register_config,"ax",%progbits
 3170              	 .align 2
 3171              	 .global adc_register_config
 3172              	 .thumb
 3173              	 .thumb_func
 3175              	adc_register_config:
 3176              	.LFB464:
 788:../main.c     **** 
 789:../main.c     **** 
 790:../main.c     **** // FUNCIONS ///////////////////////////////////////////////////////////////////////////////////////
 791:../main.c     **** 
 792:../main.c     **** void adc_register_config() {
 3177              	 .loc 7 792 0
 3178              	 .cfi_startproc
 3179              	 
 3180              	 
 3181 0000 80B5     	 push {r7,lr}
 3182              	.LCFI103:
 3183              	 .cfi_def_cfa_offset 8
 3184              	 .cfi_offset 7,-8
 3185              	 .cfi_offset 14,-4
 3186 0002 8AB0     	 sub sp,sp,#40
 3187              	.LCFI104:
 3188              	 .cfi_def_cfa_offset 48
 3189 0004 00AF     	 add r7,sp,#0
 3190              	.LCFI105:
 3191              	 .cfi_def_cfa_register 7
 793:../main.c     **** 	// Register Configurations
 794:../main.c     **** 		uint8_t unlock[3] = {0x06, 0x55, 0x0}; 				// Unlocks ADC
 3192              	 .loc 7 794 0
 3193 0006 754A     	 ldr r2,.L176
 3194 0008 07F12403 	 add r3,r7,#36
 3195 000c 1188     	 ldrh r1,[r2]
 3196 000e 9278     	 ldrb r2,[r2,#2]
 3197 0010 1980     	 strh r1,[r3]
 3198 0012 9A70     	 strb r2,[r3,#2]
 795:../main.c     **** 		uint8_t null[18] = {0x00};							// Sends null for reads
 3199              	 .loc 7 795 0
 3200 0014 07F11003 	 add r3,r7,#16
 3201 0018 0022     	 movs r2,#0
 3202 001a 1A60     	 str r2,[r3]
 3203 001c 0433     	 adds r3,r3,#4
 3204 001e 0022     	 movs r2,#0
 3205 0020 1A60     	 str r2,[r3]
 3206 0022 0433     	 adds r3,r3,#4
 3207 0024 0022     	 movs r2,#0
 3208 0026 1A60     	 str r2,[r3]
 3209 0028 0433     	 adds r3,r3,#4
 3210 002a 0022     	 movs r2,#0
 3211 002c 1A60     	 str r2,[r3]
 3212 002e 0433     	 adds r3,r3,#4
 3213 0030 0022     	 movs r2,#0
 3214 0032 1A80     	 strh r2,[r3]
 3215 0034 0233     	 adds r3,r3,#2
 796:../main.c     **** 		uint8_t write_A_SYS_CFG[3] = {0x4B, 0x68, 0x00};	// b(01101000) -- Neg Charge Pump Powered Down |
 3216              	 .loc 7 796 0
 3217 0036 6A4A     	 ldr r2,.L176+4
 3218 0038 07F10C03 	 add r3,r7,#12
 3219 003c 1188     	 ldrh r1,[r2]
 3220 003e 9278     	 ldrb r2,[r2,#2]
 3221 0040 1980     	 strh r1,[r3]
 3222 0042 9A70     	 strb r2,[r3,#2]
 797:../main.c     **** 		uint8_t write_D_SYS_CFG[3] = {0x4C, 0x3C, 0x00};	// b(00111100) -- Watchdog Disabled | No CRC | 1
 3223              	 .loc 7 797 0
 3224 0044 674A     	 ldr r2,.L176+8
 3225 0046 07F10803 	 add r3,r7,#8
 3226 004a 1188     	 ldrh r1,[r2]
 3227 004c 9278     	 ldrb r2,[r2,#2]
 3228 004e 1980     	 strh r1,[r3]
 3229 0050 9A70     	 strb r2,[r3,#2]
 798:../main.c     **** 		uint8_t write_CLK1[3] = {0x4D, 0x02, 0x00};			// b(00000010) -- XTAL CLK Source | CLKIN /2
 3230              	 .loc 7 798 0
 3231 0052 654A     	 ldr r2,.L176+12
 3232 0054 3B1D     	 adds r3,r7,#4
 3233 0056 1188     	 ldrh r1,[r2]
 3234 0058 9278     	 ldrb r2,[r2,#2]
 3235 005a 1980     	 strh r1,[r3]
 3236 005c 9A70     	 strb r2,[r3,#2]
 799:../main.c     **** 		uint8_t write_CLK2_43kHz[3] = {0x4E, 0x4E, 0x00};	// b(01001110) -- ICLK / 4 | OSR = fMOD / 48
 3237              	 .loc 7 799 0
 3238 005e 634A     	 ldr r2,.L176+16
 3239 0060 3B46     	 mov r3,r7
 3240 0062 1188     	 ldrh r1,[r2]
 3241 0064 9278     	 ldrb r2,[r2,#2]
 3242 0066 1980     	 strh r1,[r3]
 3243 0068 9A70     	 strb r2,[r3,#2]
 3244              	.LBB17:
 800:../main.c     **** //		uint8_t write_CLK2_8kHz[3] = {0x4E, 0x48, 0x00};	// b(01001000) -- ICLK / 4 | OSR = fMOD / 256
 801:../main.c     **** 		// NOTE -- write_CLK2_43kHz gives a final sample rate of 42.667kHz
 802:../main.c     **** 		// NOTE -- write_CLK2_8kHz gives a final sample rate of 8kHz
 803:../main.c     **** 
 804:../main.c     **** 
 805:../main.c     **** 	// Clear configArray for debug
 806:../main.c     **** 		for (uint8_t i = 0; i<  56; i++){
 3245              	 .loc 7 806 0
 3246 006a 0023     	 movs r3,#0
 3247 006c 87F82730 	 strb r3,[r7,#39]
 3248 0070 09E0     	 b .L163
 3249              	.L164:
 807:../main.c     **** 			configArray[i] = 0x00;
 3250              	 .loc 7 807 0 discriminator 3
 3251 0072 97F82730 	 ldrb r3,[r7,#39]
 3252 0076 5E4A     	 ldr r2,.L176+20
 3253 0078 0021     	 movs r1,#0
 3254 007a D154     	 strb r1,[r2,r3]
 806:../main.c     **** 			configArray[i] = 0x00;
 3255              	 .loc 7 806 0 discriminator 3
 3256 007c 97F82730 	 ldrb r3,[r7,#39]
 3257 0080 0133     	 adds r3,r3,#1
 3258 0082 87F82730 	 strb r3,[r7,#39]
 3259              	.L163:
 806:../main.c     **** 			configArray[i] = 0x00;
 3260              	 .loc 7 806 0 is_stmt 0 discriminator 1
 3261 0086 97F82730 	 ldrb r3,[r7,#39]
 3262 008a 372B     	 cmp r3,#55
 3263 008c F1D9     	 bls .L164
 3264              	.LBE17:
 808:../main.c     **** 		}
 809:../main.c     **** 
 810:../main.c     **** 	// Transfer Null
 811:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray, 3U);
 3265              	 .loc 7 811 0 is_stmt 1
 3266 008e 07F11003 	 add r3,r7,#16
 3267 0092 5848     	 ldr r0,.L176+24
 3268 0094 1946     	 mov r1,r3
 3269 0096 564A     	 ldr r2,.L176+20
 3270 0098 0323     	 movs r3,#3
 3271 009a FFF7FEFF 	 bl SPI_MASTER_Transfer
 812:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3272              	 .loc 7 812 0
 3273 009e 00BF     	 nop
 3274              	.L165:
 3275              	 .loc 7 812 0 is_stmt 0 discriminator 1
 3276 00a0 5448     	 ldr r0,.L176+24
 3277 00a2 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3278 00a6 0346     	 mov r3,r0
 3279 00a8 002B     	 cmp r3,#0
 3280 00aa F9D1     	 bne .L165
 813:../main.c     **** 
 814:../main.c     **** 	//  Unlock ADC for configuration
 815:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, unlock, configArray, 3U);
 3281              	 .loc 7 815 0 is_stmt 1
 3282 00ac 07F12403 	 add r3,r7,#36
 3283 00b0 5048     	 ldr r0,.L176+24
 3284 00b2 1946     	 mov r1,r3
 3285 00b4 4E4A     	 ldr r2,.L176+20
 3286 00b6 0323     	 movs r3,#3
 3287 00b8 FFF7FEFF 	 bl SPI_MASTER_Transfer
 816:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3288              	 .loc 7 816 0
 3289 00bc 00BF     	 nop
 3290              	.L166:
 3291              	 .loc 7 816 0 is_stmt 0 discriminator 1
 3292 00be 4D48     	 ldr r0,.L176+24
 3293 00c0 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3294 00c4 0346     	 mov r3,r0
 3295 00c6 002B     	 cmp r3,#0
 3296 00c8 F9D1     	 bne .L166
 817:../main.c     **** 
 818:../main.c     **** 	// Transfer Null
 819:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+3, 3U);
 3297              	 .loc 7 819 0 is_stmt 1
 3298 00ca 07F11003 	 add r3,r7,#16
 3299 00ce 4948     	 ldr r0,.L176+24
 3300 00d0 1946     	 mov r1,r3
 3301 00d2 494A     	 ldr r2,.L176+28
 3302 00d4 0323     	 movs r3,#3
 3303 00d6 FFF7FEFF 	 bl SPI_MASTER_Transfer
 820:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3304              	 .loc 7 820 0
 3305 00da 00BF     	 nop
 3306              	.L167:
 3307              	 .loc 7 820 0 is_stmt 0 discriminator 1
 3308 00dc 4548     	 ldr r0,.L176+24
 3309 00de FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3310 00e2 0346     	 mov r3,r0
 3311 00e4 002B     	 cmp r3,#0
 3312 00e6 F9D1     	 bne .L167
 821:../main.c     **** 
 822:../main.c     **** 	// Write to A_SYS_CFG (See Above)
 823:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_A_SYS_CFG, configArray+6, 3U);
 3313              	 .loc 7 823 0 is_stmt 1
 3314 00e8 07F10C03 	 add r3,r7,#12
 3315 00ec 4148     	 ldr r0,.L176+24
 3316 00ee 1946     	 mov r1,r3
 3317 00f0 424A     	 ldr r2,.L176+32
 3318 00f2 0323     	 movs r3,#3
 3319 00f4 FFF7FEFF 	 bl SPI_MASTER_Transfer
 824:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3320              	 .loc 7 824 0
 3321 00f8 00BF     	 nop
 3322              	.L168:
 3323              	 .loc 7 824 0 is_stmt 0 discriminator 1
 3324 00fa 3E48     	 ldr r0,.L176+24
 3325 00fc FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3326 0100 0346     	 mov r3,r0
 3327 0102 002B     	 cmp r3,#0
 3328 0104 F9D1     	 bne .L168
 825:../main.c     **** 		// Transfer Null
 826:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+9, 3U);
 3329              	 .loc 7 826 0 is_stmt 1
 3330 0106 07F11003 	 add r3,r7,#16
 3331 010a 3A48     	 ldr r0,.L176+24
 3332 010c 1946     	 mov r1,r3
 3333 010e 3C4A     	 ldr r2,.L176+36
 3334 0110 0323     	 movs r3,#3
 3335 0112 FFF7FEFF 	 bl SPI_MASTER_Transfer
 827:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3336              	 .loc 7 827 0
 3337 0116 00BF     	 nop
 3338              	.L169:
 3339              	 .loc 7 827 0 is_stmt 0 discriminator 1
 3340 0118 3648     	 ldr r0,.L176+24
 3341 011a FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3342 011e 0346     	 mov r3,r0
 3343 0120 002B     	 cmp r3,#0
 3344 0122 F9D1     	 bne .L169
 828:../main.c     **** 
 829:../main.c     **** 	// Write to D_SYS_CFG (See Above)
 830:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_D_SYS_CFG, configArray+12, 3U);
 3345              	 .loc 7 830 0 is_stmt 1
 3346 0124 07F10803 	 add r3,r7,#8
 3347 0128 3248     	 ldr r0,.L176+24
 3348 012a 1946     	 mov r1,r3
 3349 012c 354A     	 ldr r2,.L176+40
 3350 012e 0323     	 movs r3,#3
 3351 0130 FFF7FEFF 	 bl SPI_MASTER_Transfer
 831:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3352              	 .loc 7 831 0
 3353 0134 00BF     	 nop
 3354              	.L170:
 3355              	 .loc 7 831 0 is_stmt 0 discriminator 1
 3356 0136 2F48     	 ldr r0,.L176+24
 3357 0138 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3358 013c 0346     	 mov r3,r0
 3359 013e 002B     	 cmp r3,#0
 3360 0140 F9D1     	 bne .L170
 832:../main.c     **** 
 833:../main.c     **** 	// Transfer Null
 834:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+15, 3U);
 3361              	 .loc 7 834 0 is_stmt 1
 3362 0142 07F11003 	 add r3,r7,#16
 3363 0146 2B48     	 ldr r0,.L176+24
 3364 0148 1946     	 mov r1,r3
 3365 014a 2F4A     	 ldr r2,.L176+44
 3366 014c 0323     	 movs r3,#3
 3367 014e FFF7FEFF 	 bl SPI_MASTER_Transfer
 835:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3368              	 .loc 7 835 0
 3369 0152 00BF     	 nop
 3370              	.L171:
 3371              	 .loc 7 835 0 is_stmt 0 discriminator 1
 3372 0154 2748     	 ldr r0,.L176+24
 3373 0156 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3374 015a 0346     	 mov r3,r0
 3375 015c 002B     	 cmp r3,#0
 3376 015e F9D1     	 bne .L171
 836:../main.c     **** 
 837:../main.c     **** 	// Write to CLK1 (See Above)
 838:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_CLK1, configArray+18, 3U);
 3377              	 .loc 7 838 0 is_stmt 1
 3378 0160 3B1D     	 adds r3,r7,#4
 3379 0162 2448     	 ldr r0,.L176+24
 3380 0164 1946     	 mov r1,r3
 3381 0166 294A     	 ldr r2,.L176+48
 3382 0168 0323     	 movs r3,#3
 3383 016a FFF7FEFF 	 bl SPI_MASTER_Transfer
 839:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3384              	 .loc 7 839 0
 3385 016e 00BF     	 nop
 3386              	.L172:
 3387              	 .loc 7 839 0 is_stmt 0 discriminator 1
 3388 0170 2048     	 ldr r0,.L176+24
 3389 0172 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3390 0176 0346     	 mov r3,r0
 3391 0178 002B     	 cmp r3,#0
 3392 017a F9D1     	 bne .L172
 840:../main.c     **** 
 841:../main.c     **** 	// Transfer Null
 842:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+21, 3U);
 3393              	 .loc 7 842 0 is_stmt 1
 3394 017c 07F11003 	 add r3,r7,#16
 3395 0180 1C48     	 ldr r0,.L176+24
 3396 0182 1946     	 mov r1,r3
 3397 0184 224A     	 ldr r2,.L176+52
 3398 0186 0323     	 movs r3,#3
 3399 0188 FFF7FEFF 	 bl SPI_MASTER_Transfer
 843:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3400              	 .loc 7 843 0
 3401 018c 00BF     	 nop
 3402              	.L173:
 3403              	 .loc 7 843 0 is_stmt 0 discriminator 1
 3404 018e 1948     	 ldr r0,.L176+24
 3405 0190 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3406 0194 0346     	 mov r3,r0
 3407 0196 002B     	 cmp r3,#0
 3408 0198 F9D1     	 bne .L173
 844:../main.c     **** 
 845:../main.c     **** 	// Write to CLK2 (See Above)
 846:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_CLK2_43kHz, configArray+24, 3U);
 3409              	 .loc 7 846 0 is_stmt 1
 3410 019a 3B46     	 mov r3,r7
 3411 019c 1548     	 ldr r0,.L176+24
 3412 019e 1946     	 mov r1,r3
 3413 01a0 1C4A     	 ldr r2,.L176+56
 3414 01a2 0323     	 movs r3,#3
 3415 01a4 FFF7FEFF 	 bl SPI_MASTER_Transfer
 847:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3416              	 .loc 7 847 0
 3417 01a8 00BF     	 nop
 3418              	.L174:
 3419              	 .loc 7 847 0 is_stmt 0 discriminator 1
 3420 01aa 1248     	 ldr r0,.L176+24
 3421 01ac FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3422 01b0 0346     	 mov r3,r0
 3423 01b2 002B     	 cmp r3,#0
 3424 01b4 F9D1     	 bne .L174
 848:../main.c     **** 
 849:../main.c     **** 	// Transfer Null
 850:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+27, 3U);
 3425              	 .loc 7 850 0 is_stmt 1
 3426 01b6 07F11003 	 add r3,r7,#16
 3427 01ba 0E48     	 ldr r0,.L176+24
 3428 01bc 1946     	 mov r1,r3
 3429 01be 164A     	 ldr r2,.L176+60
 3430 01c0 0323     	 movs r3,#3
 3431 01c2 FFF7FEFF 	 bl SPI_MASTER_Transfer
 851:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3432              	 .loc 7 851 0
 3433 01c6 00BF     	 nop
 3434              	.L175:
 3435              	 .loc 7 851 0 is_stmt 0 discriminator 1
 3436 01c8 0A48     	 ldr r0,.L176+24
 3437 01ca FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3438 01ce 0346     	 mov r3,r0
 3439 01d0 002B     	 cmp r3,#0
 3440 01d2 F9D1     	 bne .L175
 852:../main.c     **** 
 853:../main.c     **** }
 3441              	 .loc 7 853 0 is_stmt 1
 3442 01d4 2837     	 adds r7,r7,#40
 3443              	.LCFI106:
 3444              	 .cfi_def_cfa_offset 8
 3445 01d6 BD46     	 mov sp,r7
 3446              	.LCFI107:
 3447              	 .cfi_def_cfa_register 13
 3448              	 
 3449 01d8 80BD     	 pop {r7,pc}
 3450              	.L177:
 3451 01da 00BF     	 .align 2
 3452              	.L176:
 3453 01dc 54050000 	 .word .LC1
 3454 01e0 58050000 	 .word .LC2
 3455 01e4 5C050000 	 .word .LC3
 3456 01e8 60050000 	 .word .LC4
 3457 01ec 64050000 	 .word .LC5
 3458 01f0 00000000 	 .word configArray
 3459 01f4 00000000 	 .word SPI_MASTER_ADC
 3460 01f8 03000000 	 .word configArray+3
 3461 01fc 06000000 	 .word configArray+6
 3462 0200 09000000 	 .word configArray+9
 3463 0204 0C000000 	 .word configArray+12
 3464 0208 0F000000 	 .word configArray+15
 3465 020c 12000000 	 .word configArray+18
 3466 0210 15000000 	 .word configArray+21
 3467 0214 18000000 	 .word configArray+24
 3468 0218 1B000000 	 .word configArray+27
 3469              	 .cfi_endproc
 3470              	.LFE464:
 3472              	 .section .rodata
 3473 0567 00       	 .align 2
 3474              	.LC6:
 3475 0568 4F       	 .byte 79
 3476 0569 0F       	 .byte 15
 3477 056a 00       	 .byte 0
 3478 056b 00       	 .section .text.xmc_ADC_setup,"ax",%progbits
 3479              	 .align 2
 3480              	 .global xmc_ADC_setup
 3481              	 .thumb
 3482              	 .thumb_func
 3484              	xmc_ADC_setup:
 3485              	.LFB465:
 854:../main.c     **** 
 855:../main.c     **** void xmc_ADC_setup(){
 3486              	 .loc 7 855 0
 3487              	 .cfi_startproc
 3488              	 
 3489              	 
 3490 0000 80B5     	 push {r7,lr}
 3491              	.LCFI108:
 3492              	 .cfi_def_cfa_offset 8
 3493              	 .cfi_offset 7,-8
 3494              	 .cfi_offset 14,-4
 3495 0002 88B0     	 sub sp,sp,#32
 3496              	.LCFI109:
 3497              	 .cfi_def_cfa_offset 40
 3498 0004 00AF     	 add r7,sp,#0
 3499              	.LCFI110:
 3500              	 .cfi_def_cfa_register 7
 856:../main.c     **** 	uint8_t null[18] = {0x00};						// Sends null for reads
 3501              	 .loc 7 856 0
 3502 0006 07F10C03 	 add r3,r7,#12
 3503 000a 0022     	 movs r2,#0
 3504 000c 1A60     	 str r2,[r3]
 3505 000e 0433     	 adds r3,r3,#4
 3506 0010 0022     	 movs r2,#0
 3507 0012 1A60     	 str r2,[r3]
 3508 0014 0433     	 adds r3,r3,#4
 3509 0016 0022     	 movs r2,#0
 3510 0018 1A60     	 str r2,[r3]
 3511 001a 0433     	 adds r3,r3,#4
 3512 001c 0022     	 movs r2,#0
 3513 001e 1A60     	 str r2,[r3]
 3514 0020 0433     	 adds r3,r3,#4
 3515 0022 0022     	 movs r2,#0
 3516 0024 1A80     	 strh r2,[r3]
 3517 0026 0233     	 adds r3,r3,#2
 857:../main.c     **** 	uint8_t write_ADC_ENA[3] = {0x4F, 0x0F, 0x00};	// b(00001111) -- Enables all ADC channels (note: n
 3518              	 .loc 7 857 0
 3519 0028 274A     	 ldr r2,.L183
 3520 002a 07F10803 	 add r3,r7,#8
 3521 002e 1188     	 ldrh r1,[r2]
 3522 0030 9278     	 ldrb r2,[r2,#2]
 3523 0032 1980     	 strh r1,[r3]
 3524 0034 9A70     	 strb r2,[r3,#2]
 858:../main.c     **** 	uint8_t wakeup[3] = {0x00, 0x33, 0x00};			// b(00110011) -- Bring ADC out of standby (start collec
 3525              	 .loc 7 858 0
 3526 0036 0023     	 movs r3,#0
 3527 0038 3B71     	 strb r3,[r7,#4]
 3528 003a 3323     	 movs r3,#51
 3529 003c 7B71     	 strb r3,[r7,#5]
 3530 003e 0023     	 movs r3,#0
 3531 0040 BB71     	 strb r3,[r7,#6]
 859:../main.c     **** 
 860:../main.c     **** 	// Write to ADC_ENA (See Above)
 861:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_ADC_ENA, configArray, 3U);
 3532              	 .loc 7 861 0
 3533 0042 07F10803 	 add r3,r7,#8
 3534 0046 2148     	 ldr r0,.L183+4
 3535 0048 1946     	 mov r1,r3
 3536 004a 214A     	 ldr r2,.L183+8
 3537 004c 0323     	 movs r3,#3
 3538 004e FFF7FEFF 	 bl SPI_MASTER_Transfer
 862:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3539              	 .loc 7 862 0
 3540 0052 00BF     	 nop
 3541              	.L179:
 3542              	 .loc 7 862 0 is_stmt 0 discriminator 1
 3543 0054 1D48     	 ldr r0,.L183+4
 3544 0056 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3545 005a 0346     	 mov r3,r0
 3546 005c 002B     	 cmp r3,#0
 3547 005e F9D1     	 bne .L179
 863:../main.c     **** 
 864:../main.c     **** 	// Transfer Null
 865:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+30, 3U);
 3548              	 .loc 7 865 0 is_stmt 1
 3549 0060 07F10C03 	 add r3,r7,#12
 3550 0064 1948     	 ldr r0,.L183+4
 3551 0066 1946     	 mov r1,r3
 3552 0068 1A4A     	 ldr r2,.L183+12
 3553 006a 0323     	 movs r3,#3
 3554 006c FFF7FEFF 	 bl SPI_MASTER_Transfer
 866:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3555              	 .loc 7 866 0
 3556 0070 00BF     	 nop
 3557              	.L180:
 3558              	 .loc 7 866 0 is_stmt 0 discriminator 1
 3559 0072 1648     	 ldr r0,.L183+4
 3560 0074 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3561 0078 0346     	 mov r3,r0
 3562 007a 002B     	 cmp r3,#0
 3563 007c F9D1     	 bne .L180
 867:../main.c     **** 
 868:../main.c     **** 	// Wakeup ADC and start conversions
 869:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, wakeup, configArray, 3U);
 3564              	 .loc 7 869 0 is_stmt 1
 3565 007e 3B1D     	 adds r3,r7,#4
 3566 0080 1248     	 ldr r0,.L183+4
 3567 0082 1946     	 mov r1,r3
 3568 0084 124A     	 ldr r2,.L183+8
 3569 0086 0323     	 movs r3,#3
 3570 0088 FFF7FEFF 	 bl SPI_MASTER_Transfer
 870:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3571              	 .loc 7 870 0
 3572 008c 00BF     	 nop
 3573              	.L181:
 3574              	 .loc 7 870 0 is_stmt 0 discriminator 1
 3575 008e 0F48     	 ldr r0,.L183+4
 3576 0090 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3577 0094 0346     	 mov r3,r0
 3578 0096 002B     	 cmp r3,#0
 3579 0098 F9D1     	 bne .L181
 871:../main.c     **** 
 872:../main.c     **** 	// Transfer Null
 873:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+33, 3U);
 3580              	 .loc 7 873 0 is_stmt 1
 3581 009a 07F10C03 	 add r3,r7,#12
 3582 009e 0B48     	 ldr r0,.L183+4
 3583 00a0 1946     	 mov r1,r3
 3584 00a2 0D4A     	 ldr r2,.L183+16
 3585 00a4 0323     	 movs r3,#3
 3586 00a6 FFF7FEFF 	 bl SPI_MASTER_Transfer
 874:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3587              	 .loc 7 874 0
 3588 00aa 00BF     	 nop
 3589              	.L182:
 3590              	 .loc 7 874 0 is_stmt 0 discriminator 1
 3591 00ac 0748     	 ldr r0,.L183+4
 3592 00ae FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3593 00b2 0346     	 mov r3,r0
 3594 00b4 002B     	 cmp r3,#0
 3595 00b6 F9D1     	 bne .L182
 875:../main.c     **** 
 876:../main.c     **** 	// Set to "infinite" frame length
 877:../main.c     **** 		XMC_SPI_CH_SetFrameLength(XMC_SPI2_CH0, 64); // When set to 64, frame does not end based on DAVE 
 3596              	 .loc 7 877 0 is_stmt 1
 3597 00b8 0848     	 ldr r0,.L183+20
 3598 00ba 4021     	 movs r1,#64
 3599 00bc FFF7FEFF 	 bl XMC_SPI_CH_SetFrameLength
 878:../main.c     **** 
 879:../main.c     **** }
 3600              	 .loc 7 879 0
 3601 00c0 2037     	 adds r7,r7,#32
 3602              	.LCFI111:
 3603              	 .cfi_def_cfa_offset 8
 3604 00c2 BD46     	 mov sp,r7
 3605              	.LCFI112:
 3606              	 .cfi_def_cfa_register 13
 3607              	 
 3608 00c4 80BD     	 pop {r7,pc}
 3609              	.L184:
 3610 00c6 00BF     	 .align 2
 3611              	.L183:
 3612 00c8 68050000 	 .word .LC6
 3613 00cc 00000000 	 .word SPI_MASTER_ADC
 3614 00d0 00000000 	 .word configArray
 3615 00d4 1E000000 	 .word configArray+30
 3616 00d8 21000000 	 .word configArray+33
 3617 00dc 00400248 	 .word 1208107008
 3618              	 .cfi_endproc
 3619              	.LFE465:
 3621              	 .text
 3622              	.Letext0:
 3623              	 .file 8 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h"
 3624              	 .file 9 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 3625              	 .file 10 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 3626              	 .file 11 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\sys\\_types.h"
 3627              	 .file 12 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 3628              	 .file 13 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc4_scu.h"
 3629              	 .file 14 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_gpio.h"
 3630              	 .file 15 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc4_gpio.h"
 3631              	 .file 16 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SYSTIMER/systimer.h"
 3632              	 .file 17 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\sys\\types.h"
 3633              	 .file 18 "c:\\users\\will\\documents\\github\\launch-daq\\dave\\generated\\eth_lwip\\lwip\\port\\include\\arch\\cc.h"
 3634              	 .file 19 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/lwip/include/lwip/err.h"
 3635              	 .file 20 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_eth_mac.h"
 3636              	 .file 21 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/lwip/include/lwip/pbuf.h"
 3637              	 .file 22 "c:\\users\\will\\documents\\github\\launch-daq\\dave\\generated\\eth_lwip\\lwip\\include\\ipv4\\lwip\\ip_addr.h"
 3638              	 .file 23 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/lwip/include/lwip/netif.h"
 3639              	 .file 24 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/lwip/include/lwip/udp.h"
 3640              	 .file 25 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/eth_lwip.h"
 3641              	 .file 26 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_dma.h"
 3642              	 .file 27 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/GLOBAL_DMA/global_dma.h"
 3643              	 .file 28 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_ccu4.h"
 3644              	 .file 29 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/GLOBAL_CCU4/global_ccu4.h"
 3645              	 .file 30 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/TIMER/timer.h"
 3646              	 .file 31 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_eru.h"
 3647              	 .file 32 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/E_EEPROM_XMC4/e_eeprom_xmc4.h"
 3648              	 .file 33 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/DAVE.h"
 3649              	 .file 34 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Infineon/XMC4700_series/Include/system_XMC4700.h"
 3650              	 .file 35 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/eth_lwip_extern.h"
 3651              	 .file 36 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER/spi_master_extern.h"
 3652              	 .file 37 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/TIMER/timer_extern.h"
 3653              	 .file 38 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT/pin_interrupt_extern.h"
 3654              	 .file 39 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT/interrupt_extern.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
    {standard input}:20     .text.NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
    {standard input}:69     .text.NVIC_EnableIRQ:0000002c $d
    {standard input}:74     .text.XMC_USIC_CH_SetFrameLength:00000000 $t
    {standard input}:78     .text.XMC_USIC_CH_SetFrameLength:00000000 XMC_USIC_CH_SetFrameLength
    {standard input}:128    .text.XMC_SPI_CH_SetFrameLength:00000000 $t
    {standard input}:132    .text.XMC_SPI_CH_SetFrameLength:00000000 XMC_SPI_CH_SetFrameLength
    {standard input}:171    .text.SPI_MASTER_IsRxBusy:00000000 $t
    {standard input}:175    .text.SPI_MASTER_IsRxBusy:00000000 SPI_MASTER_IsRxBusy
    {standard input}:217    .text.SPI_MASTER_EnableSlaveSelectSignal:00000000 $t
    {standard input}:221    .text.SPI_MASTER_EnableSlaveSelectSignal:00000000 SPI_MASTER_EnableSlaveSelectSignal
    {standard input}:266    .text.PIN_INTERRUPT_Enable:00000000 $t
    {standard input}:270    .text.PIN_INTERRUPT_Enable:00000000 PIN_INTERRUPT_Enable
    {standard input}:308    .text.INTERRUPT_Enable:00000000 $t
    {standard input}:312    .text.INTERRUPT_Enable:00000000 INTERRUPT_Enable
    {standard input}:354    .bss.sequence_number:00000000 sequence_number
    {standard input}:351    .bss.sequence_number:00000000 $d
    {standard input}:361    .bss.millisec:00000000 millisec
    {standard input}:358    .bss.millisec:00000000 $d
                            *COM*:0000001e ADC0_buff
                            *COM*:0000001e ADC1_buff
                            *COM*:0000001c TC_buff
    {standard input}:370    .bss.read_tc:00000000 read_tc
    {standard input}:371    .bss.read_tc:00000000 $d
    {standard input}:376    .bss.read_adc0:00000000 read_adc0
    {standard input}:377    .bss.read_adc0:00000000 $d
    {standard input}:382    .bss.read_adc1:00000000 read_adc1
    {standard input}:383    .bss.read_adc1:00000000 $d
    {standard input}:389    .bss.configArray:00000000 configArray
    {standard input}:386    .bss.configArray:00000000 $d
                            *COM*:00000018 flash
                            *COM*:00000004 pcb
                            *COM*:00000004 p
                            *COM*:00000004 netif
                            *COM*:00000004 tftp_pcb
                            *COM*:00000004 tftp_p
    {standard input}:402    .bss.tftp_buff_index:00000000 tftp_buff_index
    {standard input}:399    .bss.tftp_buff_index:00000000 $d
                            *COM*:00001000 tftp_buff
    {standard input}:410    .bss.curr_block:00000000 curr_block
    {standard input}:407    .bss.curr_block:00000000 $d
    {standard input}:417    .bss.ack_num:00000000 ack_num
    {standard input}:414    .bss.ack_num:00000000 $d
    {standard input}:423    .bss.tftp_send:00000000 tftp_send
    {standard input}:424    .bss.tftp_send:00000000 $d
                            *COM*:00000004 last_addr
                            *COM*:00000002 last_port
    {standard input}:449    .data.help_msg:00000000 help_msg
    {standard input}:429    .rodata:00000000 $d
    {standard input}:446    .data.help_msg:00000000 $d
    {standard input}:501    .text.parse_config_commands:00000000 $t
    {standard input}:506    .text.parse_config_commands:00000000 parse_config_commands
    {standard input}:1191   .text.tftp_err:00000000 tftp_err
    {standard input}:2346   .text.local_udp_reset:00000000 local_udp_reset
    {standard input}:2292   .text.write_flash_config:00000000 write_flash_config
    {standard input}:921    .text.parse_config_commands:00000294 $d
    {standard input}:948    .text.tftp_send_data:00000000 $t
    {standard input}:953    .text.tftp_send_data:00000000 tftp_send_data
    {standard input}:1176   .text.tftp_send_data:00000164 $d
    {standard input}:1186   .text.tftp_err:00000000 $t
    {standard input}:1300   .text.tftp_err:000000a8 $d
    {standard input}:1307   .text.tftp_ack:00000000 $t
    {standard input}:1312   .text.tftp_ack:00000000 tftp_ack
    {standard input}:1390   .text.tftp_ack:0000006c $d
    {standard input}:1397   .text.my_tolower:00000000 $t
    {standard input}:1402   .text.my_tolower:00000000 my_tolower
    {standard input}:1469   .text.tftp_check_octet_mode:00000000 $t
    {standard input}:1474   .text.tftp_check_octet_mode:00000000 tftp_check_octet_mode
    {standard input}:1638   .text.tftp_check_octet_mode:000000dc $d
    {standard input}:1674   .text.tftp_recv:00000000 $t
    {standard input}:1679   .text.tftp_recv:00000000 tftp_recv
    {standard input}:2067   .text.tftp_recv:0000026c $d
    {standard input}:2087   .text.tftp_init:00000000 $t
    {standard input}:2092   .text.tftp_init:00000000 tftp_init
    {standard input}:2138   .text.tftp_init:00000040 $d
    {standard input}:2156   .text.load_flash_config:00000000 $t
    {standard input}:2161   .text.load_flash_config:00000000 load_flash_config
    {standard input}:2276   .text.load_flash_config:000000a8 $d
    {standard input}:2287   .text.write_flash_config:00000000 $t
    {standard input}:2336   .text.write_flash_config:00000030 $d
    {standard input}:2341   .text.local_udp_reset:00000000 $t
    {standard input}:2382   .text.local_udp_reset:00000028 $d
    {standard input}:2392   .text.local_udp_init:00000000 $t
    {standard input}:2397   .text.local_udp_init:00000000 local_udp_init
    {standard input}:2436   .text.local_udp_init:0000002c $d
    {standard input}:2444   .text.send_data:00000000 $t
    {standard input}:2449   .text.send_data:00000000 send_data
    {standard input}:2516   .text.send_data:00000054 $d
    {standard input}:2531   .text.main:00000000 $t
    {standard input}:2536   .text.main:00000000 main
    {standard input}:3175   .text.adc_register_config:00000000 adc_register_config
    {standard input}:3484   .text.xmc_ADC_setup:00000000 xmc_ADC_setup
    {standard input}:2920   .text.main:0000028c $d
    {standard input}:2946   .text.CCU43_1_IRQHandler:00000000 $t
    {standard input}:2951   .text.CCU43_1_IRQHandler:00000000 CCU43_1_IRQHandler
    {standard input}:2981   .text.CCU43_1_IRQHandler:00000018 $d
    {standard input}:2987   .text.CCU43_0_IRQHandler:00000000 $t
    {standard input}:2992   .text.CCU43_0_IRQHandler:00000000 CCU43_0_IRQHandler
    {standard input}:3032   .text.CCU43_0_IRQHandler:00000030 $d
    {standard input}:3042   .text.ERU0_3_IRQHandler:00000000 $t
    {standard input}:3047   .text.ERU0_3_IRQHandler:00000000 ERU0_3_IRQHandler
    {standard input}:3084   .text.ERU0_3_IRQHandler:00000028 $d
    {standard input}:3093   .text.ERU0_2_IRQHandler:00000000 $t
    {standard input}:3098   .text.ERU0_2_IRQHandler:00000000 ERU0_2_IRQHandler
    {standard input}:3135   .text.ERU0_2_IRQHandler:00000028 $d
    {standard input}:3170   .text.adc_register_config:00000000 $t
    {standard input}:3453   .text.adc_register_config:000001dc $d
    {standard input}:3479   .text.xmc_ADC_setup:00000000 $t
    {standard input}:3612   .text.xmc_ADC_setup:000000c8 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_SPI_CH_EnableSlaveSelect
strlen
strcmp
ipaddr_aton
atoi
lwip_htons
memcpy
udp_sendto_if
lwip_ntohs
udp_new
udp_bind
pbuf_alloc
udp_recv
ip_addr_any
E_EEPROM_XMC4_IsFlashEmpty
E_EEPROM_XMC4_ReadArray
E_EEPROM_XMC4_WriteArray
E_EEPROM_XMC4_UpdateFlashContents
netif_set_addr
ETH_LWIP_0
DAVE_Init
SYSTIMER_CreateTimer
SYSTIMER_StartTimer
SPI_MASTER_Receive
SPI_MASTER_Transfer
SPI_MASTER_ADC
sys_check_timeouts
PIN_INTERRUPT_ADC0
PIN_INTERRUPT_ADC1
INTERRUPT_TC
INTERRUPT_TIMESTAMP
SPI_MASTER_TC
TIMER_ClearEvent
TIMER_TIMESTAMP
TIMER_GetTime
TIMER_TC
