-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity eth_to_app is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mac_address_V_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    mac_address_V_empty_n : IN STD_LOGIC;
    mac_address_V_read : OUT STD_LOGIC;
    from_eth_V_dout : IN STD_LOGIC_VECTOR (72 downto 0);
    from_eth_V_empty_n : IN STD_LOGIC;
    from_eth_V_read : OUT STD_LOGIC;
    to_app_V_din : OUT STD_LOGIC_VECTOR (80 downto 0);
    to_app_V_full_n : IN STD_LOGIC;
    to_app_V_write : OUT STD_LOGIC );
end;


architecture behav of eth_to_app is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal grp_nbreadreq_fu_98_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op7_read_state1 : BOOLEAN;
    signal ap_predicate_op15_read_state1 : BOOLEAN;
    signal ap_predicate_op32_read_state1 : BOOLEAN;
    signal ap_predicate_op37_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal state_V_1_load_reg_339 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_reg_347 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op59_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal state_V_1 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal dest_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal app_packet_out_last_s : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal from_eth_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal to_app_V_blk_n : STD_LOGIC;
    signal mac_address_V_blk_n : STD_LOGIC;
    signal grp_fu_128_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_351 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_222_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_reg_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_reg_361 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_137_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_366 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_147_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_reg_371 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_157_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_376 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_reg_381 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_177_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_reg_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_187_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_reg_391 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_242_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_reg_396 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_app_packet_out_last_2_phi_fu_122_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_app_packet_out_last_2_reg_119 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal storemerge_cast_i_fu_207_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge2_cast_i_c_fu_252_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge1_cast_i_c_fu_304_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_tmp_last_V_4_loa_fu_201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_278_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal observedAddress_V_fu_282_p7 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_i_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_200 : BOOLEAN;
    signal ap_condition_102 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    state_V_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_102)) then
                if ((ap_predicate_op37_read_state1 = ap_const_boolean_1)) then 
                                        state_V_1(1 downto 0) <= storemerge1_cast_i_c_fu_304_p3(1 downto 0);
                elsif ((ap_predicate_op32_read_state1 = ap_const_boolean_1)) then 
                    state_V_1(0) <= '1';
                    state_V_1(1) <= '1';
                elsif ((state_V_1 = ap_const_lv3_3)) then 
                                        state_V_1(1 downto 0) <= storemerge2_cast_i_c_fu_252_p3(1 downto 0);
                elsif ((ap_predicate_op7_read_state1 = ap_const_boolean_1)) then 
                                        state_V_1(1 downto 0) <= storemerge_cast_i_fu_207_p1(1 downto 0);
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1))) then
                app_packet_out_last_s <= from_eth_V_dout(64 downto 64);
                tmp_13_reg_366 <= from_eth_V_dout(15 downto 8);
                tmp_14_reg_371 <= from_eth_V_dout(23 downto 16);
                tmp_15_reg_376 <= from_eth_V_dout(39 downto 32);
                tmp_16_reg_381 <= from_eth_V_dout(55 downto 48);
                tmp_17_reg_386 <= from_eth_V_dout(31 downto 24);
                tmp_18_reg_391 <= from_eth_V_dout(47 downto 40);
                tmp_last_V_reg_351 <= from_eth_V_dout(64 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1))) then
                dest_V <= from_eth_V_dout(55 downto 48);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    state_V_1_load_reg_339(1 downto 0) <= state_V_1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1))) then
                tmp_11_reg_356 <= tmp_11_fu_222_p1;
                tmp_12_reg_361 <= from_eth_V_dout(63 downto 56);
                tmp_19_reg_396 <= tmp_19_fu_242_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (state_V_1 = ap_const_lv3_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_2_reg_347 <= (0=>from_eth_V_empty_n, others=>'-');
            end if;
        end if;
    end process;
    state_V_1_load_reg_339(2) <= '0';
    state_V_1(2) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, mac_address_V_empty_n, from_eth_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op15_read_state1, ap_predicate_op32_read_state1, ap_predicate_op37_read_state1, to_app_V_full_n, ap_predicate_op59_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((to_app_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op59_write_state2 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (mac_address_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1)) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1)) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, mac_address_V_empty_n, from_eth_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op15_read_state1, ap_predicate_op32_read_state1, ap_predicate_op37_read_state1, to_app_V_full_n, ap_predicate_op59_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((to_app_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op59_write_state2 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (mac_address_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1)) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1)) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, mac_address_V_empty_n, from_eth_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op15_read_state1, ap_predicate_op32_read_state1, ap_predicate_op37_read_state1, to_app_V_full_n, ap_predicate_op59_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((to_app_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op59_write_state2 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (mac_address_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1)) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1)) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, mac_address_V_empty_n, from_eth_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op15_read_state1, ap_predicate_op32_read_state1, ap_predicate_op37_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (mac_address_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1)) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1)) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((from_eth_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(to_app_V_full_n, ap_predicate_op59_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((to_app_V_full_n = ap_const_logic_0) and (ap_predicate_op59_write_state2 = ap_const_boolean_1));
    end process;


    ap_condition_102_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_102 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_200_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, state_V_1, ap_block_pp0_stage0)
    begin
                ap_condition_200 <= ((state_V_1 = ap_const_lv3_3) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_app_packet_out_last_2_phi_fu_122_p4_assign_proc : process(from_eth_V_dout, grp_nbreadreq_fu_98_p3, app_packet_out_last_s, ap_phi_reg_pp0_iter0_app_packet_out_last_2_reg_119, ap_condition_200)
    begin
        if ((ap_const_boolean_1 = ap_condition_200)) then
            if ((grp_nbreadreq_fu_98_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_app_packet_out_last_2_phi_fu_122_p4 <= app_packet_out_last_s;
            elsif ((grp_nbreadreq_fu_98_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_app_packet_out_last_2_phi_fu_122_p4 <= from_eth_V_dout(64 downto 64);
            else 
                ap_phi_mux_app_packet_out_last_2_phi_fu_122_p4 <= ap_phi_reg_pp0_iter0_app_packet_out_last_2_reg_119;
            end if;
        else 
            ap_phi_mux_app_packet_out_last_2_phi_fu_122_p4 <= ap_phi_reg_pp0_iter0_app_packet_out_last_2_reg_119;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_app_packet_out_last_2_reg_119 <= "X";

    ap_predicate_op15_read_state1_assign_proc : process(grp_nbreadreq_fu_98_p3, state_V_1)
    begin
                ap_predicate_op15_read_state1 <= ((grp_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv3_3));
    end process;


    ap_predicate_op32_read_state1_assign_proc : process(grp_nbreadreq_fu_98_p3, state_V_1)
    begin
                ap_predicate_op32_read_state1 <= ((grp_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv3_2));
    end process;


    ap_predicate_op37_read_state1_assign_proc : process(grp_nbreadreq_fu_98_p3, state_V_1)
    begin
                ap_predicate_op37_read_state1 <= ((grp_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv3_0));
    end process;


    ap_predicate_op59_write_state2_assign_proc : process(state_V_1_load_reg_339, tmp_2_reg_347)
    begin
                ap_predicate_op59_write_state2 <= ((state_V_1_load_reg_339 = ap_const_lv3_3) and (tmp_2_reg_347 = ap_const_lv1_1));
    end process;


    ap_predicate_op7_read_state1_assign_proc : process(grp_nbreadreq_fu_98_p3, state_V_1)
    begin
                ap_predicate_op7_read_state1 <= ((grp_nbreadreq_fu_98_p3 = ap_const_lv1_1) and (state_V_1 = ap_const_lv3_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    from_eth_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, from_eth_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op15_read_state1, ap_predicate_op32_read_state1, ap_predicate_op37_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            from_eth_V_blk_n <= from_eth_V_empty_n;
        else 
            from_eth_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    from_eth_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op7_read_state1, ap_predicate_op15_read_state1, ap_predicate_op32_read_state1, ap_predicate_op37_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op37_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op15_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) then 
            from_eth_V_read <= ap_const_logic_1;
        else 
            from_eth_V_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_128_p3 <= from_eth_V_dout(64 downto 64);
    grp_fu_137_p4 <= from_eth_V_dout(15 downto 8);
    grp_fu_147_p4 <= from_eth_V_dout(23 downto 16);
    grp_fu_157_p4 <= from_eth_V_dout(39 downto 32);
    grp_fu_177_p4 <= from_eth_V_dout(31 downto 24);
    grp_fu_187_p4 <= from_eth_V_dout(47 downto 40);
    grp_nbreadreq_fu_98_p3 <= (0=>from_eth_V_empty_n, others=>'-');

    mac_address_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, mac_address_V_empty_n, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            mac_address_V_blk_n <= mac_address_V_empty_n;
        else 
            mac_address_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mac_address_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mac_address_V_read <= ap_const_logic_1;
        else 
            mac_address_V_read <= ap_const_logic_0;
        end if; 
    end process;

    not_tmp_last_V_4_loa_fu_201_p2 <= (grp_fu_128_p3 xor ap_const_lv1_1);
    observedAddress_V_fu_282_p7 <= (((((tmp_4_fu_278_p1 & grp_fu_137_p4) & grp_fu_147_p4) & grp_fu_177_p4) & grp_fu_157_p4) & grp_fu_187_p4);
    storemerge1_cast_i_c_fu_304_p3 <= 
        ap_const_lv3_2 when (tmp_i_fu_298_p2(0) = '1') else 
        ap_const_lv3_1;
    storemerge2_cast_i_c_fu_252_p3 <= 
        ap_const_lv3_0 when (ap_phi_mux_app_packet_out_last_2_phi_fu_122_p4(0) = '1') else 
        ap_const_lv3_3;
    storemerge_cast_i_fu_207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(not_tmp_last_V_4_loa_fu_201_p2),3));
    tmp_11_fu_222_p1 <= from_eth_V_dout(8 - 1 downto 0);
    
    tmp_19_fu_242_p4_proc : process(from_eth_V_dout)
    variable vlo_cpy : STD_LOGIC_VECTOR(73+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(73+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(73 - 1 downto 0);
    variable tmp_19_fu_242_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(73 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(73 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(73 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(7 - 1 downto 0) := ap_const_lv32_48(7 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(7 - 1 downto 0) := ap_const_lv32_41(7 - 1 downto 0);
        v0_cpy := from_eth_V_dout;
        if (vlo_cpy(7 - 1 downto 0) > vhi_cpy(7 - 1 downto 0)) then
            vhi_cpy(7-1 downto 0) := std_logic_vector(73-1-unsigned(ap_const_lv32_41(7-1 downto 0)));
            vlo_cpy(7-1 downto 0) := std_logic_vector(73-1-unsigned(ap_const_lv32_48(7-1 downto 0)));
            for tmp_19_fu_242_p4_i in 0 to 73-1 loop
                v0_cpy(tmp_19_fu_242_p4_i) := from_eth_V_dout(73-1-tmp_19_fu_242_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(7-1 downto 0)))));

        section := (others=>'0');
        section(7-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(7-1 downto 0)) - unsigned(vlo_cpy(7-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(73-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_19_fu_242_p4 <= resvalue(8-1 downto 0);
    end process;

    tmp_4_fu_278_p1 <= from_eth_V_dout(8 - 1 downto 0);
    tmp_i_fu_298_p2 <= "1" when (observedAddress_V_fu_282_p7 = mac_address_V_dout) else "0";

    to_app_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, to_app_V_full_n, ap_predicate_op59_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op59_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            to_app_V_blk_n <= to_app_V_full_n;
        else 
            to_app_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    to_app_V_din <= ((((((((((tmp_19_reg_396 & dest_V) & tmp_last_V_reg_351) & tmp_11_reg_356) & tmp_13_reg_366) & tmp_14_reg_371) & tmp_17_reg_386) & tmp_15_reg_376) & tmp_18_reg_391) & tmp_16_reg_381) & tmp_12_reg_361);

    to_app_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op59_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op59_write_state2 = ap_const_boolean_1))) then 
            to_app_V_write <= ap_const_logic_1;
        else 
            to_app_V_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
