[{"DBLP title": "IC3: where monolithic and incremental meet.", "DBLP authors": ["Fabio Somenzi", "Aaron R. Bradley"], "year": 2011, "MAG papers": [{"PaperId": 1539325982, "PaperTitle": "ic3 where monolithic and incremental meet", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": [null, "university of colorado boulder"]}], "source": "ES"}, {"DBLP title": "Planning for end-to-end formal using simulation-based coverage: invited tutorial.", "DBLP authors": ["Prashant Aggarwal", "Darrow Chu", "Vijay Kadamby", "Vigyan Singhal"], "year": 2011, "MAG papers": [{"PaperId": 76179479, "PaperTitle": "planning for end to end formal using simulation based coverage invited tutorial", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "cadence design systems", "cisco systems inc", null]}], "source": "ES"}, {"DBLP title": "Interpolants from Z3 proofs.", "DBLP authors": ["Kenneth L. McMillan"], "year": 2011, "MAG papers": [{"PaperId": 1997256875, "PaperTitle": "interpolants from z3 proofs", "Year": 2011, "CitationCount": 44, "EstimatedCitation": 68, "Affiliations": ["microsoft"]}], "source": "ES"}, {"DBLP title": "Effective word-level interpolation for software verification.", "DBLP authors": ["Alberto Griggio"], "year": 2011, "MAG papers": [{"PaperId": 2008863752, "PaperTitle": "effective word level interpolation for software verification", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Accelerating MUS extraction with recursive model rotation.", "DBLP authors": ["Anton Belov", "Jo\u00e3o Marques-Silva"], "year": 2011, "MAG papers": [{"PaperId": 1517476027, "PaperTitle": "accelerating mus extraction with recursive model rotation", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": ["university college dublin", "university college dublin"]}], "source": "ES"}, {"DBLP title": "Pseudo-Boolean Solving by incremental translation to SAT.", "DBLP authors": ["Panagiotis Manolios", "Vasilis Papavasileiou"], "year": 2011, "MAG papers": [{"PaperId": 1946973508, "PaperTitle": "pseudo boolean solving by incremental translation to sat", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Automated specification analysis using an interactive theorem prover.", "DBLP authors": ["Harsh Raju Chamarthi", "Panagiotis Manolios"], "year": 2011, "MAG papers": [{"PaperId": 1673214804, "PaperTitle": "automated specification analysis using an interactive theorem prover", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Proving and explaining the unfeasibility of message sequence charts for hybrid systems.", "DBLP authors": ["Alessandro Cimatti", "Sergio Mover", "Stefano Tonetta"], "year": 2011, "MAG papers": [{"PaperId": 1501121595, "PaperTitle": "proving and explaining the unfeasibility of message sequence charts for hybrid systems", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Post-silicon fault localisation using maximum satisfiability and backbones.", "DBLP authors": ["Charlie Shucheng Zhu", "Georg Weissenbacher", "Sharad Malik"], "year": 2011, "MAG papers": [{"PaperId": 1500570021, "PaperTitle": "post silicon fault localisation using maximum satisfiability and backbones", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 53, "Affiliations": ["princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Algebraic approach to arithmetic design verification.", "DBLP authors": ["Mohamed Abdul Basith", "Tariq B. Ahmad", "Andr\u00e9 Rossi", "Maciej J. Ciesielski"], "year": 2011, "MAG papers": [{"PaperId": 1528219135, "PaperTitle": "algebraic approach to arithmetic design verification", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst", null]}], "source": "ES"}, {"DBLP title": "Time-bounded analysis of real-time systems.", "DBLP authors": ["Sagar Chaki", "Arie Gurfinkel", "Ofer Strichman"], "year": 2011, "MAG papers": [{"PaperId": 1592206382, "PaperTitle": "time bounded analysis of real time systems", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["technion israel institute of technology", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Timing analysis of interrupt-driven programs under context bounds.", "DBLP authors": ["Jonathan Kotker", "Dorsa Sadigh", "Sanjit A. Seshia"], "year": 2011, "MAG papers": [{"PaperId": 1502602891, "PaperTitle": "timing analysis of interrupt driven programs under context bounds", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Automated error localization and correction for imperative programs.", "DBLP authors": ["Robert K\u00f6nighofer", "Roderick Bloem"], "year": 2011, "MAG papers": [{"PaperId": 1581576329, "PaperTitle": "automated error localization and correction for imperative programs", "Year": 2011, "CitationCount": 52, "EstimatedCitation": 72, "Affiliations": ["graz university of technology", "graz university of technology"]}], "source": "ES"}, {"DBLP title": "Optimal redundancy removal without fixedpoint computation.", "DBLP authors": ["Michael L. Case", "Jason Baumgartner", "Hari Mony", "Robert Kanzelman"], "year": 2011, "MAG papers": [{"PaperId": 1585946653, "PaperTitle": "optimal redundancy removal without fixedpoint computation", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Approximate reachability with combined symbolic and ternary simulation.", "DBLP authors": ["Michael L. Case", "Jason Baumgartner", "Hari Mony", "Robert Kanzelman"], "year": 2011, "MAG papers": [{"PaperId": 1584747926, "PaperTitle": "approximate reachability with combined symbolic and ternary simulation", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Learning conditional abstractions.", "DBLP authors": ["Bryan A. Brady", "Randal E. Bryant", "Sanjit A. Seshia"], "year": 2011, "MAG papers": [{"PaperId": 1503575278, "PaperTitle": "learning conditional abstractions", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california berkeley", "ibm", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Efficient implementation of property directed reachability.", "DBLP authors": ["Niklas E\u00e9n", "Alan Mishchenko", "Robert K. Brayton"], "year": 2011, "MAG papers": [{"PaperId": 2118791871, "PaperTitle": "efficient implementation of property directed reachability", "Year": 2011, "CitationCount": 156, "EstimatedCitation": 217, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Incremental formal verification of hardware.", "DBLP authors": ["Hana Chockler", "Alexander Ivrii", "Arie Matsliah", "Shiri Moran", "Ziv Nevo"], "year": 2011, "MAG papers": [{"PaperId": 1563456403, "PaperTitle": "incremental formal verification of hardware", "Year": 2011, "CitationCount": 40, "EstimatedCitation": 59, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "An incremental approach to model checking progress properties.", "DBLP authors": ["Aaron R. Bradley", "Fabio Somenzi", "Zyad Hassan", "Yan Zhang"], "year": 2011, "MAG papers": [{"PaperId": 1569599494, "PaperTitle": "an incremental approach to model checking progress properties", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["university of colorado boulder", "university of colorado boulder", "university of colorado boulder", "university of colorado boulder"]}], "source": "ES"}, {"DBLP title": "Realtime regular expressions for analog and mixed-signal assertions.", "DBLP authors": ["John Havlicek", "Scott Little"], "year": 2011, "MAG papers": [{"PaperId": 1500337659, "PaperTitle": "realtime regular expressions for analog and mixed signal assertions", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["freescale semiconductor", null]}], "source": "ES"}, {"DBLP title": "Formal analysis of fractional order systems in HOL.", "DBLP authors": ["Umair Siddique", "Osman Hasan"], "year": 2011, "MAG papers": [{"PaperId": 1681987778, "PaperTitle": "formal analysis of fractional order systems in hol", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["national university of sciences and technology", "national university of sciences and technology"]}], "source": "ES"}, {"DBLP title": "Static scheduling of latency insensitive designs with Lucy-n.", "DBLP authors": ["Louis Mandel", "Florence Plateau", "Marc Pouzet"], "year": 2011, "MAG papers": [{"PaperId": 1490978498, "PaperTitle": "static scheduling of latency insensitive designs with lucy n", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ecole normale superieure", "university of paris sud", "university of paris sud"]}], "source": "ES"}, {"DBLP title": "A theory of abstraction for arrays.", "DBLP authors": ["Steven M. German"], "year": 2011, "MAG papers": [{"PaperId": 2059618674, "PaperTitle": "a theory of abstraction for arrays", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ibm"]}], "source": "ES"}, {"DBLP title": "Parameterized verification of deadlock freedom in symmetric cache coherence protocols.", "DBLP authors": ["Brad D. Bingham", "Mark R. Greenstreet", "Jesse D. Bingham"], "year": 2011, "MAG papers": [{"PaperId": 1917119721, "PaperTitle": "parameterized verification of deadlock freedom in symmetric cache coherence protocols", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["intel", null, null]}], "source": "ES"}, {"DBLP title": "Scaling probabilistic timing verification of hardware using abstractions in design source code.", "DBLP authors": ["Jayanand Asok Kumar", "Lingyi Liu", "Shobha Vasudevan"], "year": 2011, "MAG papers": [{"PaperId": 1490531935, "PaperTitle": "scaling probabilistic timing verification of hardware using abstractions in design source code", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Hybrid verification of a hardware modular reduction engine.", "DBLP authors": ["Jun Sawada", "Peter Sandon", "Viresh Paruthi", "Jason Baumgartner", "Michael L. Case", "Hari Mony"], "year": 2011, "MAG papers": [{"PaperId": 1606979385, "PaperTitle": "hybrid verification of a hardware modular reduction engine", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Desynchronization: design for verification.", "DBLP authors": ["Sudarshan K. Srinivasan", "Raj S. Katti"], "year": 2011, "MAG papers": [{"PaperId": 2171348117, "PaperTitle": "desynchronization design for verification", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["north dakota state university", "north dakota state university"]}], "source": "ES"}, {"DBLP title": "Hunting deadlocks efficiently in microarchitectural models of communication fabrics.", "DBLP authors": ["Freek Verbeek", "Julien Schmaltz"], "year": 2011, "MAG papers": [{"PaperId": 1585721824, "PaperTitle": "hunting deadlocks efficiently in microarchitectural models of communication fabrics", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["open university", "radboud university nijmegen"]}], "source": "ES"}]