Warning (10268): Verilog HDL information at uart_byte_rx.v(147): always construct contains both blocking and non-blocking assignments File: H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_DPRAM/rtl/uart_byte_rx.v Line: 147
