\hypertarget{group__ALT__DMA__CSR}{}\section{D\+MA A\+PI for Configuration, Control, and Status}
\label{group__ALT__DMA__CSR}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structALT__DMA__CFG__s}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+F\+G\+\_\+s}}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__ALT__DMA__CSR_ga451e51b97a5b2a5ff8e37e0b7f0a14de}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+e}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga7037ee411489693c9d62b992b99339b7}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__DMA__CSR_ga9d1bf45cfd52c9e0c603c1462b32ea50}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+e}} \mbox{\hyperlink{group__ALT__DMA__CSR_gaf21ed0aa09d2ac7cdbdf56da958e0b1a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__DMA__CSR_gab44582b3022f4047c4cdd70b80155e44}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+e}} \mbox{\hyperlink{group__ALT__DMA__CSR_gaca87b43fe85277c9791fe8f3c4d574a3}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__DMA__CSR_gafeda30cd49f28a7205b141ea8c653e3b}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+e}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga6bbb27dff1001aeef88e779c4e57874c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__DMA__CSR_gaa5ef1fd8005d9b58f8da859d6a7c32c2}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+e}} \mbox{\hyperlink{group__ALT__DMA__CSR_gae4b36b414418458c2b8a3c2931a37a49}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__DMA__CSR_ga0fde94fedf8b487aef8c5373221a8bad}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+e}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga58c7617e50eb450a5435798a109a266d}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+t}}
\item 
typedef struct \mbox{\hyperlink{structALT__DMA__CFG__s}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+F\+G\+\_\+s}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga45eeb28a3a41b762727db85583888f34}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+F\+G\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__ALT__DMA__CSR_ga451e51b97a5b2a5ff8e37e0b7f0a14de}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14dea992640ddb552ad0ac2fe40f72a30a41f}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+\+S\+T\+O\+P\+P\+ED}} = 0, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14deac8f488479e73edd2ef62ef4883b9abb1}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+X\+E\+C\+U\+T\+I\+NG}} = 1, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14dea2fac52050907f1d93e07c61235fcec58}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+\+C\+A\+C\+H\+E\+\_\+\+M\+I\+SS}} = 2, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14deac91729950fd0a645a3117993b4b8f004}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+\+U\+P\+D\+A\+T\+I\+N\+G\+\_\+\+PC}} = 3, 
\newline
\mbox{\hyperlink{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14dea41c0832ebce21ee2cc765358ef678457}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+\+W\+FE}} = 4, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14dea4e0d5d021a50d601c2a8b9199e6cea2e}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+\+F\+A\+U\+L\+T\+I\+NG}} = 15
 \}
\item 
enum \mbox{\hyperlink{group__ALT__DMA__CSR_ga9d1bf45cfd52c9e0c603c1462b32ea50}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a51200e30d3661352d0c8f5a79f5d4e7c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+S\+T\+O\+P\+P\+ED}} = 0, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50acf7beacbe323ad219fd9a2cd60db5baf}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+X\+E\+C\+U\+T\+I\+NG}} = 1, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50afeaaf853d9db6f69191725ae5623f180}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+C\+A\+C\+H\+E\+\_\+\+M\+I\+SS}} = 2, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50aaf7b858a3db781b0b5c18b4597bc7b51}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+U\+P\+D\+A\+T\+I\+N\+G\+\_\+\+PC}} = 3, 
\newline
\mbox{\hyperlink{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50af295d31d040256ef8b8e3bed804c0b94}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+W\+FE}} = 4, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50ab6e565317227a9b8edb26f1ff95f1451}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+T\+\_\+\+B\+A\+R\+R\+I\+ER}} = 5, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a9212c8315d8c4e4bd5fac4a1654ee3dc}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+W\+FP}} = 7, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a95a48e526d7e045eac0ecd454fd3eb9e}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+K\+I\+L\+L\+I\+NG}} = 8, 
\newline
\mbox{\hyperlink{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50ad7e937b4f78c5fd55eeaf748025a2f99}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+C\+O\+M\+P\+L\+E\+T\+I\+NG}} = 9, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a0658ae666fb858e038763027c10f5c42}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+F\+A\+U\+L\+T\+I\+N\+G\+\_\+\+C\+O\+M\+P\+L\+E\+T\+I\+NG}} = 14, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a7141e5d0da32f727dc56b2d0922daac3}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+F\+A\+U\+L\+T\+I\+NG}} = 15
 \}
\item 
enum \mbox{\hyperlink{group__ALT__DMA__CSR_gab44582b3022f4047c4cdd70b80155e44}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44ac097f18d93049173827328e8552c2524}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+B\+G\+\_\+\+I\+N\+S\+TR}} = (int32\+\_\+t)(1UL $<$$<$ 30), 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44aeb6e78d343a31426a1036e0db7d35581}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+I\+N\+S\+T\+R\+\_\+\+F\+E\+T\+C\+H\+\_\+\+E\+RR}} = (int32\+\_\+t)(1UL $<$$<$ 16), 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44aff7564e0e70db3e975b6092a4a615a50}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+M\+G\+R\+\_\+\+E\+V\+N\+T\+\_\+\+E\+RR}} = (int32\+\_\+t)(1UL $<$$<$ 5), 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44acde113e19e436e03d91452208a2b47ea}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+M\+A\+G\+O\+\_\+\+E\+RR}} = (int32\+\_\+t)(1UL $<$$<$ 4), 
\newline
\mbox{\hyperlink{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44a7cba8b2c4c80587090f84bb5f2506bcd}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+O\+P\+E\+R\+A\+N\+D\+\_\+\+I\+N\+V\+A\+L\+ID}} = (int32\+\_\+t)(1UL $<$$<$ 1), 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44a32f4c3b9d73e233d60ef43f47c70ada9}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+U\+N\+D\+E\+F\+\_\+\+I\+N\+S\+TR}} = (int32\+\_\+t)(1UL $<$$<$ 0)
 \}
\item 
enum \mbox{\hyperlink{group__ALT__DMA__CSR_gafeda30cd49f28a7205b141ea8c653e3b}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba8f74283e13726c1c1d32c6f746ec563a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+E\+RR}} = (int32\+\_\+t)(1UL $<$$<$ 31), 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3baa00847b2b47665a32de570c241504d70}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+B\+G\+\_\+\+I\+N\+S\+TR}} = (int32\+\_\+t)(1UL $<$$<$ 30), 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3bab06f1d28e5f13b2f534f3eb9b2c072db}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+A\+D\+\_\+\+E\+RR}} = (int32\+\_\+t)(1UL $<$$<$ 18), 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3bada279fdfee2adba43775a9c9efeffd01}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+A\+T\+A\+\_\+\+W\+R\+I\+T\+E\+\_\+\+E\+RR}} = (int32\+\_\+t)(1UL $<$$<$ 17), 
\newline
\mbox{\hyperlink{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3baac3f25a384790891dad659ac6abd8f02}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+I\+N\+S\+T\+R\+\_\+\+F\+E\+T\+C\+H\+\_\+\+E\+RR}} = (int32\+\_\+t)(1UL $<$$<$ 16), 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3baf7da2823c68a41f00048d00e0aa853b5}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+S\+T\+\_\+\+D\+A\+T\+A\+\_\+\+U\+N\+A\+V\+A\+I\+L\+A\+B\+LE}} = (int32\+\_\+t)(1UL $<$$<$ 13), 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba5811acf404ca7b81a6e982179c70c778}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+M\+F\+I\+F\+O\+\_\+\+E\+RR}} = (int32\+\_\+t)(1UL $<$$<$ 12), 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba72c0bdee75f291782ff06f4f921ab2a6}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+C\+H\+\_\+\+R\+D\+W\+R\+\_\+\+E\+RR}} = (int32\+\_\+t)(1UL $<$$<$ 7), 
\newline
\mbox{\hyperlink{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3baa6b61a571827812aefc691d8f120c34d}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+C\+H\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+E\+RR}} = (int32\+\_\+t)(1UL $<$$<$ 6), 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba8053eab3b51cb136e52fa9be4a3d869d}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+C\+H\+\_\+\+E\+V\+N\+T\+\_\+\+E\+RR}} = (int32\+\_\+t)(1UL $<$$<$ 5), 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba0eae42e94a300cdb9478ead6c416d066}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+O\+P\+E\+R\+A\+N\+D\+\_\+\+I\+N\+V\+A\+L\+ID}} = (int32\+\_\+t)(1UL $<$$<$ 1), 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba6cc347307de405c0958195a5353dda88}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+U\+N\+D\+E\+F\+\_\+\+I\+N\+S\+TR}} = (int32\+\_\+t)(1UL $<$$<$ 0)
 \}
\item 
enum \mbox{\hyperlink{group__ALT__DMA__CSR_gaa5ef1fd8005d9b58f8da859d6a7c32c2}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__DMA__CSR_ggaa5ef1fd8005d9b58f8da859d6a7c32c2a77710ff121459d15c5ab4aec7a5fba9d}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+\+S\+E\+N\+D\+\_\+\+E\+VT}}, 
\mbox{\hyperlink{group__ALT__DMA__CSR_ggaa5ef1fd8005d9b58f8da859d6a7c32c2ad4c9df0fc2c12e4d093592234f8448cc}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+\+S\+I\+G\+\_\+\+I\+RQ}}
 \}
\item 
enum \mbox{\hyperlink{group__ALT__DMA__CSR_ga0fde94fedf8b487aef8c5373221a8bad}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__DMA__CSR_gga0fde94fedf8b487aef8c5373221a8bada215c154a68c7bd67a465c4cd230267da}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+\+D\+E\+F\+A\+U\+LT}} = 0, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga0fde94fedf8b487aef8c5373221a8bada63fae4f67bdbd9beb4a8af0282de094f}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+\+F\+P\+GA}} = 1, 
\mbox{\hyperlink{group__ALT__DMA__CSR_gga0fde94fedf8b487aef8c5373221a8badaa60eba0f9c0a9fda02e6098f87098b59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+\+C\+AN}} = 2
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_gae8048badd0d8eb37f5ae66de7b302c57}{alt\+\_\+dma\+\_\+init}} (const \mbox{\hyperlink{group__ALT__DMA__CSR_ga45eeb28a3a41b762727db85583888f34}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+F\+G\+\_\+t}} $\ast$dma\+\_\+cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga66019f52be3fa8755756b24f49283f12}{alt\+\_\+dma\+\_\+uninit}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga49e40e18369c2940a8ff8709ccb0a346}{alt\+\_\+dma\+\_\+channel\+\_\+alloc}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga8d3cefc8aa4d1bf07af0b64092f30015}{alt\+\_\+dma\+\_\+channel\+\_\+alloc\+\_\+any}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} $\ast$allocated)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_gade3cca6069a5ec1306d3116abeacc5de}{alt\+\_\+dma\+\_\+channel\+\_\+free}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_gac948d0a8fa737070efc6b0d2d6570420}{alt\+\_\+dma\+\_\+channel\+\_\+exec}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel, \mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_gae013242eb7708db8292c6388def7802a}{alt\+\_\+dma\+\_\+channel\+\_\+kill}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga25d4eb2ae938f83381401260348c3cb5}{alt\+\_\+dma\+\_\+channel\+\_\+reg\+\_\+get}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel, \mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}} reg, uint32\+\_\+t $\ast$val)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga218c0ebb854b175e5b3a549003ebdeb2}{alt\+\_\+dma\+\_\+send\+\_\+event}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}} evt\+\_\+num)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga8cfb03775804cd8a38746bad720e3df0}{alt\+\_\+dma\+\_\+manager\+\_\+state\+\_\+get}} (\mbox{\hyperlink{group__ALT__DMA__CSR_ga7037ee411489693c9d62b992b99339b7}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+t}} $\ast$state)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_gafb12a5a452bf2d18013cf1bd8716f9fc}{alt\+\_\+dma\+\_\+channel\+\_\+state\+\_\+get}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel, \mbox{\hyperlink{group__ALT__DMA__CSR_gaf21ed0aa09d2ac7cdbdf56da958e0b1a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+t}} $\ast$state)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga8059684a72706044adab09ad822db447}{alt\+\_\+dma\+\_\+manager\+\_\+fault\+\_\+status\+\_\+get}} (\mbox{\hyperlink{group__ALT__DMA__CSR_gaca87b43fe85277c9791fe8f3c4d574a3}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+t}} $\ast$fault)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga817174770f199b336f16b2c6544040d4}{alt\+\_\+dma\+\_\+channel\+\_\+fault\+\_\+status\+\_\+get}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel, \mbox{\hyperlink{group__ALT__DMA__CSR_ga6bbb27dff1001aeef88e779c4e57874c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+t}} $\ast$fault)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga641f2673530bed7fffda687b8aabadb0}{alt\+\_\+dma\+\_\+event\+\_\+int\+\_\+select}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}} evt\+\_\+num, \mbox{\hyperlink{group__ALT__DMA__CSR_gae4b36b414418458c2b8a3c2931a37a49}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+t}} opt)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga69d4ccc1669d51064b344d9bd114e4f5}{alt\+\_\+dma\+\_\+event\+\_\+int\+\_\+status\+\_\+get\+\_\+raw}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}} evt\+\_\+num)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_ga07633dd0fcb1dc369e33d2f2eea0bd8f}{alt\+\_\+dma\+\_\+int\+\_\+status\+\_\+get}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}} irq\+\_\+num)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__CSR_gaf26e4ade293e06f6a18afb914d3e2e02}{alt\+\_\+dma\+\_\+int\+\_\+clear}} (\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}} irq\+\_\+num)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This A\+PI provides functions for configuration, control, and status queries of the D\+MA controller. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga45eeb28a3a41b762727db85583888f34}\label{group__ALT__DMA__CSR_ga45eeb28a3a41b762727db85583888f34}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CFG\_t@{ALT\_DMA\_CFG\_t}}
\index{ALT\_DMA\_CFG\_t@{ALT\_DMA\_CFG\_t}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{ALT\_DMA\_CFG\_t}{ALT\_DMA\_CFG\_t}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{structALT__DMA__CFG__s}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+F\+G\+\_\+s}}
 \mbox{\hyperlink{group__ALT__DMA__CSR_ga45eeb28a3a41b762727db85583888f34}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+F\+G\+\_\+t}}}

This type defines the structure used to specify the configuration of the security states and peripheral interface M\+UX selections for the D\+MA controller. \mbox{\Hypertarget{group__ALT__DMA__CSR_ga6bbb27dff1001aeef88e779c4e57874c}\label{group__ALT__DMA__CSR_ga6bbb27dff1001aeef88e779c4e57874c}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_t@{ALT\_DMA\_CHANNEL\_FAULT\_t}}
\index{ALT\_DMA\_CHANNEL\_FAULT\_t@{ALT\_DMA\_CHANNEL\_FAULT\_t}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{ALT\_DMA\_CHANNEL\_FAULT\_t}{ALT\_DMA\_CHANNEL\_FAULT\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__DMA__CSR_gafeda30cd49f28a7205b141ea8c653e3b}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+e}}
 \mbox{\hyperlink{group__ALT__DMA__CSR_ga6bbb27dff1001aeef88e779c4e57874c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+t}}}

This type definition enumerates the possible fault status that a channel may have as a register mask. \mbox{\Hypertarget{group__ALT__DMA__CSR_gaf21ed0aa09d2ac7cdbdf56da958e0b1a}\label{group__ALT__DMA__CSR_gaf21ed0aa09d2ac7cdbdf56da958e0b1a}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_STATE\_t@{ALT\_DMA\_CHANNEL\_STATE\_t}}
\index{ALT\_DMA\_CHANNEL\_STATE\_t@{ALT\_DMA\_CHANNEL\_STATE\_t}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{ALT\_DMA\_CHANNEL\_STATE\_t}{ALT\_DMA\_CHANNEL\_STATE\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__DMA__CSR_ga9d1bf45cfd52c9e0c603c1462b32ea50}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+e}}
 \mbox{\hyperlink{group__ALT__DMA__CSR_gaf21ed0aa09d2ac7cdbdf56da958e0b1a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+t}}}

This type definition enumerates the operational states that a D\+MA channel may have. \mbox{\Hypertarget{group__ALT__DMA__CSR_gae4b36b414418458c2b8a3c2931a37a49}\label{group__ALT__DMA__CSR_gae4b36b414418458c2b8a3c2931a37a49}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_EVENT\_SELECT\_t@{ALT\_DMA\_EVENT\_SELECT\_t}}
\index{ALT\_DMA\_EVENT\_SELECT\_t@{ALT\_DMA\_EVENT\_SELECT\_t}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{ALT\_DMA\_EVENT\_SELECT\_t}{ALT\_DMA\_EVENT\_SELECT\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__DMA__CSR_gaa5ef1fd8005d9b58f8da859d6a7c32c2}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+e}}
 \mbox{\hyperlink{group__ALT__DMA__CSR_gae4b36b414418458c2b8a3c2931a37a49}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+t}}}

This type definition enumerates the possible D\+MA event-\/interrupt behavior option selections when a D\+M\+A\+S\+EV instruction is executed. \mbox{\Hypertarget{group__ALT__DMA__CSR_gaca87b43fe85277c9791fe8f3c4d574a3}\label{group__ALT__DMA__CSR_gaca87b43fe85277c9791fe8f3c4d574a3}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_FAULT\_t@{ALT\_DMA\_MANAGER\_FAULT\_t}}
\index{ALT\_DMA\_MANAGER\_FAULT\_t@{ALT\_DMA\_MANAGER\_FAULT\_t}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{ALT\_DMA\_MANAGER\_FAULT\_t}{ALT\_DMA\_MANAGER\_FAULT\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__DMA__CSR_gab44582b3022f4047c4cdd70b80155e44}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+e}}
 \mbox{\hyperlink{group__ALT__DMA__CSR_gaca87b43fe85277c9791fe8f3c4d574a3}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+t}}}

This type definition enumerates the possible fault status that the D\+MA manager can have as a register mask. \mbox{\Hypertarget{group__ALT__DMA__CSR_ga7037ee411489693c9d62b992b99339b7}\label{group__ALT__DMA__CSR_ga7037ee411489693c9d62b992b99339b7}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_STATE\_t@{ALT\_DMA\_MANAGER\_STATE\_t}}
\index{ALT\_DMA\_MANAGER\_STATE\_t@{ALT\_DMA\_MANAGER\_STATE\_t}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{ALT\_DMA\_MANAGER\_STATE\_t}{ALT\_DMA\_MANAGER\_STATE\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__DMA__CSR_ga451e51b97a5b2a5ff8e37e0b7f0a14de}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+e}}
 \mbox{\hyperlink{group__ALT__DMA__CSR_ga7037ee411489693c9d62b992b99339b7}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+t}}}

This type definition enumerates the operational states that the D\+MA manager may have. \mbox{\Hypertarget{group__ALT__DMA__CSR_ga58c7617e50eb450a5435798a109a266d}\label{group__ALT__DMA__CSR_ga58c7617e50eb450a5435798a109a266d}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_PERIPH\_MUX\_t@{ALT\_DMA\_PERIPH\_MUX\_t}}
\index{ALT\_DMA\_PERIPH\_MUX\_t@{ALT\_DMA\_PERIPH\_MUX\_t}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{ALT\_DMA\_PERIPH\_MUX\_t}{ALT\_DMA\_PERIPH\_MUX\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__DMA__CSR_ga0fde94fedf8b487aef8c5373221a8bad}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+e}}
 \mbox{\hyperlink{group__ALT__DMA__CSR_ga58c7617e50eb450a5435798a109a266d}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+t}}}

This type enumerates the D\+MA peripheral interface M\+UX selection options available. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__ALT__DMA__CSR_gafeda30cd49f28a7205b141ea8c653e3b}\label{group__ALT__DMA__CSR_gafeda30cd49f28a7205b141ea8c653e3b}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_e@{ALT\_DMA\_CHANNEL\_FAULT\_e}}
\index{ALT\_DMA\_CHANNEL\_FAULT\_e@{ALT\_DMA\_CHANNEL\_FAULT\_e}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{ALT\_DMA\_CHANNEL\_FAULT\_e}{ALT\_DMA\_CHANNEL\_FAULT\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__DMA__CSR_gafeda30cd49f28a7205b141ea8c653e3b}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+e}}}

This type definition enumerates the possible fault status that a channel may have as a register mask. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_FAULT\_LOCKUP\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_LOCKUP\_ERR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_LOCKUP\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_LOCKUP\_ERR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba8f74283e13726c1c1d32c6f746ec563a}\label{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba8f74283e13726c1c1d32c6f746ec563a}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+L\+O\+C\+K\+U\+P\+\_\+\+E\+RR&The D\+MA channel has locked up due to resource starvation. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_FAULT\_DBG\_INSTR@{ALT\_DMA\_CHANNEL\_FAULT\_DBG\_INSTR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_DBG\_INSTR@{ALT\_DMA\_CHANNEL\_FAULT\_DBG\_INSTR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3baa00847b2b47665a32de570c241504d70}\label{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3baa00847b2b47665a32de570c241504d70}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+B\+G\+\_\+\+I\+N\+S\+TR&The D\+MA channel abort occured because of an instruction issued through the debug interface. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_FAULT\_DATA\_READ\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_DATA\_READ\_ERR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_DATA\_READ\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_DATA\_READ\_ERR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3bab06f1d28e5f13b2f534f3eb9b2c072db}\label{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3bab06f1d28e5f13b2f534f3eb9b2c072db}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R\+E\+A\+D\+\_\+\+E\+RR&The D\+MA channel data read A\+XI bus reponse was not O\+K\+AY. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_FAULT\_DATA\_WRITE\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_DATA\_WRITE\_ERR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_DATA\_WRITE\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_DATA\_WRITE\_ERR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3bada279fdfee2adba43775a9c9efeffd01}\label{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3bada279fdfee2adba43775a9c9efeffd01}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+A\+T\+A\+\_\+\+W\+R\+I\+T\+E\+\_\+\+E\+RR&The D\+MA channel data write A\+XI bus response was not O\+K\+AY. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_FAULT\_INSTR\_FETCH\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_INSTR\_FETCH\_ERR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_INSTR\_FETCH\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_INSTR\_FETCH\_ERR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3baac3f25a384790891dad659ac6abd8f02}\label{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3baac3f25a384790891dad659ac6abd8f02}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+I\+N\+S\+T\+R\+\_\+\+F\+E\+T\+C\+H\+\_\+\+E\+RR&The D\+MA channel instruction fetch A\+XI bus response was not O\+K\+AY. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_FAULT\_ST\_DATA\_UNAVAILABLE@{ALT\_DMA\_CHANNEL\_FAULT\_ST\_DATA\_UNAVAILABLE}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_ST\_DATA\_UNAVAILABLE@{ALT\_DMA\_CHANNEL\_FAULT\_ST\_DATA\_UNAVAILABLE}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3baf7da2823c68a41f00048d00e0aa853b5}\label{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3baf7da2823c68a41f00048d00e0aa853b5}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+S\+T\+\_\+\+D\+A\+T\+A\+\_\+\+U\+N\+A\+V\+A\+I\+L\+A\+B\+LE&The D\+MA channel M\+F\+I\+FO did not have the data for the D\+M\+A\+ST instruction. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_FAULT\_MFIFO\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_MFIFO\_ERR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_MFIFO\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_MFIFO\_ERR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba5811acf404ca7b81a6e982179c70c778}\label{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba5811acf404ca7b81a6e982179c70c778}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+M\+F\+I\+F\+O\+\_\+\+E\+RR&The D\+MA channel M\+F\+I\+FO is too small to hold the D\+M\+A\+LD instruction data, or too small to servic the D\+M\+A\+ST instruction request. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_FAULT\_CH\_RDWR\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_CH\_RDWR\_ERR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_CH\_RDWR\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_CH\_RDWR\_ERR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba72c0bdee75f291782ff06f4f921ab2a6}\label{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba72c0bdee75f291782ff06f4f921ab2a6}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+C\+H\+\_\+\+R\+D\+W\+R\+\_\+\+E\+RR&The D\+MA channel in non-\/secure state attempted to perform a secure read or write. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_FAULT\_CH\_PERIPH\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_CH\_PERIPH\_ERR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_CH\_PERIPH\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_CH\_PERIPH\_ERR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3baa6b61a571827812aefc691d8f120c34d}\label{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3baa6b61a571827812aefc691d8f120c34d}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+C\+H\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+E\+RR&The D\+MA channel in non-\/secure state attempted to execute the D\+M\+A\+W\+FP, D\+M\+A\+L\+DP, D\+M\+A\+S\+TP, or D\+M\+A\+F\+L\+U\+S\+HP instruction involving a secure peripheral. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_FAULT\_CH\_EVNT\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_CH\_EVNT\_ERR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_CH\_EVNT\_ERR@{ALT\_DMA\_CHANNEL\_FAULT\_CH\_EVNT\_ERR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba8053eab3b51cb136e52fa9be4a3d869d}\label{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba8053eab3b51cb136e52fa9be4a3d869d}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+C\+H\+\_\+\+E\+V\+N\+T\+\_\+\+E\+RR&The D\+MA channel in non-\/secure state attempted to execute the D\+M\+A\+W\+FE or D\+M\+A\+S\+EV instruction for a secure event or secure interrupt (if applicable). \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_FAULT\_OPERAND\_INVALID@{ALT\_DMA\_CHANNEL\_FAULT\_OPERAND\_INVALID}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_OPERAND\_INVALID@{ALT\_DMA\_CHANNEL\_FAULT\_OPERAND\_INVALID}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba0eae42e94a300cdb9478ead6c416d066}\label{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba0eae42e94a300cdb9478ead6c416d066}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+O\+P\+E\+R\+A\+N\+D\+\_\+\+I\+N\+V\+A\+L\+ID&The D\+MA channel attempted to execute an instruction operand that was not valid for the D\+MA configuration. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_FAULT\_UNDEF\_INSTR@{ALT\_DMA\_CHANNEL\_FAULT\_UNDEF\_INSTR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_FAULT\_UNDEF\_INSTR@{ALT\_DMA\_CHANNEL\_FAULT\_UNDEF\_INSTR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba6cc347307de405c0958195a5353dda88}\label{group__ALT__DMA__CSR_ggafeda30cd49f28a7205b141ea8c653e3ba6cc347307de405c0958195a5353dda88}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+\+U\+N\+D\+E\+F\+\_\+\+I\+N\+S\+TR&The D\+MA channel attempted to execute an undefined instruction. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga9d1bf45cfd52c9e0c603c1462b32ea50}\label{group__ALT__DMA__CSR_ga9d1bf45cfd52c9e0c603c1462b32ea50}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_STATE\_e@{ALT\_DMA\_CHANNEL\_STATE\_e}}
\index{ALT\_DMA\_CHANNEL\_STATE\_e@{ALT\_DMA\_CHANNEL\_STATE\_e}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{ALT\_DMA\_CHANNEL\_STATE\_e}{ALT\_DMA\_CHANNEL\_STATE\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__DMA__CSR_ga9d1bf45cfd52c9e0c603c1462b32ea50}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+e}}}

This type definition enumerates the operational states that a D\+MA channel may have. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_STATE\_STOPPED@{ALT\_DMA\_CHANNEL\_STATE\_STOPPED}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_STATE\_STOPPED@{ALT\_DMA\_CHANNEL\_STATE\_STOPPED}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a51200e30d3661352d0c8f5a79f5d4e7c}\label{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a51200e30d3661352d0c8f5a79f5d4e7c}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+S\+T\+O\+P\+P\+ED&Stopped \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_STATE\_EXECUTING@{ALT\_DMA\_CHANNEL\_STATE\_EXECUTING}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_STATE\_EXECUTING@{ALT\_DMA\_CHANNEL\_STATE\_EXECUTING}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50acf7beacbe323ad219fd9a2cd60db5baf}\label{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50acf7beacbe323ad219fd9a2cd60db5baf}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+X\+E\+C\+U\+T\+I\+NG&Executing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_STATE\_CACHE\_MISS@{ALT\_DMA\_CHANNEL\_STATE\_CACHE\_MISS}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_STATE\_CACHE\_MISS@{ALT\_DMA\_CHANNEL\_STATE\_CACHE\_MISS}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50afeaaf853d9db6f69191725ae5623f180}\label{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50afeaaf853d9db6f69191725ae5623f180}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+C\+A\+C\+H\+E\+\_\+\+M\+I\+SS&Cache Miss \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_STATE\_UPDATING\_PC@{ALT\_DMA\_CHANNEL\_STATE\_UPDATING\_PC}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_STATE\_UPDATING\_PC@{ALT\_DMA\_CHANNEL\_STATE\_UPDATING\_PC}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50aaf7b858a3db781b0b5c18b4597bc7b51}\label{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50aaf7b858a3db781b0b5c18b4597bc7b51}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+U\+P\+D\+A\+T\+I\+N\+G\+\_\+\+PC&Updating PC \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_STATE\_WFE@{ALT\_DMA\_CHANNEL\_STATE\_WFE}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_STATE\_WFE@{ALT\_DMA\_CHANNEL\_STATE\_WFE}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50af295d31d040256ef8b8e3bed804c0b94}\label{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50af295d31d040256ef8b8e3bed804c0b94}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+W\+FE&Waiting for Event \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_STATE\_AT\_BARRIER@{ALT\_DMA\_CHANNEL\_STATE\_AT\_BARRIER}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_STATE\_AT\_BARRIER@{ALT\_DMA\_CHANNEL\_STATE\_AT\_BARRIER}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50ab6e565317227a9b8edb26f1ff95f1451}\label{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50ab6e565317227a9b8edb26f1ff95f1451}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+T\+\_\+\+B\+A\+R\+R\+I\+ER&At Barrier \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_STATE\_WFP@{ALT\_DMA\_CHANNEL\_STATE\_WFP}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_STATE\_WFP@{ALT\_DMA\_CHANNEL\_STATE\_WFP}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a9212c8315d8c4e4bd5fac4a1654ee3dc}\label{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a9212c8315d8c4e4bd5fac4a1654ee3dc}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+W\+FP&Waiting for Peripheral \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_STATE\_KILLING@{ALT\_DMA\_CHANNEL\_STATE\_KILLING}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_STATE\_KILLING@{ALT\_DMA\_CHANNEL\_STATE\_KILLING}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a95a48e526d7e045eac0ecd454fd3eb9e}\label{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a95a48e526d7e045eac0ecd454fd3eb9e}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+K\+I\+L\+L\+I\+NG&Killing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_STATE\_COMPLETING@{ALT\_DMA\_CHANNEL\_STATE\_COMPLETING}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_STATE\_COMPLETING@{ALT\_DMA\_CHANNEL\_STATE\_COMPLETING}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50ad7e937b4f78c5fd55eeaf748025a2f99}\label{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50ad7e937b4f78c5fd55eeaf748025a2f99}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+C\+O\+M\+P\+L\+E\+T\+I\+NG&Completing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_STATE\_FAULTING\_COMPLETING@{ALT\_DMA\_CHANNEL\_STATE\_FAULTING\_COMPLETING}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_STATE\_FAULTING\_COMPLETING@{ALT\_DMA\_CHANNEL\_STATE\_FAULTING\_COMPLETING}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a0658ae666fb858e038763027c10f5c42}\label{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a0658ae666fb858e038763027c10f5c42}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+F\+A\+U\+L\+T\+I\+N\+G\+\_\+\+C\+O\+M\+P\+L\+E\+T\+I\+NG&Faulting Completing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_CHANNEL\_STATE\_FAULTING@{ALT\_DMA\_CHANNEL\_STATE\_FAULTING}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_CHANNEL\_STATE\_FAULTING@{ALT\_DMA\_CHANNEL\_STATE\_FAULTING}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a7141e5d0da32f727dc56b2d0922daac3}\label{group__ALT__DMA__CSR_gga9d1bf45cfd52c9e0c603c1462b32ea50a7141e5d0da32f727dc56b2d0922daac3}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+\+F\+A\+U\+L\+T\+I\+NG&Faulting \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__DMA__CSR_gaa5ef1fd8005d9b58f8da859d6a7c32c2}\label{group__ALT__DMA__CSR_gaa5ef1fd8005d9b58f8da859d6a7c32c2}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_EVENT\_SELECT\_e@{ALT\_DMA\_EVENT\_SELECT\_e}}
\index{ALT\_DMA\_EVENT\_SELECT\_e@{ALT\_DMA\_EVENT\_SELECT\_e}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{ALT\_DMA\_EVENT\_SELECT\_e}{ALT\_DMA\_EVENT\_SELECT\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__DMA__CSR_gaa5ef1fd8005d9b58f8da859d6a7c32c2}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+e}}}

This type definition enumerates the possible D\+MA event-\/interrupt behavior option selections when a D\+M\+A\+S\+EV instruction is executed. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_EVENT\_SELECT\_SEND\_EVT@{ALT\_DMA\_EVENT\_SELECT\_SEND\_EVT}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_EVENT\_SELECT\_SEND\_EVT@{ALT\_DMA\_EVENT\_SELECT\_SEND\_EVT}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggaa5ef1fd8005d9b58f8da859d6a7c32c2a77710ff121459d15c5ab4aec7a5fba9d}\label{group__ALT__DMA__CSR_ggaa5ef1fd8005d9b58f8da859d6a7c32c2a77710ff121459d15c5ab4aec7a5fba9d}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+\+S\+E\+N\+D\+\_\+\+E\+VT&If the D\+MA controller executes D\+M\+A\+S\+EV for the event-\/interrupt resource then the D\+MA sends the event to all of the channel threads. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_EVENT\_SELECT\_SIG\_IRQ@{ALT\_DMA\_EVENT\_SELECT\_SIG\_IRQ}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_EVENT\_SELECT\_SIG\_IRQ@{ALT\_DMA\_EVENT\_SELECT\_SIG\_IRQ}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggaa5ef1fd8005d9b58f8da859d6a7c32c2ad4c9df0fc2c12e4d093592234f8448cc}\label{group__ALT__DMA__CSR_ggaa5ef1fd8005d9b58f8da859d6a7c32c2ad4c9df0fc2c12e4d093592234f8448cc}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+\+S\+I\+G\+\_\+\+I\+RQ&If the D\+MA controller executes D\+M\+A\+S\+EV for the event-\/interrupt resource then the D\+MA sets the {\bfseries{irq}}\mbox{[}N\mbox{]} H\+I\+GH. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__DMA__CSR_gab44582b3022f4047c4cdd70b80155e44}\label{group__ALT__DMA__CSR_gab44582b3022f4047c4cdd70b80155e44}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_FAULT\_e@{ALT\_DMA\_MANAGER\_FAULT\_e}}
\index{ALT\_DMA\_MANAGER\_FAULT\_e@{ALT\_DMA\_MANAGER\_FAULT\_e}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{ALT\_DMA\_MANAGER\_FAULT\_e}{ALT\_DMA\_MANAGER\_FAULT\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__DMA__CSR_gab44582b3022f4047c4cdd70b80155e44}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+e}}}

This type definition enumerates the possible fault status that the D\+MA manager can have as a register mask. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_MANAGER\_FAULT\_DBG\_INSTR@{ALT\_DMA\_MANAGER\_FAULT\_DBG\_INSTR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_FAULT\_DBG\_INSTR@{ALT\_DMA\_MANAGER\_FAULT\_DBG\_INSTR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44ac097f18d93049173827328e8552c2524}\label{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44ac097f18d93049173827328e8552c2524}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+B\+G\+\_\+\+I\+N\+S\+TR&The D\+MA manager abort occured because of an instruction issued through the debug interface. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_MANAGER\_FAULT\_INSTR\_FETCH\_ERR@{ALT\_DMA\_MANAGER\_FAULT\_INSTR\_FETCH\_ERR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_FAULT\_INSTR\_FETCH\_ERR@{ALT\_DMA\_MANAGER\_FAULT\_INSTR\_FETCH\_ERR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44aeb6e78d343a31426a1036e0db7d35581}\label{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44aeb6e78d343a31426a1036e0db7d35581}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+I\+N\+S\+T\+R\+\_\+\+F\+E\+T\+C\+H\+\_\+\+E\+RR&The D\+MA manager instruction fetch A\+XI bus response was not O\+K\+AY. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_MANAGER\_FAULT\_MGR\_EVNT\_ERR@{ALT\_DMA\_MANAGER\_FAULT\_MGR\_EVNT\_ERR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_FAULT\_MGR\_EVNT\_ERR@{ALT\_DMA\_MANAGER\_FAULT\_MGR\_EVNT\_ERR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44aff7564e0e70db3e975b6092a4a615a50}\label{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44aff7564e0e70db3e975b6092a4a615a50}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+M\+G\+R\+\_\+\+E\+V\+N\+T\+\_\+\+E\+RR&The D\+MA manager attempted to execute D\+M\+A\+W\+FE or D\+M\+A\+S\+EV with inappropriate security permissions. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_MANAGER\_FAULT\_DMAGO\_ERR@{ALT\_DMA\_MANAGER\_FAULT\_DMAGO\_ERR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_FAULT\_DMAGO\_ERR@{ALT\_DMA\_MANAGER\_FAULT\_DMAGO\_ERR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44acde113e19e436e03d91452208a2b47ea}\label{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44acde113e19e436e03d91452208a2b47ea}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+D\+M\+A\+G\+O\+\_\+\+E\+RR&The D\+MA manager attempted to execute D\+M\+A\+GO with inappropriate security permissions. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_MANAGER\_FAULT\_OPERAND\_INVALID@{ALT\_DMA\_MANAGER\_FAULT\_OPERAND\_INVALID}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_FAULT\_OPERAND\_INVALID@{ALT\_DMA\_MANAGER\_FAULT\_OPERAND\_INVALID}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44a7cba8b2c4c80587090f84bb5f2506bcd}\label{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44a7cba8b2c4c80587090f84bb5f2506bcd}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+O\+P\+E\+R\+A\+N\+D\+\_\+\+I\+N\+V\+A\+L\+ID&The D\+MA manager attempted to execute an instruction operand that was not valid for the D\+MA configuration. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_MANAGER\_FAULT\_UNDEF\_INSTR@{ALT\_DMA\_MANAGER\_FAULT\_UNDEF\_INSTR}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_FAULT\_UNDEF\_INSTR@{ALT\_DMA\_MANAGER\_FAULT\_UNDEF\_INSTR}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44a32f4c3b9d73e233d60ef43f47c70ada9}\label{group__ALT__DMA__CSR_ggab44582b3022f4047c4cdd70b80155e44a32f4c3b9d73e233d60ef43f47c70ada9}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+U\+N\+D\+E\+F\+\_\+\+I\+N\+S\+TR&The D\+MA manager attempted to execute an undefined instruction. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga451e51b97a5b2a5ff8e37e0b7f0a14de}\label{group__ALT__DMA__CSR_ga451e51b97a5b2a5ff8e37e0b7f0a14de}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_STATE\_e@{ALT\_DMA\_MANAGER\_STATE\_e}}
\index{ALT\_DMA\_MANAGER\_STATE\_e@{ALT\_DMA\_MANAGER\_STATE\_e}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{ALT\_DMA\_MANAGER\_STATE\_e}{ALT\_DMA\_MANAGER\_STATE\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__DMA__CSR_ga451e51b97a5b2a5ff8e37e0b7f0a14de}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+e}}}

This type definition enumerates the operational states that the D\+MA manager may have. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_MANAGER\_STATE\_STOPPED@{ALT\_DMA\_MANAGER\_STATE\_STOPPED}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_STATE\_STOPPED@{ALT\_DMA\_MANAGER\_STATE\_STOPPED}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14dea992640ddb552ad0ac2fe40f72a30a41f}\label{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14dea992640ddb552ad0ac2fe40f72a30a41f}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+\+S\+T\+O\+P\+P\+ED&Stopped \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_MANAGER\_STATE\_EXECUTING@{ALT\_DMA\_MANAGER\_STATE\_EXECUTING}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_STATE\_EXECUTING@{ALT\_DMA\_MANAGER\_STATE\_EXECUTING}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14deac8f488479e73edd2ef62ef4883b9abb1}\label{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14deac8f488479e73edd2ef62ef4883b9abb1}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+X\+E\+C\+U\+T\+I\+NG&Executing \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_MANAGER\_STATE\_CACHE\_MISS@{ALT\_DMA\_MANAGER\_STATE\_CACHE\_MISS}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_STATE\_CACHE\_MISS@{ALT\_DMA\_MANAGER\_STATE\_CACHE\_MISS}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14dea2fac52050907f1d93e07c61235fcec58}\label{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14dea2fac52050907f1d93e07c61235fcec58}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+\+C\+A\+C\+H\+E\+\_\+\+M\+I\+SS&Cache Miss \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_MANAGER\_STATE\_UPDATING\_PC@{ALT\_DMA\_MANAGER\_STATE\_UPDATING\_PC}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_STATE\_UPDATING\_PC@{ALT\_DMA\_MANAGER\_STATE\_UPDATING\_PC}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14deac91729950fd0a645a3117993b4b8f004}\label{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14deac91729950fd0a645a3117993b4b8f004}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+\+U\+P\+D\+A\+T\+I\+N\+G\+\_\+\+PC&Updating PC \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_MANAGER\_STATE\_WFE@{ALT\_DMA\_MANAGER\_STATE\_WFE}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_STATE\_WFE@{ALT\_DMA\_MANAGER\_STATE\_WFE}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14dea41c0832ebce21ee2cc765358ef678457}\label{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14dea41c0832ebce21ee2cc765358ef678457}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+\+W\+FE&Waiting for Event \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_MANAGER\_STATE\_FAULTING@{ALT\_DMA\_MANAGER\_STATE\_FAULTING}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_MANAGER\_STATE\_FAULTING@{ALT\_DMA\_MANAGER\_STATE\_FAULTING}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14dea4e0d5d021a50d601c2a8b9199e6cea2e}\label{group__ALT__DMA__CSR_gga451e51b97a5b2a5ff8e37e0b7f0a14dea4e0d5d021a50d601c2a8b9199e6cea2e}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+\+F\+A\+U\+L\+T\+I\+NG&Faulting \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga0fde94fedf8b487aef8c5373221a8bad}\label{group__ALT__DMA__CSR_ga0fde94fedf8b487aef8c5373221a8bad}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_PERIPH\_MUX\_e@{ALT\_DMA\_PERIPH\_MUX\_e}}
\index{ALT\_DMA\_PERIPH\_MUX\_e@{ALT\_DMA\_PERIPH\_MUX\_e}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{ALT\_DMA\_PERIPH\_MUX\_e}{ALT\_DMA\_PERIPH\_MUX\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__DMA__CSR_ga0fde94fedf8b487aef8c5373221a8bad}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+e}}}

This type enumerates the D\+MA peripheral interface M\+UX selection options available. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_MUX\_DEFAULT@{ALT\_DMA\_PERIPH\_MUX\_DEFAULT}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_PERIPH\_MUX\_DEFAULT@{ALT\_DMA\_PERIPH\_MUX\_DEFAULT}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga0fde94fedf8b487aef8c5373221a8bada215c154a68c7bd67a465c4cd230267da}\label{group__ALT__DMA__CSR_gga0fde94fedf8b487aef8c5373221a8bada215c154a68c7bd67a465c4cd230267da}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+\+D\+E\+F\+A\+U\+LT&Accept the reset default M\+UX selection \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_MUX\_FPGA@{ALT\_DMA\_PERIPH\_MUX\_FPGA}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_PERIPH\_MUX\_FPGA@{ALT\_DMA\_PERIPH\_MUX\_FPGA}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga0fde94fedf8b487aef8c5373221a8bada63fae4f67bdbd9beb4a8af0282de094f}\label{group__ALT__DMA__CSR_gga0fde94fedf8b487aef8c5373221a8bada63fae4f67bdbd9beb4a8af0282de094f}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+\+F\+P\+GA&Select F\+P\+GA as the peripheral interface \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PERIPH\_MUX\_CAN@{ALT\_DMA\_PERIPH\_MUX\_CAN}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!ALT\_DMA\_PERIPH\_MUX\_CAN@{ALT\_DMA\_PERIPH\_MUX\_CAN}}}\mbox{\Hypertarget{group__ALT__DMA__CSR_gga0fde94fedf8b487aef8c5373221a8badaa60eba0f9c0a9fda02e6098f87098b59}\label{group__ALT__DMA__CSR_gga0fde94fedf8b487aef8c5373221a8badaa60eba0f9c0a9fda02e6098f87098b59}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+M\+U\+X\+\_\+\+C\+AN&Select C\+AN as the peripheral interface \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga49e40e18369c2940a8ff8709ccb0a346}\label{group__ALT__DMA__CSR_ga49e40e18369c2940a8ff8709ccb0a346}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_channel\_alloc@{alt\_dma\_channel\_alloc}}
\index{alt\_dma\_channel\_alloc@{alt\_dma\_channel\_alloc}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_channel\_alloc()}{alt\_dma\_channel\_alloc()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+channel\+\_\+alloc (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel }\end{DoxyParamCaption})}

Allocate a D\+MA channel resource for use.


\begin{DoxyParams}{Parameters}
{\em channel} & A D\+MA controller channel.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga8d3cefc8aa4d1bf07af0b64092f30015}\label{group__ALT__DMA__CSR_ga8d3cefc8aa4d1bf07af0b64092f30015}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_channel\_alloc\_any@{alt\_dma\_channel\_alloc\_any}}
\index{alt\_dma\_channel\_alloc\_any@{alt\_dma\_channel\_alloc\_any}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_channel\_alloc\_any()}{alt\_dma\_channel\_alloc\_any()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+channel\+\_\+alloc\+\_\+any (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} $\ast$}]{allocated }\end{DoxyParamCaption})}

Allocate a free D\+MA channel resource for use if there are any.


\begin{DoxyParams}{Parameters}
{\em allocated} & \mbox{[}out\mbox{]} A pointer to an output parameter that will contain the channel allocated.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. An unallocated channel may not be available at the time of the A\+PI call. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_gac948d0a8fa737070efc6b0d2d6570420}\label{group__ALT__DMA__CSR_gac948d0a8fa737070efc6b0d2d6570420}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_channel\_exec@{alt\_dma\_channel\_exec}}
\index{alt\_dma\_channel\_exec@{alt\_dma\_channel\_exec}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_channel\_exec()}{alt\_dma\_channel\_exec()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+channel\+\_\+exec (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm }\end{DoxyParamCaption})}

Start execution of a D\+MA microcode program on the specified D\+MA channel thread resource.


\begin{DoxyParams}{Parameters}
{\em channel} & The D\+MA channel thread used to execute the microcode program.\\
\hline
{\em pgm} & The D\+MA microcode program.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga817174770f199b336f16b2c6544040d4}\label{group__ALT__DMA__CSR_ga817174770f199b336f16b2c6544040d4}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_channel\_fault\_status\_get@{alt\_dma\_channel\_fault\_status\_get}}
\index{alt\_dma\_channel\_fault\_status\_get@{alt\_dma\_channel\_fault\_status\_get}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_channel\_fault\_status\_get()}{alt\_dma\_channel\_fault\_status\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+channel\+\_\+fault\+\_\+status\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel,  }\item[{\mbox{\hyperlink{group__ALT__DMA__CSR_ga6bbb27dff1001aeef88e779c4e57874c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+F\+A\+U\+L\+T\+\_\+t}} $\ast$}]{fault }\end{DoxyParamCaption})}

Return the current fault status of the specified D\+MA channel thread.


\begin{DoxyParams}{Parameters}
{\em channel} & The D\+MA channel thread to return the fault status of.\\
\hline
{\em fault} & \mbox{[}out\mbox{]} Pointer to an output parameter to contain the D\+MA channel fault status.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given channel identifier is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_gade3cca6069a5ec1306d3116abeacc5de}\label{group__ALT__DMA__CSR_gade3cca6069a5ec1306d3116abeacc5de}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_channel\_free@{alt\_dma\_channel\_free}}
\index{alt\_dma\_channel\_free@{alt\_dma\_channel\_free}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_channel\_free()}{alt\_dma\_channel\_free()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+channel\+\_\+free (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel }\end{DoxyParamCaption})}

Free a D\+MA channel resource for reuse.


\begin{DoxyParams}{Parameters}
{\em channel} & The D\+MA controller channel resource to free.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. The channel may not be in the S\+T\+O\+P\+P\+ED state. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_gae013242eb7708db8292c6388def7802a}\label{group__ALT__DMA__CSR_gae013242eb7708db8292c6388def7802a}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_channel\_kill@{alt\_dma\_channel\_kill}}
\index{alt\_dma\_channel\_kill@{alt\_dma\_channel\_kill}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_channel\_kill()}{alt\_dma\_channel\_kill()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+channel\+\_\+kill (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel }\end{DoxyParamCaption})}

Kill (abort) execution of any microcode program executing on the specified D\+MA channel thread resource.

Terminates the channel thread of execution by issuing a D\+M\+A\+K\+I\+LL instruction using the D\+MA A\+PB slave interface.


\begin{DoxyParams}{Parameters}
{\em channel} & The D\+MA channel thread to abort any executing microcode program on.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+T\+MO} & Timeout waiting for the channel to change into K\+I\+L\+L\+I\+NG or S\+T\+O\+P\+P\+ED state. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga25d4eb2ae938f83381401260348c3cb5}\label{group__ALT__DMA__CSR_ga25d4eb2ae938f83381401260348c3cb5}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_channel\_reg\_get@{alt\_dma\_channel\_reg\_get}}
\index{alt\_dma\_channel\_reg\_get@{alt\_dma\_channel\_reg\_get}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_channel\_reg\_get()}{alt\_dma\_channel\_reg\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+channel\+\_\+reg\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}}}]{reg,  }\item[{uint32\+\_\+t $\ast$}]{val }\end{DoxyParamCaption})}

Returns the current register value for the given D\+MA channel.


\begin{DoxyParams}{Parameters}
{\em channel} & The D\+MA channel thread to abort any executing microcode program on.\\
\hline
{\em reg} & Register to get the value for.\\
\hline
{\em val} & \mbox{[}out\mbox{]} The current value of the requested register.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The specified channel or register is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_gafb12a5a452bf2d18013cf1bd8716f9fc}\label{group__ALT__DMA__CSR_gafb12a5a452bf2d18013cf1bd8716f9fc}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_channel\_state\_get@{alt\_dma\_channel\_state\_get}}
\index{alt\_dma\_channel\_state\_get@{alt\_dma\_channel\_state\_get}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_channel\_state\_get()}{alt\_dma\_channel\_state\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+channel\+\_\+state\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel,  }\item[{\mbox{\hyperlink{group__ALT__DMA__CSR_gaf21ed0aa09d2ac7cdbdf56da958e0b1a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+S\+T\+A\+T\+E\+\_\+t}} $\ast$}]{state }\end{DoxyParamCaption})}

Returns the current operational state of the specified D\+MA channel thread.


\begin{DoxyParams}{Parameters}
{\em channel} & The D\+MA channel thread to return the operational state of.\\
\hline
{\em state} & \mbox{[}out\mbox{]} Pointer to an output parameter to contain the D\+MA channel thread state.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given channel identifier is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga641f2673530bed7fffda687b8aabadb0}\label{group__ALT__DMA__CSR_ga641f2673530bed7fffda687b8aabadb0}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_event\_int\_select@{alt\_dma\_event\_int\_select}}
\index{alt\_dma\_event\_int\_select@{alt\_dma\_event\_int\_select}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_event\_int\_select()}{alt\_dma\_event\_int\_select()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+event\+\_\+int\+\_\+select (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}]{evt\+\_\+num,  }\item[{\mbox{\hyperlink{group__ALT__DMA__CSR_gae4b36b414418458c2b8a3c2931a37a49}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+S\+E\+L\+E\+C\+T\+\_\+t}}}]{opt }\end{DoxyParamCaption})}

Select whether the D\+MA controller sends the specific event to all channel threads or signals an interrupt using the corressponding {\bfseries{irq}} when a D\+M\+A\+S\+EV instruction is executed for the specified event-\/interrupt resource number.


\begin{DoxyParams}{Parameters}
{\em evt\+\_\+num} & The event-\/interrupt resource number. Valid values are A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+0 .. A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+7 and A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+A\+B\+O\+RT.\\
\hline
{\em opt} & The desired behavior selection for {\itshape evt\+\_\+num} when a D\+M\+A\+S\+EV is executed.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given selection identifier is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga69d4ccc1669d51064b344d9bd114e4f5}\label{group__ALT__DMA__CSR_ga69d4ccc1669d51064b344d9bd114e4f5}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_event\_int\_status\_get\_raw@{alt\_dma\_event\_int\_status\_get\_raw}}
\index{alt\_dma\_event\_int\_status\_get\_raw@{alt\_dma\_event\_int\_status\_get\_raw}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_event\_int\_status\_get\_raw()}{alt\_dma\_event\_int\_status\_get\_raw()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+event\+\_\+int\+\_\+status\+\_\+get\+\_\+raw (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}]{evt\+\_\+num }\end{DoxyParamCaption})}

Returns the status of the specified event-\/interrupt resource.

Returns A\+L\+T\+\_\+\+E\+\_\+\+T\+R\+UE if event is active or {\bfseries{irq}}\mbox{[}N\mbox{]} is H\+I\+GH and returns A\+L\+T\+\_\+\+E\+\_\+\+F\+A\+L\+SE if event is inactive or {\bfseries{irq}}\mbox{[}N\mbox{]} is L\+OW.


\begin{DoxyParams}{Parameters}
{\em evt\+\_\+num} & The event-\/interrupt resource number. Valid values are A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+0 .. A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+7 and A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+A\+B\+O\+RT.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+T\+R\+UE} & Event is active or {\bfseries{irq}}\mbox{[}N\mbox{]} is H\+I\+GH. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+F\+A\+L\+SE} & Event is inactive or {\bfseries{irq}}\mbox{[}N\mbox{]} is L\+OW. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given event identifier is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_gae8048badd0d8eb37f5ae66de7b302c57}\label{group__ALT__DMA__CSR_gae8048badd0d8eb37f5ae66de7b302c57}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_init@{alt\_dma\_init}}
\index{alt\_dma\_init@{alt\_dma\_init}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_init()}{alt\_dma\_init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+init (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{group__ALT__DMA__CSR_ga45eeb28a3a41b762727db85583888f34}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+F\+G\+\_\+t}} $\ast$}]{dma\+\_\+cfg }\end{DoxyParamCaption})}

Initialize the D\+MA controller.

Initializes the D\+MA controller by setting the necessary control values to establish the security state and M\+U\+Xed peripheral request interface selection configurations before taking the D\+MA controller out of reset.

After the D\+MA is initialized, the following conditions hold true\+:
\begin{DoxyItemize}
\item All D\+MA channel threads are in the Stopped state.
\item All D\+MA channel threads are available for allocation.
\item D\+MA Manager thread is waiting for an instruction from either A\+PB interface.
\item The security state configurations of the D\+MA Manager, interrupt outputs, and peripheral request interfaces are established and immutable until the D\+MA is reset.
\item The M\+U\+Xed peripheral request interface selection configurations are established and immutable until the D\+MA is reset.
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em dma\+\_\+cfg} & A pointer to a A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+F\+G\+\_\+t structure containing the desired D\+MA controller security state and peripheral request interface M\+UX selections.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_gaf26e4ade293e06f6a18afb914d3e2e02}\label{group__ALT__DMA__CSR_gaf26e4ade293e06f6a18afb914d3e2e02}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_int\_clear@{alt\_dma\_int\_clear}}
\index{alt\_dma\_int\_clear@{alt\_dma\_int\_clear}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_int\_clear()}{alt\_dma\_int\_clear()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+int\+\_\+clear (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}]{irq\+\_\+num }\end{DoxyParamCaption})}

Clear the active (H\+I\+GH) status of the specified interrupt resource.

If the specified interrupt is H\+I\+GH, then sets {\bfseries{irq}}\mbox{[}N\mbox{]} to L\+OW if the event-\/interrupt resource is configured (see\+: alt\+\_\+dma\+\_\+event\+\_\+int\+\_\+enable()) to signal an interrupt. Otherwise, the status of {\bfseries{irq}}\mbox{[}N\mbox{]} does not change.


\begin{DoxyParams}{Parameters}
{\em irq\+\_\+num} & The interrupt resource number. Valid values are A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+0 .. A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+7 and A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+A\+B\+O\+RT.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given event identifier is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga07633dd0fcb1dc369e33d2f2eea0bd8f}\label{group__ALT__DMA__CSR_ga07633dd0fcb1dc369e33d2f2eea0bd8f}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_int\_status\_get@{alt\_dma\_int\_status\_get}}
\index{alt\_dma\_int\_status\_get@{alt\_dma\_int\_status\_get}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_int\_status\_get()}{alt\_dma\_int\_status\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+int\+\_\+status\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}]{irq\+\_\+num }\end{DoxyParamCaption})}

Returns the status of the specified interrupt resource.

Returns A\+L\+T\+\_\+\+E\+\_\+\+T\+R\+UE if interrupt is active and therfore {\bfseries{irq}}\mbox{[}N\mbox{]} is H\+I\+GH and returns A\+L\+T\+\_\+\+E\+\_\+\+F\+A\+L\+SE if interrupt is inactive and therfore {\bfseries{irq}}\mbox{[}N\mbox{]} is L\+OW.


\begin{DoxyParams}{Parameters}
{\em irq\+\_\+num} & The interrupt resource number. Valid values are A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+0 .. A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+7 and A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+A\+B\+O\+RT.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+T\+R\+UE} & Event is active or {\bfseries{irq}}\mbox{[}N\mbox{]} is H\+I\+GH. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+F\+A\+L\+SE} & Event is inactive or {\bfseries{irq}}\mbox{[}N\mbox{]} is L\+OW. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given event identifier is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga8059684a72706044adab09ad822db447}\label{group__ALT__DMA__CSR_ga8059684a72706044adab09ad822db447}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_manager\_fault\_status\_get@{alt\_dma\_manager\_fault\_status\_get}}
\index{alt\_dma\_manager\_fault\_status\_get@{alt\_dma\_manager\_fault\_status\_get}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_manager\_fault\_status\_get()}{alt\_dma\_manager\_fault\_status\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+manager\+\_\+fault\+\_\+status\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__CSR_gaca87b43fe85277c9791fe8f3c4d574a3}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+t}} $\ast$}]{fault }\end{DoxyParamCaption})}

Return the current fault status of the D\+MA manager thread.


\begin{DoxyParams}{Parameters}
{\em fault} & \mbox{[}out\mbox{]} Pointer to an output parameter to contain the D\+MA manager fault status.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga8cfb03775804cd8a38746bad720e3df0}\label{group__ALT__DMA__CSR_ga8cfb03775804cd8a38746bad720e3df0}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_manager\_state\_get@{alt\_dma\_manager\_state\_get}}
\index{alt\_dma\_manager\_state\_get@{alt\_dma\_manager\_state\_get}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_manager\_state\_get()}{alt\_dma\_manager\_state\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+manager\+\_\+state\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__CSR_ga7037ee411489693c9d62b992b99339b7}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+S\+T\+A\+T\+E\+\_\+t}} $\ast$}]{state }\end{DoxyParamCaption})}

Returns the current operational state of the D\+MA manager thread.


\begin{DoxyParams}{Parameters}
{\em state} & \mbox{[}out\mbox{]} Pointer to an output parameter to contain the D\+MA channel thread state.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga218c0ebb854b175e5b3a549003ebdeb2}\label{group__ALT__DMA__CSR_ga218c0ebb854b175e5b3a549003ebdeb2}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_send\_event@{alt\_dma\_send\_event}}
\index{alt\_dma\_send\_event@{alt\_dma\_send\_event}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_send\_event()}{alt\_dma\_send\_event()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+send\+\_\+event (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}]{evt\+\_\+num }\end{DoxyParamCaption})}

Signals the occurrence of an event or interrupt, using the specified event number.

Causes the C\+PU to issue a D\+M\+A\+S\+EV instruction using the D\+MA A\+PB slave interface.

The Interrupt Enable Register (I\+N\+T\+EN) register is used to control if each event-\/interrupt resource is either an event or an interrupt. The I\+N\+T\+EN register sets the event-\/interrupt resource to function as an\+:
\begin{DoxyItemize}
\item Event -\/ The D\+M\+AC generates an event for the specified event-\/interrupt resource. When the D\+M\+AC executes a D\+M\+A\+W\+FE instruction for the same event-\/interrupt resource then it clears the event.
\item Interrupt -\/ The D\+M\+AC sets the {\bfseries{I\+RQ}}\mbox{[}N\mbox{]} signal high, where {\itshape evt\+\_\+num} is the number of the specified event resource. The interrupt must be cleared after being handled.
\end{DoxyItemize}

When the configured to generate an event, this function may be used to restart one or more waiting D\+MA channels (i.\+e. having executed a D\+M\+A\+W\+FE instruction).

See the following sections from the {\itshape A\+RM} D\+DI 0424C, Core\+Link D\+MA Controller D\+M\+A-\/330 Technical Reference Manual for implementation details and use cases\+:
\begin{DoxyItemize}
\item 2.\+5.\+1, Issuing Instructions to the D\+M\+AC using a Slave Interface
\item 2.\+7, Using Events and Interrupts
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em evt\+\_\+num} & \\
\hline
\end{DoxyParams}
A D\+MA event-\/interrupt resource. Allowable event values may be A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+0 .. A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+7 but A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+\+A\+B\+O\+RT is not.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given event number is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__CSR_ga66019f52be3fa8755756b24f49283f12}\label{group__ALT__DMA__CSR_ga66019f52be3fa8755756b24f49283f12}} 
\index{DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}!alt\_dma\_uninit@{alt\_dma\_uninit}}
\index{alt\_dma\_uninit@{alt\_dma\_uninit}!DMA API for Configuration, Control, and Status@{DMA API for Configuration, Control, and Status}}
\subsubsection{\texorpdfstring{alt\_dma\_uninit()}{alt\_dma\_uninit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+uninit (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Uninitializes the D\+MA controller.

Uninitializes the D\+MA controller by killing any running channel threads and putting the D\+MA controller into reset.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
