# 20230213 KU5P Design File 2

<aside>
ğŸ’¡ æœ¬æ–‡æ¡£ä¸ºKU5Pç”µæºè®¾è®¡æ–‡æ¡£

</aside>

# 1. FPGAç”µæºè½¨ä¸åŠŸè€—è¯„ä¼°

## 1.1 FPGAç”µæºè½¨

ä½¿ç”¨å™¨ä»¶ä¸ºç¿»æ–°åŒ…ä¸Šæœºçš„KU5Pï¼Œé€Ÿåº¦ç­‰çº§ä¸º-2Lï¼Œå¯ä»¥ä½¿ç”¨0.85Væˆ–0.72Vä¸¤ç§ä¾›ç”µï¼Œæœ¬è®¾è®¡é‡‡ç”¨0.85Vï¼Œå…·ä½“å‚è€ƒds922, Page 1

![Untitled](POWERIMAGE/Untitled.png)

FPGAå…·ä½“ç”µæºè½¨ä¸æ¨èç”µå‹ä¸ºï¼šds922, Page 3

![Untitled](POWERIMAGE/Untitled%201.png)

å…¶ä¸­ï¼ŒVCCINT_IOå¿…é¡»è¿æ¥è‡³VCCBRAMï¼ŒVCCAUX_IOå¿…é¡»è¿æ¥è‡³VCCAUXï¼Œå¦‚æœæœªä½¿ç”¨ç”µæ± ï¼Œå°† VBATTè¿æ¥è‡³GNDæˆ–VCCAUX.

ä»¥ä¸‹ç”¨äºGTYæ”¶å‘å™¨çš„ç”µå‹éœ€è¦æŒ‰UG 578æ»¤æ³¢

![Untitled](POWERIMAGE/Untitled%202.png)

## 1.2 FPGAåŠŸè€—è¯„ä¼°

è¯¥éƒ¨åˆ†å†…å®¹ç”±@Elteczä½¬å®Œæˆ

ä½¿ç”¨Xilinx XPEæ–‡ä»¶å¯¹å™¨ä»¶åŠŸè€—è¿›è¡Œè¯„ä¼°ï¼Œä»¥æ­¤ä¸ºä¾æ®è®¾è®¡ç”µæº

[https://china.xilinx.com/products/technology/power/xpe.html](https://china.xilinx.com/products/technology/power/xpe.html)

ä½¿ç”¨æœ€åï¼ˆåŒæ—¶è€—ç”µé‡æœ€å¤§æƒ…å†µï¼‰æƒ…å†µä½œä¸ºè®¾è®¡æ ‡å‡†ï¼Œå…·ä½“ä¸º

- 70% LUT, FF, BRAM, DSP, all 16 GTY Serdes used.
    - PCIe Gen4 (4 GTY Channel)
    - 10G BASE-R + MAC (2 GTY Channel)
    - SATA (2 GTY Channel)
    - JESD 204B (8 GTY Channel)

![Untitled](POWERIMAGE/Untitled%203.png)

![Untitled](POWERIMAGE/Untitled%204.png)

![Untitled](POWERIMAGE/Untitled%205.png)

- 29.1W åŠŸç‡æ¶ˆè€—ï¼Œå…·ä½“ç”µæµä¸º

| ç”µæºè½¨ | æœ€ç³Ÿæƒ…å†µ | è®¾è®¡å€¼ï¼ˆåˆæ­¥ï¼‰ |
| --- | --- | --- |
| Vccint | 24.8 A | 24 A |
| Vccint_io | 0.595 A | 1 A |
| Vccbram | 0.627 A | 1 A |
| Vccaux | 0.580 A | 1 A |
| Vccaux_io | 0.395 A | 0.5 A |
| Vcco 3V3 | 0.057 A | 0.1 A |
| Vcco 2V5 | 0.057 A | 0.1 A |
| Vcco 1V8 | 0.143 A | 0.5 A |
| Vcco 1V2 | 0.234 A | 0.5 A |
| MGTYVccaux | 0.061 A | 0.1 A |
| MGTYAVcc | 1.549 A | 2 A |
| MGTYAVtt | 2.948 A | 4 A |
| Vccadc | 0.008 A  | 0.1 A |

![Untitled](POWERIMAGE/Untitled%206.png)

## 1.3 ä¸Šç”µæ—¶åº

VCCINT â†’ VCCINT_IO/VCCBRAM â†’ VCCAUX/VCCAUXIO

GTY: VCCINT â†’ VMGTAVCCâ†’VMGTAVTT

å‚è€ƒds922 Page 9

![Untitled](POWERIMAGE/Untitled%207.png)

ä¸Šç”µæ—¶é—´è¦æ±‚ï¼š**0.2~40ms** ä¹‹å†…å®Œæˆä»GNDå‡é«˜è‡³95%ç›®æ ‡ç”µå‹ï¼ˆéœ€è¦SPICEä»¿çœŸéªŒè¯ï¼‰

![Untitled](POWERIMAGE/Untitled%208.png)

# 2. ç”µæºè®¾è®¡

æŒ‰æœ€åæƒ…å†µå¯¹ä»¥ä¸Šç”µæºè½¨è¿›è¡Œåˆ†ææ•´ç†ï¼Œæ•´ç†å¾—åˆ°ä»¥ä¸‹ç”µæºè½¨åˆ†å¸ƒã€‚æ ¹æ®**DS 922ï¼Œ**å¯ä»¥å‘ç°VCCINT, VCCINT_IO, VCCBRAMå¯ä»¥è¿›è¡Œåˆå¹¶ã€‚VCCAUXä¸VCC_AUXIOå¯ä»¥è¿›è¡Œåˆå¹¶ï¼ŒVCCXADCå¯ä»¥é€šè¿‡1V8ç¨³å‹å™¨ç»è¿‡ä¸€ä¸ªç£ç å¾—åˆ°ã€‚

![Untitled](POWERIMAGE/Untitled%209.png)

ç»¼åˆè€ƒé‡æˆæœ¬ï¼Œå åœ°é¢ç§¯ç­‰å› ç´ ï¼Œé‡‡ç”¨ä»¥ä¸‹ä¸‰ç§èŠ¯ç‰‡è¿›è¡Œç”µæºè®¾è®¡

- MYMGM1R824ELA5RA: 24A æä¾›å†…æ ¸(VCCINTç›¸å…³)ç”µæµ
- LTM4644: æä¾›é«˜é€Ÿæ”¶å‘å™¨çš„MGTAVCC, MGTAVTTç”µæµä»¥åŠæ¿ä¸Š3V3ï¼Œ5Vä¸¤ä¸ªç”µæºè½¨çš„ç”µæµï¼Œæ¯è·¯æä¾›4Açš„æœ€å¤§ç”µæµ
- TPS82130: 5ä¸ªTPS82130æä¾›ä¸‰ä¸ªVCCIOä»¥åŠä¸€ä¸ªMGTAUXï¼Œä¸€ä¸ªVCCAUXç›¸å…³çš„ç”µæµï¼Œæ¯ä¸€ä¸ªTPS82130å¯ä»¥æä¾›æœ€å¤§3Açš„ç”µæµï¼ˆéœ€è¦æ³¨æ„ï¼Œè¯¥èŠ¯ç‰‡**æ•ˆç‡è¾ƒä½**ï¼Œéœ€è¦è€ƒè™‘å…¶**å‘çƒ­**é—®é¢˜ï¼‰

![Untitled](POWERIMAGE/Untitled%2010.png)

# 3. ç”µæºIC datasheet

## 3.1 MYMGK1R820ERSR

è¾“å…¥ï¼šå¤–æ¥12V

è¾“å‡ºï¼š0.85V VCCINT

ä¸Šç”µæ—¶åºï¼šæœ€å…ˆä¸Šç”µ

![Untitled](POWERIMAGE/Untitled%2011.png)

![Untitled](POWERIMAGE/Untitled%2012.png)

æ•ˆç‡ï¼š80%-90%

![Untitled](POWERIMAGE/Untitled%2013.png)

çº¹æ³¢ï¼š12Vè¾“å…¥ï¼Œæ»¡è½½10mVå·¦å³

![Untitled](POWERIMAGE/Untitled%2014.png)

![Untitled](POWERIMAGE/Untitled%2015.png)

## ä¸Šç”µæ—¶é—´å’Œé˜ˆå€¼

è¶…è¿‡é˜ˆå€¼å¼€å§‹ä¸Šç”µï¼Œæœ€ä½å·¥ä½œç”µå‹ä¸º8V

![Untitled](POWERIMAGE/Untitled%2016.png)

Start-Up Threshold Voltage

Under normal start-up conditions, converters will not begin to regulate properly until the ramping-up input voltage exceeds and remains at the Start-Up Threshold Voltage

Start-Up Time

Vin to Vout Start-Up Time (see Specifications) is the time interval between the point when the ramping input voltage crosses the Start-Up Threshold and the fully loaded regulated output voltage enters and remains within its specified accuracy band.

## ç”µæºæŒ‡ç¤º

ç›´æ¥å°†PGè¿æ¥è‡³ä¸‹ä¸€ä¸ªç¨³å‹å™¨çš„ENç«¯å³å¯

Power Good (PWGOOD)

These products have power-good output that indicates high when switcher output is within the target. The power-good function is activated after soft-start has finished. If the output voltage becomes within +10% and â€“5% of the target value, internal comparators detect power-good state, and the power-good signal becomes high after a 1-ms internal delay. If the output voltage goes outside of +15% or â€“10% of the target value, the power-good signal becomes low after two microsecond (2-Î¼s) internal delay. The power-good output is an open drain output and must be pulled up internally.

![Untitled](POWERIMAGE/Untitled%2017.png)

## ä½¿èƒ½

æµ®ç©ºæˆ–æ‹‰é«˜ä½¿èƒ½ï¼Œæ‹‰ä½å¤±èƒ½ï¼Œä»å¤±èƒ½åˆ°ç”µè·¯ç¨³å®šè¾“å‡ºéœ€è¦ç»è¿‡æ•°æ¯«ç§’

Remote On/Off Control (EN)

Positive logic models are enabled when the On/Off pin is **left open or is pulled high** to Vin with respect to GND. An internal bias current causes the OVP open pin to rise to Vin. Positive-polarity devices are disabled when the On/Off is grounded or brought to within a low voltage (see Specifications) with respect to GND.

![Untitled](POWERIMAGE/Untitled%2018.png)

## è¾“å‡ºç”µå‹é€‰æ‹©

æ ¹æ®ä¸‹é¢çš„å…¬å¼å’Œè¡¨æ ¼é€‰æ‹©åˆ†å‹ç”µé˜»çš„é˜»å€¼ï¼Œè¾“å‡º1Vé€‰æ‹©16kç”µé˜»å³å¯

Output Voltage Adjustment

The output voltage may be adjusted over a limited range by connecting an external trim resistor (Rtrim) between the Trim pin and GND pin. The Rtrim resistor must be a 1/10W precision metal film.
type, Â±0.5% accuracy or better with low temperature coefficient, Â±100 ppm/deg C. or better. Mount the resistor close to the converter with very short leads or use a surface mount trim resistor.
In the table below, the estimated resistance is given at limited condition; Vin :typ.,Ta:25degC,Iout:max.,Cout:660uF. (Please look at Test Circuit which is shown below). Do not exceed the specified limits of the output voltage or the converterâ€™s maximum power rating when applying these resistors. Also, avoid high noise at the Trim input. However, to prevent instability, you should never connect any capacitors between Trim pin and GND pin.

![Untitled](POWERIMAGE/Untitled%2019.png)

Output voltage depends on the value of capacitance of Cout in this product , the smaller Cout may cause the higher output voltage. The equations above are only reference, so please check output voltage and adjust Rtrim in user circumstances. To increase (decrease) output voltage is obtained by decreasing(increasing) value of Rtrim

![Untitled](POWERIMAGE/Untitled%2020.png)

## è¾“å…¥è¾“å‡ºæ»¤æ³¢ç”µå®¹

- è¾“å…¥ï¼šé‡‡ç”¨ä½ESRçš„Murata GRM32ç³»åˆ—æˆ–Panasonic OSCONç³»åˆ—ï¼Œä½¿ç”¨22 uF x 2 æˆ– 47uF x 2 é™¶ç“·ç”µå®¹+1000uF ç”µè§£è´¨ç”µå®¹ï¼Œè€å‹å€¼åº”è¯¥è‡³å°‘ä¸ºè¾“å…¥ç”µå‹çš„2å€
- è¾“å‡ºï¼šé‡‡ç”¨ä½ESRçš„220 uF x 3é™¶ç“·ç”µå®¹

<aside>
ğŸ’¡ å¤šä½™çš„è¾“å‡ºç”µå®¹å¯èƒ½ä¼šå¯¼è‡´ç¯è·¯ä¸ç¨³ï¼Œä¸è¦è¶…è¿‡æœ€å¤§è¾“å‡ºç”µå®¹é™åˆ¶

</aside>

![Untitled](POWERIMAGE/Untitled%2021.png)

å¯¹åº”datasheetåŸæ–‡ï¼š

*Recommended Input Filtering*

*The user must assure that the input source has low AC impedance to provide dynamic stability and that the input supply has little or no inductive content, including long distributed wiring to a remote power supply. For best performance, we recommend installing a low-ESR capacitor immediately adjacent to the converterâ€™s input terminals. The capacitor should be a ceramic type such as the Murata GRM32 series and a electrolytic type such as Panasonic OSCON series. Initial suggested capacitor values are 22 uF x 2 or 47uF x 2 ceramic type and 1000uF x 1 electrolytic type , rated at twice the expected maximum input voltage*

*Recommended Output Filtering*

*The converter will achieve its rated output ripple and noise with additional external capacitor. The user may install more external output capacitance reduce the ripple even further or for improved
dynamic response. Again, use low-ESR ceramic (Murata GRM32 series). Initial values of 220 uF x 3 ceramic type may be tried, either single or multiple capacitors in parallel. Mount these close
to the converter.*

*Excessive capacitance can make step load recovery sluggish or possibly introduce instability. Do not exceed the maximum rated output capacitance listed in the specifications.*

å°è£…ä¸å¼•è„šå®šä¹‰

![Untitled](POWERIMAGE/Untitled%2022.png)

æ¨èçš„PCB Layout

![Untitled](POWERIMAGE/Untitled%2023.png)

æ ¹æ®ä»¥ä¸Šå†…å®¹å®ŒæˆADå†…åŸç†å›¾ç»˜åˆ¶

![Untitled](POWERIMAGE/Untitled%2024.png)

## 3.2 LTM4644

è¾“å…¥ï¼š4é€šé“å‡å¤–æ¥12V

è¾“å‡ºï¼š5V System 5V, 3V3 System 3V3, 0V9 MGTAVCC, 1V2 MGTAVTT

ä¸Šç”µæ—¶åºï¼š5V, 3V3 ä¸VCCINTåŒæ—¶ï¼ˆæœ€å…ˆï¼‰ä¸Šç”µï¼Œä¹‹å0V9ï¼ˆç­‰å¾…VCCINT PGä¿¡å·ï¼‰ â€”>1V2 ï¼ˆç­‰å¾…0V9 MGTAVCC PGä¿¡å·ï¼‰

![Untitled](POWERIMAGE/Untitled%2025.png)

ä½¿èƒ½å¼•è„šï¼ˆRunï¼‰å¼€å§‹ä¸Šç”µç”µå‹ï¼š1V2

*Enable regulator operation by tying the specific RUN pin above 1.2V*

![Untitled](POWERIMAGE/Untitled%2026.png)

ä¸Šç”µæ—¶é—´ï¼š2.5 msï¼ˆ0.01uF track/ss capï¼‰25 ms ï¼ˆ0.1uF track/ss capï¼‰

![Untitled](POWERIMAGE/Untitled%2027.png)

æ•ˆç‡ï¼š80%~90%

![Untitled](POWERIMAGE/Untitled%2028.png)

è¾“å‡ºçº¹æ³¢ï¼š5mV

![Untitled](POWERIMAGE/Untitled%2029.png)

å»è€¦ç”µå®¹ï¼š

![Untitled](POWERIMAGE/Untitled%2030.png)

![Untitled](POWERIMAGE/Untitled%2031.png)

![Untitled](POWERIMAGE/Untitled%2032.png)

FBå¼•è„šç”µé˜»ç¡®å®šï¼š

![Untitled](POWERIMAGE/Untitled%2033.png)

MODEå¼•è„š

é€‰æ‹©ç¨³å‹å™¨å·¥ä½œçš„æ¨¡å¼ï¼šDCM&CCMï¼ŒDCMä¸ºèƒ½æ•ˆè¾ƒé«˜ï¼ŒCCMçº¹æ³¢æœ€å°

PCBå¸ƒå±€è¦ç‚¹

![Untitled](POWERIMAGE/Untitled%2034.png)

![Untitled](POWERIMAGE/Untitled%2035.png)

æ ¹æ®ä»¥ä¸Šå†…å®¹å®ŒæˆADåŸç†å›¾ç»˜åˆ¶

![Untitled](POWERIMAGE/Untitled%2036.png)

## 3.3 TPS82130

å·¥ä½œæ¨¡å¼ï¼šPSMï¼ˆè½»è½½ï¼‰ä¸PWMï¼ˆæ»¡è½½ï¼‰ï¼Œæ— ç¼åˆ‡æ¢ï¼ŒPSMæ¨¡å¼ä¸‹çº¹æ³¢è¾ƒå¤§

As the load current decreases, the converter enters power save mode, reducing the switching frequency and minimizing the quiescent current of the IC to achieve high efficiency over the entire load current range. DCS-Control supports both operation modes using a single building block and therefore has a **seamless** transition from PWM to PSM without effects on the output voltage.

æ¨èå¼•è„šæœ€å¤§ç”µå‹å€¼ï¼š**PGä¸Šæ‹‰ä¸å»ºè®®è¶…è¿‡6V**

![Untitled](POWERIMAGE/Untitled%2037.png)

EN/PGé˜ˆå€¼

![Untitled](POWERIMAGE/Untitled%2038.png)

SS/TR: ä¸Šç”µæ—¶é—´æ§åˆ¶ï¼Œé€šè¿‡å¤–æ¥ç”µå®¹æ§åˆ¶ä¸Šç”µæ–œç‡ï¼ŒENæ‹‰é«˜å55usï¼Œç¨³å‹å™¨æ ¹æ®å¤–æ¥ç”µå®¹çš„å¤§å°æ§åˆ¶ä¸Šç”µæ–œç‡

*The internal voltage clamp controls the output voltage slope during start-up. This avoids excessive inrush current and ensures a controlled output voltage rise time. When the EN pin is pulled high, the device starts switching after a delay of typically 55 Î¼s and the output voltage rises with a slope controlled by an external capacitor connected to the SS/TR pin. Using a very small capacitor or leaving the SS/TR pin floating provides the fastest start-up time.*

æ•ˆç‡ï¼šè¾ƒä½ï¼Œéœ€è¦æ³¨æ„å‘çƒ­é—®é¢˜

![Untitled](POWERIMAGE/Untitled%2039.png)

è¾“å‡ºçº¹æ³¢ï¼šæ ¹æ®ä¸åŒæ¨¡å¼çº¹æ³¢å¤§å°ä¸åŒ

![Untitled](POWERIMAGE/Untitled%2040.png)

![Untitled](POWERIMAGE/Untitled%2041.png)

è¾“å…¥/è¾“å‡ºç”µå®¹ï¼š

è¾“å…¥ï¼š10uF

è¾“å‡ºï¼š22uF

SS/TRï¼šç”µå®¹å€¼å†³å®šä¸Šç”µæ–œç‡ï¼Œå°ç”µå®¹ä¸Šç”µæœ€å¿«

![Untitled](POWERIMAGE/Untitled%2042.png)

PCB Layoutå»ºè®®ï¼š

![Untitled](POWERIMAGE/Untitled%2043.png)

æ ¹æ®ä»¥ä¸Šå†…å®¹è®¾è®¡åŸç†å›¾

![Untitled](POWERIMAGE/Untitled%2044.png)