#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fb77c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fb7950 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1fc2450 .functor NOT 1, L_0x1fecc70, C4<0>, C4<0>, C4<0>;
L_0x1fec9d0 .functor XOR 1, L_0x1fec870, L_0x1fec930, C4<0>, C4<0>;
L_0x1fecb60 .functor XOR 1, L_0x1fec9d0, L_0x1feca90, C4<0>, C4<0>;
v0x1fe8ce0_0 .net *"_ivl_10", 0 0, L_0x1feca90;  1 drivers
v0x1fe8de0_0 .net *"_ivl_12", 0 0, L_0x1fecb60;  1 drivers
v0x1fe8ec0_0 .net *"_ivl_2", 0 0, L_0x1feaa90;  1 drivers
v0x1fe8f80_0 .net *"_ivl_4", 0 0, L_0x1fec870;  1 drivers
v0x1fe9060_0 .net *"_ivl_6", 0 0, L_0x1fec930;  1 drivers
v0x1fe9190_0 .net *"_ivl_8", 0 0, L_0x1fec9d0;  1 drivers
v0x1fe9270_0 .net "a", 0 0, v0x1fe5ac0_0;  1 drivers
v0x1fe9310_0 .net "b", 0 0, v0x1fe5b60_0;  1 drivers
v0x1fe93b0_0 .net "c", 0 0, v0x1fe5c00_0;  1 drivers
v0x1fe9450_0 .var "clk", 0 0;
v0x1fe94f0_0 .net "d", 0 0, v0x1fe5d40_0;  1 drivers
v0x1fe9590_0 .net "q_dut", 0 0, L_0x1fec5d0;  1 drivers
v0x1fe9630_0 .net "q_ref", 0 0, L_0x1fa3ea0;  1 drivers
v0x1fe96d0_0 .var/2u "stats1", 159 0;
v0x1fe9770_0 .var/2u "strobe", 0 0;
v0x1fe9810_0 .net "tb_match", 0 0, L_0x1fecc70;  1 drivers
v0x1fe98d0_0 .net "tb_mismatch", 0 0, L_0x1fc2450;  1 drivers
v0x1fe9990_0 .net "wavedrom_enable", 0 0, v0x1fe5e30_0;  1 drivers
v0x1fe9a30_0 .net "wavedrom_title", 511 0, v0x1fe5ed0_0;  1 drivers
L_0x1feaa90 .concat [ 1 0 0 0], L_0x1fa3ea0;
L_0x1fec870 .concat [ 1 0 0 0], L_0x1fa3ea0;
L_0x1fec930 .concat [ 1 0 0 0], L_0x1fec5d0;
L_0x1feca90 .concat [ 1 0 0 0], L_0x1fa3ea0;
L_0x1fecc70 .cmp/eeq 1, L_0x1feaa90, L_0x1fecb60;
S_0x1fb7ae0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1fb7950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1fa3ea0 .functor OR 1, v0x1fe5c00_0, v0x1fe5b60_0, C4<0>, C4<0>;
v0x1fc26c0_0 .net "a", 0 0, v0x1fe5ac0_0;  alias, 1 drivers
v0x1fc2760_0 .net "b", 0 0, v0x1fe5b60_0;  alias, 1 drivers
v0x1fa3ff0_0 .net "c", 0 0, v0x1fe5c00_0;  alias, 1 drivers
v0x1fa4090_0 .net "d", 0 0, v0x1fe5d40_0;  alias, 1 drivers
v0x1fe50c0_0 .net "q", 0 0, L_0x1fa3ea0;  alias, 1 drivers
S_0x1fe5270 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1fb7950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1fe5ac0_0 .var "a", 0 0;
v0x1fe5b60_0 .var "b", 0 0;
v0x1fe5c00_0 .var "c", 0 0;
v0x1fe5ca0_0 .net "clk", 0 0, v0x1fe9450_0;  1 drivers
v0x1fe5d40_0 .var "d", 0 0;
v0x1fe5e30_0 .var "wavedrom_enable", 0 0;
v0x1fe5ed0_0 .var "wavedrom_title", 511 0;
E_0x1fb2920/0 .event negedge, v0x1fe5ca0_0;
E_0x1fb2920/1 .event posedge, v0x1fe5ca0_0;
E_0x1fb2920 .event/or E_0x1fb2920/0, E_0x1fb2920/1;
E_0x1fb2b70 .event posedge, v0x1fe5ca0_0;
E_0x1f9c9f0 .event negedge, v0x1fe5ca0_0;
S_0x1fe55c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1fe5270;
 .timescale -12 -12;
v0x1fe57c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fe58c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1fe5270;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fe6030 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1fb7950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1fb8240 .functor NOT 1, v0x1fe5ac0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc24c0 .functor AND 1, L_0x1fb8240, v0x1fe5b60_0, C4<1>, C4<1>;
L_0x1fe9ce0 .functor AND 1, L_0x1fc24c0, v0x1fe5c00_0, C4<1>, C4<1>;
L_0x1fe9d50 .functor NOT 1, v0x1fe5d40_0, C4<0>, C4<0>, C4<0>;
L_0x1fe9e80 .functor AND 1, L_0x1fe9ce0, L_0x1fe9d50, C4<1>, C4<1>;
L_0x1fe9f20 .functor NOT 1, v0x1fe5b60_0, C4<0>, C4<0>, C4<0>;
L_0x1fe9fd0 .functor AND 1, v0x1fe5ac0_0, L_0x1fe9f20, C4<1>, C4<1>;
L_0x1fea090 .functor NOT 1, v0x1fe5c00_0, C4<0>, C4<0>, C4<0>;
L_0x1fea150 .functor AND 1, L_0x1fe9fd0, L_0x1fea090, C4<1>, C4<1>;
L_0x1fea260 .functor NOT 1, v0x1fe5d40_0, C4<0>, C4<0>, C4<0>;
L_0x1fea330 .functor AND 1, L_0x1fea150, L_0x1fea260, C4<1>, C4<1>;
L_0x1fea3f0 .functor OR 1, L_0x1fe9e80, L_0x1fea330, C4<0>, C4<0>;
L_0x1fea570 .functor NOT 1, v0x1fe5b60_0, C4<0>, C4<0>, C4<0>;
L_0x1fea5e0 .functor AND 1, v0x1fe5ac0_0, L_0x1fea570, C4<1>, C4<1>;
L_0x1fea500 .functor AND 1, L_0x1fea5e0, v0x1fe5c00_0, C4<1>, C4<1>;
L_0x1fea770 .functor NOT 1, v0x1fe5d40_0, C4<0>, C4<0>, C4<0>;
L_0x1fea870 .functor AND 1, L_0x1fea500, L_0x1fea770, C4<1>, C4<1>;
L_0x1fea980 .functor OR 1, L_0x1fea3f0, L_0x1fea870, C4<0>, C4<0>;
L_0x1feab30 .functor NOT 1, v0x1fe5ac0_0, C4<0>, C4<0>, C4<0>;
L_0x1feaba0 .functor NOT 1, v0x1fe5b60_0, C4<0>, C4<0>, C4<0>;
L_0x1feadd0 .functor AND 1, L_0x1feab30, L_0x1feaba0, C4<1>, C4<1>;
L_0x1feaee0 .functor AND 1, L_0x1feadd0, v0x1fe5c00_0, C4<1>, C4<1>;
L_0x1feb170 .functor NOT 1, v0x1fe5d40_0, C4<0>, C4<0>, C4<0>;
L_0x1feb1e0 .functor AND 1, L_0x1feaee0, L_0x1feb170, C4<1>, C4<1>;
L_0x1feb3c0 .functor OR 1, L_0x1fea980, L_0x1feb1e0, C4<0>, C4<0>;
L_0x1feb4d0 .functor NOT 1, v0x1fe5ac0_0, C4<0>, C4<0>, C4<0>;
L_0x1feb730 .functor NOT 1, v0x1fe5b60_0, C4<0>, C4<0>, C4<0>;
L_0x1feb7a0 .functor AND 1, L_0x1feb4d0, L_0x1feb730, C4<1>, C4<1>;
L_0x1feb9a0 .functor NOT 1, v0x1fe5c00_0, C4<0>, C4<0>, C4<0>;
L_0x1feba10 .functor AND 1, L_0x1feb7a0, L_0x1feb9a0, C4<1>, C4<1>;
L_0x1febc20 .functor NOT 1, v0x1fe5d40_0, C4<0>, C4<0>, C4<0>;
L_0x1febda0 .functor AND 1, L_0x1feba10, L_0x1febc20, C4<1>, C4<1>;
L_0x1febfc0 .functor OR 1, L_0x1feb3c0, L_0x1febda0, C4<0>, C4<0>;
L_0x1fec0d0 .functor NOT 1, v0x1fe5c00_0, C4<0>, C4<0>, C4<0>;
L_0x1fec260 .functor AND 1, v0x1fe5b60_0, L_0x1fec0d0, C4<1>, C4<1>;
L_0x1fec320 .functor NOT 1, v0x1fe5d40_0, C4<0>, C4<0>, C4<0>;
L_0x1fec4c0 .functor AND 1, L_0x1fec260, L_0x1fec320, C4<1>, C4<1>;
L_0x1fec5d0 .functor OR 1, L_0x1febfc0, L_0x1fec4c0, C4<0>, C4<0>;
v0x1fe6320_0 .net *"_ivl_0", 0 0, L_0x1fb8240;  1 drivers
v0x1fe6400_0 .net *"_ivl_10", 0 0, L_0x1fe9f20;  1 drivers
v0x1fe64e0_0 .net *"_ivl_12", 0 0, L_0x1fe9fd0;  1 drivers
v0x1fe65d0_0 .net *"_ivl_14", 0 0, L_0x1fea090;  1 drivers
v0x1fe66b0_0 .net *"_ivl_16", 0 0, L_0x1fea150;  1 drivers
v0x1fe67e0_0 .net *"_ivl_18", 0 0, L_0x1fea260;  1 drivers
v0x1fe68c0_0 .net *"_ivl_2", 0 0, L_0x1fc24c0;  1 drivers
v0x1fe69a0_0 .net *"_ivl_20", 0 0, L_0x1fea330;  1 drivers
v0x1fe6a80_0 .net *"_ivl_22", 0 0, L_0x1fea3f0;  1 drivers
v0x1fe6b60_0 .net *"_ivl_24", 0 0, L_0x1fea570;  1 drivers
v0x1fe6c40_0 .net *"_ivl_26", 0 0, L_0x1fea5e0;  1 drivers
v0x1fe6d20_0 .net *"_ivl_28", 0 0, L_0x1fea500;  1 drivers
v0x1fe6e00_0 .net *"_ivl_30", 0 0, L_0x1fea770;  1 drivers
v0x1fe6ee0_0 .net *"_ivl_32", 0 0, L_0x1fea870;  1 drivers
v0x1fe6fc0_0 .net *"_ivl_34", 0 0, L_0x1fea980;  1 drivers
v0x1fe70a0_0 .net *"_ivl_36", 0 0, L_0x1feab30;  1 drivers
v0x1fe7180_0 .net *"_ivl_38", 0 0, L_0x1feaba0;  1 drivers
v0x1fe7260_0 .net *"_ivl_4", 0 0, L_0x1fe9ce0;  1 drivers
v0x1fe7340_0 .net *"_ivl_40", 0 0, L_0x1feadd0;  1 drivers
v0x1fe7420_0 .net *"_ivl_42", 0 0, L_0x1feaee0;  1 drivers
v0x1fe7500_0 .net *"_ivl_44", 0 0, L_0x1feb170;  1 drivers
v0x1fe75e0_0 .net *"_ivl_46", 0 0, L_0x1feb1e0;  1 drivers
v0x1fe76c0_0 .net *"_ivl_48", 0 0, L_0x1feb3c0;  1 drivers
v0x1fe77a0_0 .net *"_ivl_50", 0 0, L_0x1feb4d0;  1 drivers
v0x1fe7880_0 .net *"_ivl_52", 0 0, L_0x1feb730;  1 drivers
v0x1fe7960_0 .net *"_ivl_54", 0 0, L_0x1feb7a0;  1 drivers
v0x1fe7a40_0 .net *"_ivl_56", 0 0, L_0x1feb9a0;  1 drivers
v0x1fe7b20_0 .net *"_ivl_58", 0 0, L_0x1feba10;  1 drivers
v0x1fe7c00_0 .net *"_ivl_6", 0 0, L_0x1fe9d50;  1 drivers
v0x1fe7ce0_0 .net *"_ivl_60", 0 0, L_0x1febc20;  1 drivers
v0x1fe7dc0_0 .net *"_ivl_62", 0 0, L_0x1febda0;  1 drivers
v0x1fe7ea0_0 .net *"_ivl_64", 0 0, L_0x1febfc0;  1 drivers
v0x1fe7f80_0 .net *"_ivl_66", 0 0, L_0x1fec0d0;  1 drivers
v0x1fe8270_0 .net *"_ivl_68", 0 0, L_0x1fec260;  1 drivers
v0x1fe8350_0 .net *"_ivl_70", 0 0, L_0x1fec320;  1 drivers
v0x1fe8430_0 .net *"_ivl_72", 0 0, L_0x1fec4c0;  1 drivers
v0x1fe8510_0 .net *"_ivl_8", 0 0, L_0x1fe9e80;  1 drivers
v0x1fe85f0_0 .net "a", 0 0, v0x1fe5ac0_0;  alias, 1 drivers
v0x1fe8690_0 .net "b", 0 0, v0x1fe5b60_0;  alias, 1 drivers
v0x1fe8780_0 .net "c", 0 0, v0x1fe5c00_0;  alias, 1 drivers
v0x1fe8870_0 .net "d", 0 0, v0x1fe5d40_0;  alias, 1 drivers
v0x1fe8960_0 .net "q", 0 0, L_0x1fec5d0;  alias, 1 drivers
S_0x1fe8ac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1fb7950;
 .timescale -12 -12;
E_0x1fb26c0 .event anyedge, v0x1fe9770_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fe9770_0;
    %nor/r;
    %assign/vec4 v0x1fe9770_0, 0;
    %wait E_0x1fb26c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fe5270;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe5c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe5b60_0, 0;
    %assign/vec4 v0x1fe5ac0_0, 0;
    %wait E_0x1f9c9f0;
    %wait E_0x1fb2b70;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe5c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe5b60_0, 0;
    %assign/vec4 v0x1fe5ac0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fb2920;
    %load/vec4 v0x1fe5ac0_0;
    %load/vec4 v0x1fe5b60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fe5c00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fe5d40_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe5c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe5b60_0, 0;
    %assign/vec4 v0x1fe5ac0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fe58c0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fb2920;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe5c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe5b60_0, 0;
    %assign/vec4 v0x1fe5ac0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fb7950;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe9450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe9770_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fb7950;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fe9450_0;
    %inv;
    %store/vec4 v0x1fe9450_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fb7950;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fe5ca0_0, v0x1fe98d0_0, v0x1fe9270_0, v0x1fe9310_0, v0x1fe93b0_0, v0x1fe94f0_0, v0x1fe9630_0, v0x1fe9590_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fb7950;
T_7 ;
    %load/vec4 v0x1fe96d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1fe96d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fe96d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1fe96d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fe96d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fe96d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fe96d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fb7950;
T_8 ;
    %wait E_0x1fb2920;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fe96d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe96d0_0, 4, 32;
    %load/vec4 v0x1fe9810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1fe96d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe96d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fe96d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe96d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1fe9630_0;
    %load/vec4 v0x1fe9630_0;
    %load/vec4 v0x1fe9590_0;
    %xor;
    %load/vec4 v0x1fe9630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1fe96d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe96d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1fe96d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe96d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/circuit4/iter1/response1/top_module.sv";
