<cgra.tile_0.pe_0_1.mux0.internalNode_0>
4 
0 
<cgra.tile_0.lsu_1.muxAddr.internalNode_0>
1 
0 
<cgra.tile_0.pe_0_1.rf0.internalNode_0>
0 
1 
<cgra.tile_0.ioBlock.muxN2O_0.internalNode_0>
0 
0 
<cgra.tile_0.pe_0_0.mux0.internalNode_0>
0 
0 
<cgra.tile_0.pe_1_1.muxOut.internalNode_0>
1 
0 
<cgra.tile_0.pe_0_1.alu0.internalNode_0_out>
0 
0 
<cgra.tile_0.pe_1_1.mux0.internalNode_0>
5 
0 
<cgra.tile_0.pe_0_1.muxOut.internalNode_0>
1 
0 
<cgra.tile_0.globalRFBlock.global_rf.internalNode_1>
0 
3 
<cgra.tile_0.pe_1_0.muxOut.internalNode_0>
1 
0 
<cgra.tile_0.pe_0_0.alu0.internalNode_0_out>
0 
0 
<cgra.tile_0.pe_1_1.mux1.internalNode_0>
2 
0 
<cgra.tile_0.pe_0_0.muxOut.internalNode_0>
0 
0 
<cgra.tile_0.pe_0_0.muxBp.internalNode_0>
2 
0 
<cgra.tile_0.pe_0_1.mux1.internalNode_0>
2 
0 
<cgra.tile_0.pe_1_1.rf0.internalNode_1>
0 
1 
<cgra.tile_0.pe_1_1.alu0.internalNode_0_out>
0 
0 
<cgra.tile_0.pe_0_0.mux1.internalNode_0>
6 
0 
<cgra.tile_0.lsu_1.loadStoreUnit.internalNode_0>
SELECTED_OP
18
<cgra.tile_0.pe_0_1.alu0.internalNode_0>
SELECTED_OP
8
<cgra.tile_0.pe_1_1.alu0.internalNode_0>
SELECTED_OP
10
<cgra.tile_0.pe_0_0.alu0.internalNode_0>
SELECTED_OP
8
<cgra.tile_0.pe_1_1.const0.internalNode_0>
SELECTED_OP
7
<cgra.tile_0.pe_0_0.const0.internalNode_0>
SELECTED_OP
7
