Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Fri Jul  7 16:45:50 2017
| Host         : zxdpc running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command      : report_methodology -file top5x2_7to1_ddr_tx_methodology_drc_routed.rpt -rpx top5x2_7to1_ddr_tx_methodology_drc_routed.rpx
| Design       : top5x2_7to1_ddr_tx
| Device       : xc7a100tfgg676-2
| Speed File   : -2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay            | 24         |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 24         |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on clkout1_n relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on clkout1_p relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on clkout2_n relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on clkout2_p relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on dataout1_n[0] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on dataout1_n[1] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on dataout1_n[2] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on dataout1_n[3] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on dataout1_n[4] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on dataout1_p[0] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on dataout1_p[1] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on dataout1_p[2] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on dataout1_p[3] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on dataout1_p[4] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on dataout2_n[0] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on dataout2_n[1] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on dataout2_n[2] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on dataout2_n[3] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on dataout2_n[4] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on dataout2_p[0] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on dataout2_p[1] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on dataout2_p[2] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on dataout2_p[3] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on dataout2_p[4] relative to clock(s) VIRTUAL_txpllmmcm_xn 
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'clkout1_n' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_ports freqgen][get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'clkout1_p' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'clkout2_n' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'clkout2_p' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout1_n[0]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout1_n[1]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_lib_cells xt_artix7/MMCME2_ADV][get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout1_n[2]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout1_n[3]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout1_n[4]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_lib_cells xt_artix7/PCIE_2_1][get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout1_p[0]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout1_p[1]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout1_p[2]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_lib_cells xt_artix7/PCIE_2_1][get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout1_p[3]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout1_p[4]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout2_n[0]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_lib_cells xt_artix7/PCIE_2_1][get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout2_n[1]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout2_n[2]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_lib_cells xt_artix7/PCIE_2_1][get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout2_n[3]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout2_n[4]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout2_p[0]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_lib_cells xt_artix7/PCIE_2_1][get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout2_p[1]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout2_p[2]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout2_p[3]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'dataout2_p[4]' relative to clock vclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -filter { IS_VIRTUAL == "TRUE" }] 1.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
/home/zxd/work/lvds_xil/lvds_tx/lvds_tx.srcs/constrs_1/new/top5x2_tx.xdc (Line: 53)
Related violations: <none>


