{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575410180476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575410180476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 15:56:20 2019 " "Processing started: Tue Dec 03 15:56:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575410180476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410180476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410180476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575410181335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575410181335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vertical_convolution.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/vertical_convolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_convolution " "Found entity 1: vertical_convolution" {  } { { "v/vertical_convolution.sv" "" { Text "D:/Demo (2)/Demo/v/vertical_convolution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/horizontal_convolution.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/horizontal_convolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_convolution " "Found entity 1: horizontal_convolution" {  } { { "v/horizontal_convolution.sv" "" { Text "D:/Demo (2)/Demo/v/horizontal_convolution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/convolution_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/convolution_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_buffer " "Found entity 1: convolution_buffer" {  } { { "v/convolution_buffer.sv" "" { Text "D:/Demo (2)/Demo/v/convolution_buffer.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/greyscale.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/greyscale.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Greyscale " "Found entity 1: Greyscale" {  } { { "v/Greyscale.sv" "" { Text "D:/Demo (2)/Demo/v/Greyscale.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188694 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/VGA_Controller.v " "Can't analyze file -- file v/VGA_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1575410188694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "D:/Demo (2)/Demo/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "D:/Demo (2)/Demo/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "D:/Demo (2)/Demo/v/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "D:/Demo (2)/Demo/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "D:/Demo (2)/Demo/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "D:/Demo (2)/Demo/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "D:/Demo (2)/Demo/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188726 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "D:/Demo (2)/Demo/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575410188741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "D:/Demo (2)/Demo/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "D:/Demo (2)/Demo/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "D:/Demo (2)/Demo/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "D:/Demo (2)/Demo/v/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "D:/Demo (2)/Demo/v/sdram_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0002 " "Found entity 1: sdram_pll_0002" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "D:/Demo (2)/Demo/v/sdram_pll/sdram_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "D:/Demo (2)/Demo/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/Demo (2)/Demo/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/Demo (2)/Demo/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188773 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 de1_soc_camera.sv(239) " "Verilog HDL Expression warning at de1_soc_camera.sv(239): truncated literal to match 5 bits" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 239 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575410188773 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 de1_soc_camera.sv(245) " "Verilog HDL Expression warning at de1_soc_camera.sv(245): truncated literal to match 5 bits" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 245 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575410188788 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 de1_soc_camera.sv(266) " "Verilog HDL Expression warning at de1_soc_camera.sv(266): truncated literal to match 5 bits" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 266 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575410188788 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 de1_soc_camera.sv(268) " "Verilog HDL Expression warning at de1_soc_camera.sv(268): truncated literal to match 5 bits" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 268 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575410188788 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 de1_soc_camera.sv(270) " "Verilog HDL Expression warning at de1_soc_camera.sv(270): truncated literal to match 5 bits" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 270 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575410188788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_camera.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_camera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_CAMERA " "Found entity 1: DE1_SoC_CAMERA" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188788 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.sv(162) " "Verilog HDL Expression warning at VGA_Controller.sv(162): truncated literal to match 10 bits" {  } { { "v/VGA_Controller.sv" "" { Text "D:/Demo (2)/Demo/v/VGA_Controller.sv" 162 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575410188804 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.sv(163) " "Verilog HDL Expression warning at VGA_Controller.sv(163): truncated literal to match 10 bits" {  } { { "v/VGA_Controller.sv" "" { Text "D:/Demo (2)/Demo/v/VGA_Controller.sv" 163 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575410188804 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 VGA_Controller.sv(164) " "Verilog HDL Expression warning at VGA_Controller.sv(164): truncated literal to match 10 bits" {  } { { "v/VGA_Controller.sv" "" { Text "D:/Demo (2)/Demo/v/VGA_Controller.sv" 164 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575410188804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.sv" "" { Text "D:/Demo (2)/Demo/v/VGA_Controller.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575410188804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575410188804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5M_TRIGGER de1_soc_camera.sv(124) " "Verilog HDL Implicit Net warning at de1_soc_camera.sv(124): created implicit net for \"D5M_TRIGGER\"" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575410188804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5M_RESET_N de1_soc_camera.sv(125) " "Verilog HDL Implicit Net warning at de1_soc_camera.sv(125): created implicit net for \"D5M_RESET_N\"" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575410188804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK de1_soc_camera.sv(127) " "Verilog HDL Implicit Net warning at de1_soc_camera.sv(127): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575410188804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5M_XCLKIN de1_soc_camera.sv(158) " "Verilog HDL Implicit Net warning at de1_soc_camera.sv(158): created implicit net for \"D5M_XCLKIN\"" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575410188804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst de1_soc_camera.sv(174) " "Verilog HDL Implicit Net warning at de1_soc_camera.sv(174): created implicit net for \"rst\"" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575410188804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_data1 de1_soc_camera.sv(322) " "Verilog HDL Implicit Net warning at de1_soc_camera.sv(322): created implicit net for \"write_data1\"" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 322 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575410188804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK2_50 de1_soc_camera.sv(348) " "Verilog HDL Implicit Net warning at de1_soc_camera.sv(348): created implicit net for \"CLOCK2_50\"" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575410188804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5M_SCLK de1_soc_camera.sv(354) " "Verilog HDL Implicit Net warning at de1_soc_camera.sv(354): created implicit net for \"D5M_SCLK\"" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 354 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575410188804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D5M_SDATA de1_soc_camera.sv(355) " "Verilog HDL Implicit Net warning at de1_soc_camera.sv(355): created implicit net for \"D5M_SDATA\"" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575410188804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_CAMERA " "Elaborating entity \"DE1_SoC_CAMERA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575410188976 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 de1_soc_camera.sv(251) " "Verilog HDL Declaration warning at de1_soc_camera.sv(251): vector has more than 2**16 bits" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 251 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575410188976 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 de1_soc_camera.sv(252) " "Verilog HDL Declaration warning at de1_soc_camera.sv(252): vector has more than 2**16 bits" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 252 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575410188976 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 de1_soc_camera.sv(253) " "Verilog HDL Declaration warning at de1_soc_camera.sv(253): vector has more than 2**16 bits" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 253 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1575410188976 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D5M_TRIGGER de1_soc_camera.sv(124) " "Verilog HDL or VHDL warning at de1_soc_camera.sv(124): object \"D5M_TRIGGER\" assigned a value but never read" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575410188976 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D5M_RESET_N de1_soc_camera.sv(125) " "Verilog HDL or VHDL warning at de1_soc_camera.sv(125): object \"D5M_RESET_N\" assigned a value but never read" {  } { { "de1_soc_camera.sv" "" { Text "D:/Demo (2)/Demo/de1_soc_camera.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575410188976 "|DE1_SoC_CAMERA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auto_start de1_soc_camera.sv(119) " "Verilog HDL or VHDL warning at