============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 25 2022  09:58:51 am
  Module:                 mux_b_t_t_1
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4903 ps) Late External Delay Assertion at pin out[0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     697                  
             Slack:=    4903                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_68_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                   1  0.9     0     0    2000    (-,-) 
  g2719/Y        -       A->Y  F     INVx1_ASAP7_75t_R           1  0.8     6     5    2005    (-,-) 
  g2/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_R         4  5.2   240   115    2120    (-,-) 
  g2704__2683/Y  -       A1->Y F     AOI21x1_ASAP7_75t_R        22 20.5   172   134    2254    (-,-) 
  g2657__2250/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R        1  0.8    37    50    2303    (-,-) 
  g2637__1840/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R       1  0.8    64    30    2334    (-,-) 
  g2626__5703/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R       1  0.8    52    28    2361    (-,-) 
  g2619__6877/Y  -       A1->Y R     OAI221xp5_ASAP7_75t_R       1  0.8    47    39    2400    (-,-) 
  g2618__1309/Y  -       A->Y  F     NOR5xp2_ASAP7_75t_R         1  0.8    27    21    2421    (-,-) 
  g2617__2683/Y  -       C->Y  R     OAI321xp33_ASAP7_75t_R      1  0.8    48    20    2441    (-,-) 
  g2616__9682/Y  -       C->Y  F     AOI311xp33_ASAP7_75t_R      1  0.7    35    20    2461    (-,-) 
  g2615__4547/Y  -       B->Y  F     OA211x2_ASAP7_75t_R         4  2.0    18    48    2508    (-,-) 
  g2614__1474/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R        1 15.3   395   187    2695    (-,-) 
  out[0]         -       -     R     (port)                      -    -     -     0    2697    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 2: MET (4903 ps) Late External Delay Assertion at pin out[1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     697                  
             Slack:=    4903                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_67_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                   1  0.9     0     0    2000    (-,-) 
  g2719/Y        -       A->Y  F     INVx1_ASAP7_75t_R           1  0.8     6     5    2005    (-,-) 
  g2/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_R         4  5.2   240   115    2120    (-,-) 
  g2704__2683/Y  -       A1->Y F     AOI21x1_ASAP7_75t_R        22 20.5   172   134    2254    (-,-) 
  g2657__2250/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R        1  0.8    37    50    2303    (-,-) 
  g2637__1840/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R       1  0.8    64    30    2334    (-,-) 
  g2626__5703/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R       1  0.8    52    28    2361    (-,-) 
  g2619__6877/Y  -       A1->Y R     OAI221xp5_ASAP7_75t_R       1  0.8    47    39    2400    (-,-) 
  g2618__1309/Y  -       A->Y  F     NOR5xp2_ASAP7_75t_R         1  0.8    27    21    2421    (-,-) 
  g2617__2683/Y  -       C->Y  R     OAI321xp33_ASAP7_75t_R      1  0.8    48    20    2441    (-,-) 
  g2616__9682/Y  -       C->Y  F     AOI311xp33_ASAP7_75t_R      1  0.7    35    20    2461    (-,-) 
  g2615__4547/Y  -       B->Y  F     OA211x2_ASAP7_75t_R         4  2.0    18    48    2508    (-,-) 
  g2613__3772/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R        1 15.3   395   187    2695    (-,-) 
  out[1]         -       -     R     (port)                      -    -     -     0    2697    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 3: MET (4903 ps) Late External Delay Assertion at pin out[2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     697                  
             Slack:=    4903                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_66_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                   1  0.9     0     0    2000    (-,-) 
  g2719/Y        -       A->Y  F     INVx1_ASAP7_75t_R           1  0.8     6     5    2005    (-,-) 
  g2/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_R         4  5.2   240   115    2120    (-,-) 
  g2704__2683/Y  -       A1->Y F     AOI21x1_ASAP7_75t_R        22 20.5   172   134    2254    (-,-) 
  g2657__2250/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R        1  0.8    37    50    2303    (-,-) 
  g2637__1840/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R       1  0.8    64    30    2334    (-,-) 
  g2626__5703/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R       1  0.8    52    28    2361    (-,-) 
  g2619__6877/Y  -       A1->Y R     OAI221xp5_ASAP7_75t_R       1  0.8    47    39    2400    (-,-) 
  g2618__1309/Y  -       A->Y  F     NOR5xp2_ASAP7_75t_R         1  0.8    27    21    2421    (-,-) 
  g2617__2683/Y  -       C->Y  R     OAI321xp33_ASAP7_75t_R      1  0.8    48    20    2441    (-,-) 
  g2616__9682/Y  -       C->Y  F     AOI311xp33_ASAP7_75t_R      1  0.7    35    20    2461    (-,-) 
  g2615__4547/Y  -       B->Y  F     OA211x2_ASAP7_75t_R         4  2.0    18    48    2508    (-,-) 
  g2612__4296/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R        1 15.3   396   187    2695    (-,-) 
  out[2]         -       -     R     (port)                      -    -     -     0    2697    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 4: MET (4903 ps) Late External Delay Assertion at pin out[3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (R) out[3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     697                  
             Slack:=    4903                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8      

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                   1  0.9     0     0    2000    (-,-) 
  g2719/Y        -       A->Y  F     INVx1_ASAP7_75t_R           1  0.8     6     5    2005    (-,-) 
  g2/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_R         4  5.2   240   115    2120    (-,-) 
  g2704__2683/Y  -       A1->Y F     AOI21x1_ASAP7_75t_R        22 20.5   172   134    2254    (-,-) 
  g2657__2250/Y  -       B->Y  F     XNOR2xp5_ASAP7_75t_R        1  0.8    37    50    2303    (-,-) 
  g2637__1840/Y  -       C->Y  R     AOI221xp5_ASAP7_75t_R       1  0.8    64    30    2334    (-,-) 
  g2626__5703/Y  -       C->Y  F     OAI221xp5_ASAP7_75t_R       1  0.8    52    28    2361    (-,-) 
  g2619__6877/Y  -       A1->Y R     OAI221xp5_ASAP7_75t_R       1  0.8    47    39    2400    (-,-) 
  g2618__1309/Y  -       A->Y  F     NOR5xp2_ASAP7_75t_R         1  0.8    27    21    2421    (-,-) 
  g2617__2683/Y  -       C->Y  R     OAI321xp33_ASAP7_75t_R      1  0.8    48    20    2441    (-,-) 
  g2616__9682/Y  -       C->Y  F     AOI311xp33_ASAP7_75t_R      1  0.7    35    20    2461    (-,-) 
  g2615__4547/Y  -       B->Y  F     OA211x2_ASAP7_75t_R         4  2.0    18    48    2508    (-,-) 
  g2611__8780/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R        1 15.3   395   187    2695    (-,-) 
  out[3]         -       -     R     (port)                      -    -     -     0    2697    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 5: MET (7340 ps) Setup Check with Pin select_value_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) select_value_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       5                  
       Uncertainty:-     400                  
     Required Time:=    9595                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     255                  
             Slack:=    7340                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_65_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  select                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g2719/Y               -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8     6     5    2005    (-,-) 
  g2/Y                  -       A->Y  R     NOR5xp2_ASAP7_75t_R           4  5.2   240   115    2120    (-,-) 
  g2703__1309/Y         -       A1->Y F     AOI21x1_ASAP7_75t_R          25 20.9   174   136    2255    (-,-) 
  select_value_reg[2]/D -       -     F     ASYNC_DFFHx1_ASAP7_75t_R     25    -     -     0    2255    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 6: MET (7340 ps) Setup Check with Pin select_value_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) select_value_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       5                  
       Uncertainty:-     400                  
     Required Time:=    9595                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     255                  
             Slack:=    7340                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_65_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  select                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g2719/Y               -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8     6     5    2005    (-,-) 
  g2/Y                  -       A->Y  R     NOR5xp2_ASAP7_75t_R           4  5.2   240   115    2120    (-,-) 
  g2706__9682/Y         -       A1->Y F     AOI21x1_ASAP7_75t_R          24 20.7   173   135    2255    (-,-) 
  select_value_reg[0]/D -       -     F     ASYNC_DFFHx1_ASAP7_75t_R     24    -     -     0    2255    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 7: MET (7341 ps) Setup Check with Pin select_value_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) select_value_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       5                  
       Uncertainty:-     400                  
     Required Time:=    9595                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     254                  
             Slack:=    7341                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_65_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  select                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g2719/Y               -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8     6     5    2005    (-,-) 
  g2/Y                  -       A->Y  R     NOR5xp2_ASAP7_75t_R           4  5.2   240   115    2120    (-,-) 
  g2705__6877/Y         -       A1->Y F     AOI21x1_ASAP7_75t_R          25 20.6   172   134    2254    (-,-) 
  select_value_reg[1]/D -       -     F     ASYNC_DFFHx1_ASAP7_75t_R     25    -     -     0    2254    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 8: MET (7341 ps) Setup Check with Pin select_value_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) select_value_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       5                  
       Uncertainty:-     400                  
     Required Time:=    9595                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     254                  
             Slack:=    7341                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_65_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  select                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g2719/Y               -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8     6     5    2005    (-,-) 
  g2/Y                  -       A->Y  R     NOR5xp2_ASAP7_75t_R           4  5.2   240   115    2120    (-,-) 
  g2704__2683/Y         -       A1->Y F     AOI21x1_ASAP7_75t_R          22 20.5   172   134    2254    (-,-) 
  select_value_reg[3]/D -       -     F     ASYNC_DFFHx1_ASAP7_75t_R     22    -     -     0    2254    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 9: MET (9414 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=    9414                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     8    -   150     -       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      3  3.1    38    96      96    (-,-) 
  g2729/CON          -       B->CON  R     HAxp5_ASAP7_75t_R             1  0.7    28    23     119    (-,-) 
  g2717/Y            -       A->Y    F     INVxp67_ASAP7_75t_R           1  1.2    19    17     136    (-,-) 
  g2728/CON          -       B->CON  R     HAxp5_ASAP7_75t_R             1  1.3    34    21     157    (-,-) 
  g2709__4547/Y      -       B->Y    R     XOR2xp5_ASAP7_75t_R           1  0.9    28    30     187    (-,-) 
  counter_reg[3]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 10: MET (9429 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     173                  
             Slack:=    9429                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     8    -   150     -       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  3.0    41    96      96    (-,-) 
  g2729/CON          -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    28    22     118    (-,-) 
  g2717/Y            -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    22    19     137    (-,-) 
  g2728/CON          -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    30    20     156    (-,-) 
  g2728/SN           -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    28    16     172    (-,-) 
  counter_reg[2]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     173    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 11: MET (9467 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     134                  
             Slack:=    9467                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     8    -   150     -       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  3.0    41    96      96    (-,-) 
  g2729/CON          -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    28    22     118    (-,-) 
  g2729/SN           -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    31    16     134    (-,-) 
  counter_reg[1]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     134    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 12: MET (9503 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       1                  
       Uncertainty:-     400                  
     Required Time:=    9599                  
      Launch Clock:-       0                  
         Data Path:-      96                  
             Slack:=    9503                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     8    -   150     -       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  3.0    41    96      96    (-,-) 
  counter_reg[0]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      3    -     -     0      96    (-,-) 
#------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

