# Comparing `tmp/switchboard_hw-0.0.40-cp39-cp39-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.zip` & `tmp/switchboard_hw-0.0.41-cp39-cp39-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.zip`

## zipinfo {}

```diff
@@ -1,85 +1,85 @@
-Zip file size: 312453 bytes, number of entries: 83
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard_hw.libs/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/
--rwxr-xr-x  2.0 unx   598952 b- defN 24-Apr-15 15:05 _switchboard.cpython-39-x86_64-linux-gnu.so
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/verilator/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/vpi/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/verilog/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/dpi/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/cpp/
--rw-r--r--  2.0 unx    19174 b- defN 24-Apr-15 15:05 switchboard/sbdut.py
--rw-r--r--  2.0 unx    18930 b- defN 24-Apr-15 15:05 switchboard/axi.py
--rw-r--r--  2.0 unx     2056 b- defN 24-Apr-15 15:05 switchboard/util.py
--rw-r--r--  2.0 unx    10762 b- defN 24-Apr-15 15:05 switchboard/sbtcp.py
--rw-r--r--  2.0 unx      547 b- defN 24-Apr-15 15:05 switchboard/xyce.py
--rw-r--r--  2.0 unx     1311 b- defN 24-Apr-15 15:05 switchboard/test_util.py
--rw-r--r--  2.0 unx     1012 b- defN 24-Apr-15 15:05 switchboard/verilator.py
--rw-r--r--  2.0 unx      311 b- defN 24-Apr-15 15:05 switchboard/warn.py
--rw-r--r--  2.0 unx      428 b- defN 24-Apr-15 15:05 switchboard/switchboard.py
--rw-r--r--  2.0 unx     1701 b- defN 24-Apr-15 15:05 switchboard/uart_xactor.py
--rw-r--r--  2.0 unx      910 b- defN 24-Apr-15 15:05 switchboard/__init__.py
--rw-r--r--  2.0 unx     2705 b- defN 24-Apr-15 15:05 switchboard/gpio.py
--rw-r--r--  2.0 unx    26147 b- defN 24-Apr-15 15:05 switchboard/umi.py
--rw-r--r--  2.0 unx     2008 b- defN 24-Apr-15 15:05 switchboard/icarus.py
--rw-r--r--  2.0 unx    12719 b- defN 24-Apr-15 15:05 switchboard/axil.py
--rw-r--r--  2.0 unx    18067 b- defN 24-Apr-15 15:05 switchboard/ams.py
--rw-r--r--  2.0 unx     5206 b- defN 24-Apr-15 15:05 switchboard/loopback.py
--rw-r--r--  2.0 unx     3398 b- defN 24-Apr-15 15:05 switchboard/bitvector.py
--rw-r--r--  2.0 unx     3404 b- defN 24-Apr-15 15:05 switchboard/verilator/testbench.cc
--rw-r--r--  2.0 unx      526 b- defN 24-Apr-15 15:05 switchboard/verilator/config.vlt
--rw-r--r--  2.0 unx     4954 b- defN 24-Apr-15 15:05 switchboard/vpi/xyce_vpi.cc
--rw-r--r--  2.0 unx     8576 b- defN 24-Apr-15 15:05 switchboard/vpi/switchboard_vpi.cc
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/verilog/fpga/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/verilog/common/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/verilog/sim/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/verilog/fpga/include/
--rw-r--r--  2.0 unx     1005 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/memory_fault.sv
--rw-r--r--  2.0 unx     3171 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/axi_writer.sv
--rw-r--r--  2.0 unx     4297 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/umi_fpga_queues.sv
--rw-r--r--  2.0 unx     8478 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/config_registers.sv
--rw-r--r--  2.0 unx     7608 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/sb_tx_fpga.sv
--rw-r--r--  2.0 unx     7821 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/sb_rx_fpga.sv
--rw-r--r--  2.0 unx    13623 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/sb_fpga_queues.sv
--rw-r--r--  2.0 unx     2061 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/axi_reader.sv
--rw-r--r--  2.0 unx      789 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/include/sb_queue_regmap.vh
--rw-r--r--  2.0 unx      272 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/include/spsc_queue.vh
--rw-r--r--  2.0 unx    14201 b- defN 24-Apr-15 15:05 switchboard/verilog/common/switchboard.vh
--rw-r--r--  2.0 unx     7590 b- defN 24-Apr-15 15:05 switchboard/verilog/common/umi_gpio.v
--rw-r--r--  2.0 unx     7372 b- defN 24-Apr-15 15:05 switchboard/verilog/common/uart_xactor.sv
--rw-r--r--  2.0 unx     5434 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/sb_axi_m.sv
--rw-r--r--  2.0 unx     1375 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/umi_tx_sim.sv
--rw-r--r--  2.0 unx     1462 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/queue_to_umi_sim.sv
--rw-r--r--  2.0 unx      468 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/auto_stop_sim.sv
--rw-r--r--  2.0 unx     1902 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/xyce_intf.sv
--rw-r--r--  2.0 unx     5268 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/queue_to_sb_sim.sv
--rw-r--r--  2.0 unx     6188 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/sb_to_queue_sim.sv
--rw-r--r--  2.0 unx     4556 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/sb_jtag_rbb_sim.sv
--rw-r--r--  2.0 unx     1379 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/umi_rx_sim.sv
--rw-r--r--  2.0 unx     1538 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/umi_to_queue_sim.sv
--rw-r--r--  2.0 unx     4341 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/sb_axil_m.sv
--rw-r--r--  2.0 unx     1242 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/sb_rx_sim.sv
--rw-r--r--  2.0 unx     3310 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/perf_meas_sim.sv
--rw-r--r--  2.0 unx     1239 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/sb_tx_sim.sv
--rw-r--r--  2.0 unx     1103 b- defN 24-Apr-15 15:05 switchboard/dpi/xyce_dpi.cc
--rw-r--r--  2.0 unx     2746 b- defN 24-Apr-15 15:05 switchboard/dpi/switchboard_dpi.cc
--rw-r--r--  2.0 unx     4047 b- defN 24-Apr-15 15:05 switchboard/cpp/pciedev.h
--rw-r--r--  2.0 unx     3809 b- defN 24-Apr-15 15:05 switchboard/cpp/umilib.hpp
--rw-r--r--  2.0 unx     2514 b- defN 24-Apr-15 15:05 switchboard/cpp/switchboard_tlm.hpp
--rw-r--r--  2.0 unx     2351 b- defN 24-Apr-15 15:05 switchboard/cpp/xyce.hpp
--rw-r--r--  2.0 unx     3792 b- defN 24-Apr-15 15:05 switchboard/cpp/switchboard.hpp
--rw-r--r--  2.0 unx     4477 b- defN 24-Apr-15 15:05 switchboard/cpp/umilib.h
--rw-r--r--  2.0 unx     2786 b- defN 24-Apr-15 15:05 switchboard/cpp/router.cc
--rw-r--r--  2.0 unx      979 b- defN 24-Apr-15 15:05 switchboard/cpp/bitutil.h
--rw-r--r--  2.0 unx     6479 b- defN 24-Apr-15 15:05 switchboard/cpp/spsc_queue.h
--rw-r--r--  2.0 unx     6188 b- defN 24-Apr-15 15:05 switchboard/cpp/switchboard_pcie.hpp
--rw-r--r--  2.0 unx      291 b- defN 24-Apr-15 15:05 switchboard/cpp/Makefile
--rw-r--r--  2.0 unx     9861 b- defN 24-Apr-15 15:05 switchboard/cpp/umisb.hpp
--rw-r--r--  2.0 unx     2376 b- defN 24-Apr-15 15:05 switchboard/cpp/pagemap.h
--rw-r--r--  2.0 unx       25 b- defN 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/top_level.txt
--rw-r--r--  2.0 unx    18292 b- defN 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/METADATA
--rw-r--r--  2.0 unx      148 b- defN 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/WHEEL
--rw-r--r--  2.0 unx       92 b- defN 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/entry_points.txt
--rw-rw-r--  2.0 unx     6354 b- defN 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/RECORD
--rw-r--r--  2.0 unx    10766 b- defN 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/LICENSE
-83 files, 951270 bytes uncompressed, 301011 bytes compressed:  68.4%
+Zip file size: 312480 bytes, number of entries: 83
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard_hw.libs/
+-rwxr-xr-x  2.0 unx   598952 b- defN 24-Apr-16 19:13 _switchboard.cpython-39-x86_64-linux-gnu.so
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/verilator/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/vpi/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/verilog/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/dpi/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/cpp/
+-rw-r--r--  2.0 unx    19174 b- defN 24-Apr-16 19:13 switchboard/sbdut.py
+-rw-r--r--  2.0 unx    19140 b- defN 24-Apr-16 19:13 switchboard/axi.py
+-rw-r--r--  2.0 unx     2056 b- defN 24-Apr-16 19:13 switchboard/util.py
+-rw-r--r--  2.0 unx    10762 b- defN 24-Apr-16 19:13 switchboard/sbtcp.py
+-rw-r--r--  2.0 unx      547 b- defN 24-Apr-16 19:13 switchboard/xyce.py
+-rw-r--r--  2.0 unx     1311 b- defN 24-Apr-16 19:13 switchboard/test_util.py
+-rw-r--r--  2.0 unx     1012 b- defN 24-Apr-16 19:13 switchboard/verilator.py
+-rw-r--r--  2.0 unx      311 b- defN 24-Apr-16 19:13 switchboard/warn.py
+-rw-r--r--  2.0 unx      428 b- defN 24-Apr-16 19:13 switchboard/switchboard.py
+-rw-r--r--  2.0 unx     1701 b- defN 24-Apr-16 19:13 switchboard/uart_xactor.py
+-rw-r--r--  2.0 unx      910 b- defN 24-Apr-16 19:13 switchboard/__init__.py
+-rw-r--r--  2.0 unx     2705 b- defN 24-Apr-16 19:13 switchboard/gpio.py
+-rw-r--r--  2.0 unx    26147 b- defN 24-Apr-16 19:13 switchboard/umi.py
+-rw-r--r--  2.0 unx     2008 b- defN 24-Apr-16 19:13 switchboard/icarus.py
+-rw-r--r--  2.0 unx    12719 b- defN 24-Apr-16 19:13 switchboard/axil.py
+-rw-r--r--  2.0 unx    18067 b- defN 24-Apr-16 19:13 switchboard/ams.py
+-rw-r--r--  2.0 unx     5206 b- defN 24-Apr-16 19:13 switchboard/loopback.py
+-rw-r--r--  2.0 unx     3398 b- defN 24-Apr-16 19:13 switchboard/bitvector.py
+-rw-r--r--  2.0 unx     3404 b- defN 24-Apr-16 19:13 switchboard/verilator/testbench.cc
+-rw-r--r--  2.0 unx      526 b- defN 24-Apr-16 19:13 switchboard/verilator/config.vlt
+-rw-r--r--  2.0 unx     4954 b- defN 24-Apr-16 19:13 switchboard/vpi/xyce_vpi.cc
+-rw-r--r--  2.0 unx     8576 b- defN 24-Apr-16 19:13 switchboard/vpi/switchboard_vpi.cc
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/verilog/fpga/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/verilog/common/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/verilog/sim/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-16 19:13 switchboard/verilog/fpga/include/
+-rw-r--r--  2.0 unx     1005 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/memory_fault.sv
+-rw-r--r--  2.0 unx     3171 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/axi_writer.sv
+-rw-r--r--  2.0 unx     4297 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/umi_fpga_queues.sv
+-rw-r--r--  2.0 unx     8478 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/config_registers.sv
+-rw-r--r--  2.0 unx     7608 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/sb_tx_fpga.sv
+-rw-r--r--  2.0 unx     7821 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/sb_rx_fpga.sv
+-rw-r--r--  2.0 unx    13623 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/sb_fpga_queues.sv
+-rw-r--r--  2.0 unx     2061 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/axi_reader.sv
+-rw-r--r--  2.0 unx      789 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/include/sb_queue_regmap.vh
+-rw-r--r--  2.0 unx      272 b- defN 24-Apr-16 19:13 switchboard/verilog/fpga/include/spsc_queue.vh
+-rw-r--r--  2.0 unx    14201 b- defN 24-Apr-16 19:13 switchboard/verilog/common/switchboard.vh
+-rw-r--r--  2.0 unx     7590 b- defN 24-Apr-16 19:13 switchboard/verilog/common/umi_gpio.v
+-rw-r--r--  2.0 unx     7372 b- defN 24-Apr-16 19:13 switchboard/verilog/common/uart_xactor.sv
+-rw-r--r--  2.0 unx     5434 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/sb_axi_m.sv
+-rw-r--r--  2.0 unx     1375 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/umi_tx_sim.sv
+-rw-r--r--  2.0 unx     1462 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/queue_to_umi_sim.sv
+-rw-r--r--  2.0 unx      468 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/auto_stop_sim.sv
+-rw-r--r--  2.0 unx     1902 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/xyce_intf.sv
+-rw-r--r--  2.0 unx     5268 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/queue_to_sb_sim.sv
+-rw-r--r--  2.0 unx     6188 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/sb_to_queue_sim.sv
+-rw-r--r--  2.0 unx     4556 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/sb_jtag_rbb_sim.sv
+-rw-r--r--  2.0 unx     1379 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/umi_rx_sim.sv
+-rw-r--r--  2.0 unx     1538 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/umi_to_queue_sim.sv
+-rw-r--r--  2.0 unx     4341 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/sb_axil_m.sv
+-rw-r--r--  2.0 unx     1242 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/sb_rx_sim.sv
+-rw-r--r--  2.0 unx     3310 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/perf_meas_sim.sv
+-rw-r--r--  2.0 unx     1239 b- defN 24-Apr-16 19:13 switchboard/verilog/sim/sb_tx_sim.sv
+-rw-r--r--  2.0 unx     1103 b- defN 24-Apr-16 19:13 switchboard/dpi/xyce_dpi.cc
+-rw-r--r--  2.0 unx     2746 b- defN 24-Apr-16 19:13 switchboard/dpi/switchboard_dpi.cc
+-rw-r--r--  2.0 unx     4047 b- defN 24-Apr-16 19:13 switchboard/cpp/pciedev.h
+-rw-r--r--  2.0 unx     3809 b- defN 24-Apr-16 19:13 switchboard/cpp/umilib.hpp
+-rw-r--r--  2.0 unx     2514 b- defN 24-Apr-16 19:13 switchboard/cpp/switchboard_tlm.hpp
+-rw-r--r--  2.0 unx     2351 b- defN 24-Apr-16 19:13 switchboard/cpp/xyce.hpp
+-rw-r--r--  2.0 unx     3792 b- defN 24-Apr-16 19:13 switchboard/cpp/switchboard.hpp
+-rw-r--r--  2.0 unx     4477 b- defN 24-Apr-16 19:13 switchboard/cpp/umilib.h
+-rw-r--r--  2.0 unx     2786 b- defN 24-Apr-16 19:13 switchboard/cpp/router.cc
+-rw-r--r--  2.0 unx      979 b- defN 24-Apr-16 19:13 switchboard/cpp/bitutil.h
+-rw-r--r--  2.0 unx     6479 b- defN 24-Apr-16 19:13 switchboard/cpp/spsc_queue.h
+-rw-r--r--  2.0 unx     6188 b- defN 24-Apr-16 19:13 switchboard/cpp/switchboard_pcie.hpp
+-rw-r--r--  2.0 unx      291 b- defN 24-Apr-16 19:13 switchboard/cpp/Makefile
+-rw-r--r--  2.0 unx     9861 b- defN 24-Apr-16 19:13 switchboard/cpp/umisb.hpp
+-rw-r--r--  2.0 unx     2376 b- defN 24-Apr-16 19:13 switchboard/cpp/pagemap.h
+-rw-r--r--  2.0 unx       25 b- defN 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/top_level.txt
+-rw-r--r--  2.0 unx    18292 b- defN 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/METADATA
+-rw-r--r--  2.0 unx      148 b- defN 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/WHEEL
+-rw-r--r--  2.0 unx       92 b- defN 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/entry_points.txt
+-rw-rw-r--  2.0 unx     6354 b- defN 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/RECORD
+-rw-r--r--  2.0 unx    10766 b- defN 24-Apr-16 19:13 switchboard_hw-0.0.41.dist-info/LICENSE
+83 files, 951480 bytes uncompressed, 301038 bytes compressed:  68.4%
```

## zipnote {}

```diff
@@ -1,14 +1,14 @@
 Filename: switchboard/
 Comment: 
 
-Filename: switchboard_hw.libs/
+Filename: switchboard_hw-0.0.41.dist-info/
 Comment: 
 
-Filename: switchboard_hw-0.0.40.dist-info/
+Filename: switchboard_hw.libs/
 Comment: 
 
 Filename: _switchboard.cpython-39-x86_64-linux-gnu.so
 Comment: 
 
 Filename: switchboard/verilator/
 Comment: 
@@ -225,26 +225,26 @@
 
 Filename: switchboard/cpp/umisb.hpp
 Comment: 
 
 Filename: switchboard/cpp/pagemap.h
 Comment: 
 
-Filename: switchboard_hw-0.0.40.dist-info/top_level.txt
+Filename: switchboard_hw-0.0.41.dist-info/top_level.txt
 Comment: 
 
-Filename: switchboard_hw-0.0.40.dist-info/METADATA
+Filename: switchboard_hw-0.0.41.dist-info/METADATA
 Comment: 
 
-Filename: switchboard_hw-0.0.40.dist-info/WHEEL
+Filename: switchboard_hw-0.0.41.dist-info/WHEEL
 Comment: 
 
-Filename: switchboard_hw-0.0.40.dist-info/entry_points.txt
+Filename: switchboard_hw-0.0.41.dist-info/entry_points.txt
 Comment: 
 
-Filename: switchboard_hw-0.0.40.dist-info/RECORD
+Filename: switchboard_hw-0.0.41.dist-info/RECORD
 Comment: 
 
-Filename: switchboard_hw-0.0.40.dist-info/LICENSE
+Filename: switchboard_hw-0.0.41.dist-info/LICENSE
 Comment: 
 
 Zip file comment:
```

## switchboard/axi.py

```diff
@@ -111,15 +111,15 @@
         self,
         addr: Integral,
         data,
         prot: Integral = None,
         id: Integral = None,
         size: Integral = None,
         max_beats: Integral = None,
-        resp_expected: str = None,
+        resp_expected: str = None
     ):
         """
         Parameters
         ----------
         addr: int
             Address to write to
 
@@ -216,30 +216,35 @@
         data_bytes = self.data_width // 8
         data = np.empty((data_bytes,), dtype=np.uint8)
 
         addr_mask = (1 << self.addr_width) - 1
         addr_mask >>= size
         addr_mask <<= size
 
+        mask_4k = (1 << self.addr_width) - 1
+        mask_4k >>= 12
+        mask_4k <<= 12
+
         increment_4k = 1 << 12
 
         while bytes_sent < bytes_to_send:
-            top_addr = addr + (bytes_to_send - bytes_sent)
+            top_addr = addr + (bytes_to_send - bytes_sent) - 1
 
             # limit transfer to the longest burst possible
             longest_burst = max_beats * (1 << size)
-            top_addr = min(top_addr, (addr & addr_mask) + longest_burst)
+            top_addr = min(top_addr, (addr & addr_mask) + longest_burst - 1)
 
             # don't cross a 4k boundary
-            next_4k_boundary = (addr & (increment_4k - 1)) + increment_4k
+            next_4k_boundary = (addr & mask_4k) + increment_4k - 1
             top_addr = min(top_addr, next_4k_boundary)
 
             # calculate the number of beats
-            beats = ceil((top_addr - (addr & addr_mask)) / (1 << size))
-            assert beats <= max_beats
+            beats = ceil((top_addr - (addr & addr_mask) + 1) / (1 << size))
+
+            assert 1 <= beats <= max_beats
 
             # transmit the write address
             self.aw.send(self.pack_addr(addr & addr_mask, prot=prot, size=size,
                 len=beats - 1, id=id))
 
             for beat in range(beats):
                 # find the offset into the data bus for this beat.  bytes below
@@ -381,32 +386,36 @@
 
         bytes_read = 0
 
         addr_mask = (1 << self.addr_width) - 1
         addr_mask >>= size
         addr_mask <<= size
 
+        mask_4k = (1 << self.addr_width) - 1
+        mask_4k >>= 12
+        mask_4k <<= 12
+
         increment_4k = 1 << 12
 
         retval = np.empty((bytes_to_read,), dtype=np.uint8)
 
         while bytes_read < bytes_to_read:
-            top_addr = addr + (bytes_to_read - bytes_read)
+            top_addr = addr + (bytes_to_read - bytes_read) - 1
 
             # limit transfer to the longest burst possible
             longest_burst = max_beats * (1 << size)
-            top_addr = min(top_addr, (addr & addr_mask) + longest_burst)
+            top_addr = min(top_addr, (addr & addr_mask) + longest_burst - 1)
 
             # don't cross a 4k boundary
-            next_4k_boundary = (addr & (increment_4k - 1)) + increment_4k
+            next_4k_boundary = (addr & mask_4k) + increment_4k - 1
             top_addr = min(top_addr, next_4k_boundary)
 
             # calculate the number of beats
-            beats = ceil((top_addr - (addr & addr_mask)) / (1 << size))
-            assert beats <= max_beats
+            beats = ceil((top_addr - (addr & addr_mask) + 1) / (1 << size))
+            assert 1 <= beats <= max_beats
 
             # transmit read address
             self.ar.send(self.pack_addr(addr & addr_mask, prot=prot, size=size,
                 len=beats - 1, id=id))
 
             for _ in range(beats):
                 # find the offset into the data bus for this beat.  bytes below
@@ -476,29 +485,29 @@
 
         return pack
 
     def pack_w(self, data, strb=None, last=1):
         if strb is None:
             strb = (1 << self.strb_width) - 1
 
+        # figure out how many bytes the data + rest of the signals take up
+        data_bytes = self.data_width // 8
+        rest_bytes = (self.strb_width + 1 + 7) // 8
+
         # pack non-data signals together
         rest = 0
         rest = (rest << 1) | (last & 1)
         rest = (rest << self.strb_width) | (strb & ((1 << self.strb_width) - 1))
-        rest = rest.to_bytes(rest, 'little')
+        rest = rest.to_bytes(rest_bytes, 'little')
         rest = np.frombuffer(rest, dtype=np.uint8)
 
-        # figure out how many bytes the data + rest of the signals take up
-        data_bytes = self.data_width // 8
-        rest_bytes = (self.strb_width + 1 + 7) // 8
-
         # pack everything together in a numpy array
         pack = np.empty((data_bytes + rest_bytes,), dtype=np.uint8)
         pack[:data_bytes] = data
-        pack[data_bytes:] = strb
+        pack[data_bytes:] = rest
 
         # convert to an SB packet
         pack = PySbPacket(data=pack, flags=1, destination=0)
 
         return pack
 
     def unpack_b(self, pack):
```

## Comparing `switchboard_hw-0.0.40.dist-info/METADATA` & `switchboard_hw-0.0.41.dist-info/METADATA`

 * *Files 0% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 Metadata-Version: 2.1
 Name: switchboard-hw
-Version: 0.0.40
+Version: 0.0.41
 Summary: A low-latency communication library for RTL simulation and emulation.
 Home-page: https://github.com/zeroasiccorp/switchboard
 Author: Zero ASIC
 License: Apache License 2.0
 Project-URL: Documentation, https://zeroasiccorp.github.io/switchboard/
 Project-URL: Bug Tracker, https://github.com/zeroasiccorp/switchboard/issues
 Requires-Python: >=3.7
```

## Comparing `switchboard_hw-0.0.40.dist-info/RECORD` & `switchboard_hw-0.0.41.dist-info/RECORD`

 * *Files 2% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 _switchboard.cpython-39-x86_64-linux-gnu.so,sha256=E_siO4Igm3LaqovdHC5si5SBeEZRGl4khZBkGjLrHjU,598952
 switchboard/sbdut.py,sha256=IhXstJcxivESl98QTIxaWV6ZQw-sJkFPZouWW_oyd8g,19174
-switchboard/axi.py,sha256=f1SlXxwxgX0pMmgvRIzMw57GAxzAfGW5jJfhTxlLzAM,18930
+switchboard/axi.py,sha256=clmnI03mj-7B5meHRodnk-DmAZZoBPSmkV4gtgTZGY4,19140
 switchboard/util.py,sha256=9fTlCi22a6upU8emQu3SALO0orqHegSF6WnATe303e0,2056
 switchboard/sbtcp.py,sha256=-AsLWo6dzeHfABVFu71N7703TLkmMMHsCUEm1XU0mCQ,10762
 switchboard/xyce.py,sha256=sZ02vJn0PujzuIbxZ4lKaoggmQVrBdQjMzZWUNfayuo,547
 switchboard/test_util.py,sha256=DU6_mQTLlXVqrmcah-TsHStjzM3DTtj7zsjXCotxbjM,1311
 switchboard/verilator.py,sha256=4ElTt3yqnBhvOZWAYT52yJCvbu0sOYfey2CIy4bmlZA,1012
 switchboard/warn.py,sha256=Ayi1CAz0SRShBZZtOJj6-I5mFjGv_BVPBDIIfSC0juA,311
 switchboard/switchboard.py,sha256=-t2WDCzNAPeKcWzuM6RSWAydq_-1cjWbcshhtUXbMAo,428
@@ -59,13 +59,13 @@
 switchboard/cpp/router.cc,sha256=nMdI8p0X_7YHi7x4urHZB0w1o5k9BaezwplO0xP7Ht8,2786
 switchboard/cpp/bitutil.h,sha256=DCzn0ZQXXcfWveN7icyPWUewIQt8tngui3YDYbz_HF4,979
 switchboard/cpp/spsc_queue.h,sha256=wgC-CHAW_vx0frZf86o3c4yBpxSsg1arqnVKYCWa0B8,6479
 switchboard/cpp/switchboard_pcie.hpp,sha256=RY6BCMgAhPOKGviCubP4nkP2zq12AwBUIRpbik_tOmw,6188
 switchboard/cpp/Makefile,sha256=5sKttO91f-6iM-HIG60B-CW5JLlsQXm0VuQyY_K8d5w,291
 switchboard/cpp/umisb.hpp,sha256=3yNJXK7-vsqPm0s2GY9OhnrPoV6d2-WUpxDUNR-_5vU,9861
 switchboard/cpp/pagemap.h,sha256=fu8EiaGfPPzwtwaPG_wOUVCchnlb7VFqqMpw54GSVbU,2376
-switchboard_hw-0.0.40.dist-info/top_level.txt,sha256=hDPbMY9dCMf4f2ObR5n7sLpXJwKaln0h0IvIDd_ufK8,25
-switchboard_hw-0.0.40.dist-info/METADATA,sha256=4tWXbreSHdlsZ4qh_rSa_HiIU2FM1Kznh16HP8qpQz4,18292
-switchboard_hw-0.0.40.dist-info/WHEEL,sha256=rY0Y6THYM7EImsHfF-zs67o8pQciAsMw9_YuSvftjrQ,148
-switchboard_hw-0.0.40.dist-info/entry_points.txt,sha256=6IqVCv_W_Wiyuzmje1pemxosVG_P2h35JiHyK0r2I7k,92
-switchboard_hw-0.0.40.dist-info/RECORD,,
-switchboard_hw-0.0.40.dist-info/LICENSE,sha256=2TIhku7H905BsYloYoCwat2JsdkGYc_qsnvU-p7P-IQ,10766
+switchboard_hw-0.0.41.dist-info/top_level.txt,sha256=hDPbMY9dCMf4f2ObR5n7sLpXJwKaln0h0IvIDd_ufK8,25
+switchboard_hw-0.0.41.dist-info/METADATA,sha256=-N7URcwOIybooy-goTTj3t4uecl3kdXpv58gve8dyS4,18292
+switchboard_hw-0.0.41.dist-info/WHEEL,sha256=rY0Y6THYM7EImsHfF-zs67o8pQciAsMw9_YuSvftjrQ,148
+switchboard_hw-0.0.41.dist-info/entry_points.txt,sha256=6IqVCv_W_Wiyuzmje1pemxosVG_P2h35JiHyK0r2I7k,92
+switchboard_hw-0.0.41.dist-info/RECORD,,
+switchboard_hw-0.0.41.dist-info/LICENSE,sha256=2TIhku7H905BsYloYoCwat2JsdkGYc_qsnvU-p7P-IQ,10766
```

## Comparing `switchboard_hw-0.0.40.dist-info/LICENSE` & `switchboard_hw-0.0.41.dist-info/LICENSE`

 * *Files identical despite different names*

