m255
K3
13
cModel Technology
Z0 dC:\Users\User\Desktop\Unicauca\Circuitos_Digitales_II\Proyectos2022\Digital-Logic-II\rom_test\simulation\qsim
vrom_test
Z1 !s100 oEi?7l>:7QX3m;6Hk4^bz1
Z2 IOl;]z9^UH0i<dT6mXAzIX0
Z3 Vg7?cB]4Mo1K[M@G=HU`4Q0
Z4 dC:\Users\User\Desktop\Unicauca\Circuitos_Digitales_II\Proyectos2022\Digital-Logic-II\rom_test\simulation\qsim
Z5 w1652881702
Z6 8rom_test.vo
Z7 From_test.vo
L0 31
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -work|work|rom_test.vo|
Z10 o-work work -O0
!i10b 1
!s85 0
Z11 !s108 1652881703.458000
Z12 !s107 rom_test.vo|
!s101 -O0
vrom_test_vlg_check_tst
!i10b 1
Z13 !s100 8JlmdJ2TV9_^NS=XX3OEb0
Z14 IinEaYWKN>neLhd<l9mP<e1
Z15 VMc32QfjkoRG^EOJTk`=ne2
R4
Z16 w1652881700
Z17 8Waveform3.vwf.vt
Z18 FWaveform3.vwf.vt
L0 59
R8
r1
!s85 0
31
Z19 !s108 1652881703.549000
Z20 !s107 Waveform3.vwf.vt|
Z21 !s90 -work|work|Waveform3.vwf.vt|
!s101 -O0
R10
vrom_test_vlg_sample_tst
!i10b 1
Z22 !s100 El[NF7RU4S0GdQ[WJA=YR0
Z23 IITJhzl@b;2Ck;gCWT_iN:2
Z24 V;<2dFdo2@iX:Hhc4>U9JH1
R4
R16
R17
R18
L0 29
R8
r1
!s85 0
31
R19
R20
R21
!s101 -O0
R10
vrom_test_vlg_vec_tst
!i10b 1
!s100 Z@nT`bXj@W:VnUY8U=1Sa3
IVVoaAflmWN<dCnP]Na1=J3
Z25 VP=VmU^Y89RYF3<@cUXAPE0
R4
R16
R17
R18
Z26 L0 395
R8
r1
!s85 0
31
R19
R20
R21
!s101 -O0
R10
