// Seed: 4041809430
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_8;
  wire id_9;
  wire id_10 = id_5;
  wire id_11;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output tri id_3,
    input wor id_4,
    output tri1 id_5,
    input tri id_6
    , id_21,
    output wand id_7,
    output supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    input wire id_11,
    output wand id_12,
    output tri id_13,
    input uwire id_14,
    output uwire id_15,
    output wor id_16,
    input wand id_17,
    input supply1 id_18,
    input wand id_19
);
  wire id_22 = 1;
  id_23 :
  assert property (@(1) 1'b0)
  else;
  module_0(
      id_21, id_22, id_21, id_21, id_21, id_22, id_22
  );
  assign id_23 = id_2;
endmodule
