<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.2.0.38.1" title="TP3_E4" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="TP3_E4">
    <Options/>
    <Implementation title="TP3_E4" dir="TP3_E4" description="TP3_E4" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="main"/>
        <Source name="source/TP3_E4/TriangularWaves.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/TP3_E4/Main.v" type="Verilog" type_short="Verilog">
            <Options top_module="main"/>
        </Source>
        <Source name="source/TP3_E4/TP3_E4.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/TP3_E4/TP3_E4.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="TP3_E41.sty"/>
</RadiantProject>
