{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.0841981",
   "Default View_TopLeft":"-3029,36",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 11 -x 6270 -y 3980 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 6270 -y 4010 -defaultsOSRD
preplace port leds_8bits -pg 1 -lvl 11 -x 6270 -y 1730 -defaultsOSRD
preplace port uart_rtl -pg 1 -lvl 11 -x 6270 -y 1860 -defaultsOSRD
preplace inst RISCV32I_EXBranch_Da_0 -pg 1 -lvl 4 -x 2560 -y 2340 -defaultsOSRD
preplace inst RV32I_ControlUnit_Ve_0 -pg 1 -lvl 5 -x 3250 -y 2120 -defaultsOSRD
preplace inst RV32I_EXBranch_Branc_0 -pg 1 -lvl 2 -x 820 -y 1600 -defaultsOSRD
preplace inst RV32I_HazardUnit_Ver_0 -pg 1 -lvl 3 -x 1510 -y 1470 -defaultsOSRD
preplace inst RV32_AXI_Timer_Count_0 -pg 1 -lvl 9 -x 5770 -y 2030 -defaultsOSRD
preplace inst RV32_CSR_Verilog_RTL_0 -pg 1 -lvl 3 -x 1510 -y 3240 -defaultsOSRD
preplace inst RV32_Local_Interrupt_0 -pg 1 -lvl 2 -x 820 -y 3250 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 9 -x 5770 -y 1590 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 9 -x 5770 -y 1730 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 3 -x 1510 -y 2690 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 8 -x 5470 -y 1720 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 9 -x 5770 -y 1870 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 10 -x 6130 -y 830 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 10 -x 6130 -y 1370 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 10 -x 6130 -y 1610 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 230 -y 4090 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 820 -y 3830 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 230 -y 3850 -defaultsOSRD
preplace inst DCache -pg 1 -lvl 5 -x 3250 -y 740 -defaultsOSRD
preplace inst ICache -pg 1 -lvl 5 -x 3250 -y 1210 -defaultsOSRD
preplace inst RV32I_Memory_Interfa_0 -pg 1 -lvl 7 -x 5140 -y 1030 -defaultsOSRD
preplace inst Cache_Controller -pg 1 -lvl 6 -x 4310 -y 440 -defaultsOSRD
preplace netloc Cache_Controller_DCache_Req_datamode_o 1 4 3 3030 960 NJ 960 4530
preplace netloc Cache_Controller_DCache_Req_valid_o 1 4 3 3010 920 NJ 920 4570
preplace netloc Cache_Controller_DMEM_data_o 1 4 3 2990 1460 NJ 1460 4720
preplace netloc Cache_Controller_ICache_Req_datamode_o 1 4 3 3060 1390 NJ 1390 4620
preplace netloc Cache_Controller_ICache_Req_valid_o 1 4 3 2960 1470 NJ 1470 4710
preplace netloc Cache_Controller_IMEM_data_o 1 4 3 2940 20 NJ 20 4620
preplace netloc Cache_Controller_MEM_err_o 1 4 3 2950 1030 NJ 1030 4650
preplace netloc Cache_Controller_MEM_rdy_o 1 4 3 3060 1480 NJ 1480 4730
preplace netloc Cache_Controller_MIC_DBLK_ADDR_o 1 6 1 4770 770n
preplace netloc Cache_Controller_MIC_DBLK_DATA_o 1 6 1 4760 790n
preplace netloc Cache_Controller_MIC_DBLK_VALID_o 1 6 1 4790 750n
preplace netloc Cache_Controller_MIC_DREQ_ADDR_o 1 6 1 4920 650n
preplace netloc Cache_Controller_MIC_DREQ_DATAMODE_o 1 6 1 4940 630n
preplace netloc Cache_Controller_MIC_DREQ_DATA_o 1 6 1 4890 670n
preplace netloc Cache_Controller_MIC_DREQ_RW_o 1 6 1 4950 610n
preplace netloc Cache_Controller_MIC_DREQ_VALID_o 1 6 1 4960 590n
preplace netloc Cache_Controller_MIC_IBLK_ADDR_o 1 6 1 4820 710n
preplace netloc Cache_Controller_MIC_IBLK_DATA_o 1 6 1 4810 730n
preplace netloc Cache_Controller_MIC_IBLK_VALID_o 1 6 1 4860 690n
preplace netloc Cache_Controller_MIC_INIT_TXN_o 1 6 1 4900 530n
preplace netloc Cache_Controller_MIC_IREQ_ADDR_o 1 6 1 4970 570n
preplace netloc Cache_Controller_MIC_IREQ_VALID_o 1 6 1 4980 550n
preplace netloc DCache_blk_addr_o 1 5 1 3940 620n
preplace netloc DCache_blk_data_o 1 5 1 3970 640n
preplace netloc DCache_blk_valid_o 1 5 1 3910 600n
preplace netloc DCache_bram_addra 1 5 5 4060J 860 4780J 740 NJ 740 NJ 740 N
preplace netloc DCache_bram_addrb 1 5 5 3990J 910 4910J 800 NJ 800 NJ 800 5980
preplace netloc DCache_bram_dina 1 5 5 4040J 870 4800J 750 NJ 750 NJ 750 6000
preplace netloc DCache_bram_dinb 1 5 5 4020J 850 4750J 720 NJ 720 NJ 720 5990
preplace netloc DCache_bram_wea 1 5 5 4000J 930 4930J 810 NJ 810 NJ 810 5970
preplace netloc DCache_bram_web 1 5 5 3910J 940 4880J 760 NJ 760 NJ 760 5930
preplace netloc DCache_req_data_o 1 5 1 3880 580n
preplace netloc DCache_req_hit_o 1 5 1 3850 560n
preplace netloc HarvardCacheControll_0_DCache_Blk_addr_o 1 4 3 3000 30 NJ 30 4610
preplace netloc HarvardCacheControll_0_DCache_Blk_data_o 1 4 3 3000 1010 NJ 1010 4560
preplace netloc HarvardCacheControll_0_DCache_Blk_valid_o 1 4 3 2990 1000 NJ 1000 4540
preplace netloc HarvardCacheControll_0_DCache_Req_addr_o 1 4 3 3020 950 NJ 950 4550
preplace netloc HarvardCacheControll_0_DCache_Req_data_o 1 4 3 3050 940 3850J 1040 4600
preplace netloc HarvardCacheControll_0_DCache_Req_re_o 1 4 3 2970 970 NJ 970 4580
preplace netloc HarvardCacheControll_0_DCache_Req_we_o 1 4 3 2980 980 NJ 980 4590
preplace netloc HarvardCacheControll_0_ICache_Blk_addr_o 1 4 3 3000 1490 NJ 1490 4670
preplace netloc HarvardCacheControll_0_ICache_Blk_data_o 1 4 3 3010 1500 NJ 1500 4660
preplace netloc HarvardCacheControll_0_ICache_Blk_valid_o 1 4 3 2970 1510 NJ 1510 4700
preplace netloc HarvardCacheControll_0_ICache_Req_addr_o 1 4 3 3030 1400 NJ 1400 4640
preplace netloc HarvardCacheControll_0_ICache_Req_data_o 1 4 3 3040 1410 NJ 1410 4630
preplace netloc HarvardCacheControll_0_ICache_Req_re_o 1 4 3 2980 1420 NJ 1420 4680
preplace netloc HarvardCacheControll_0_ICache_Req_we_o 1 4 3 2990 1430 NJ 1430 4690
preplace netloc ICache_blk_addr_o 1 5 1 3930 520n
preplace netloc ICache_blk_data_o 1 5 1 3960 540n
preplace netloc ICache_blk_valid_o 1 5 1 3900 500n
preplace netloc ICache_bram_addra 1 5 5 NJ 1210 4740J 1240 NJ 1240 NJ 1240 5930
preplace netloc ICache_bram_addrb 1 5 5 3780 1300 NJ 1300 NJ 1300 NJ 1300 5930J
preplace netloc ICache_bram_dina 1 5 5 3790J 1320 NJ 1320 NJ 1320 NJ 1320 N
preplace netloc ICache_bram_dinb 1 5 5 3620 1370 NJ 1370 NJ 1370 NJ 1370 5920J
preplace netloc ICache_bram_wea 1 5 5 3810 1290 NJ 1290 NJ 1290 NJ 1290 5940J
preplace netloc ICache_bram_web 1 5 5 3460 1380 NJ 1380 NJ 1380 NJ 1380 5910J
preplace netloc ICache_req_data_o 1 5 1 3870 480n
preplace netloc ICache_req_hit_o 1 5 1 3840 460n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_Err 1 4 1 2890 2300n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_LTS 1 1 4 630 2440 NJ 2440 2110J 2790 2790
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_LTU 1 1 4 640 2450 NJ 2450 2100J 2770 2770
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_Overflow 1 4 1 2900 2280n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ALU_Zero 1 1 4 560 2460 NJ 2460 2090J 2800 2860
preplace netloc RISCV32I_EXBranch_Da_0_CTL_DMEM_addr_o 1 4 1 2900 2380n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_DMEM_data_o 1 4 1 2890 2400n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_EX_Funct3 1 4 1 2890 2060n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_EX_Funct7 1 4 1 3050 2080n
preplace netloc RISCV32I_EXBranch_Da_0_CTL_EX_Opcode 1 1 4 510 2470 NJ 2470 2080J 2810 2880
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ID_Instruction 1 3 2 2000 2820 2780
preplace netloc RISCV32I_EXBranch_Da_0_CTL_ID_PC 1 3 2 1910 1910 2770
preplace netloc RISCV32I_EXBranch_Da_0_CTL_IMEM_addr_o 1 4 1 2910 2360n
preplace netloc RISCV32I_EXBranch_Da_0_HU_EX_Rd_o 1 2 3 1260 3620 NJ 3620 2760
preplace netloc RISCV32I_EXBranch_Da_0_HU_EX_Rs1_o 1 2 3 1210 3650 NJ 3650 2840
preplace netloc RISCV32I_EXBranch_Da_0_HU_EX_Rs2_o 1 2 3 1220 3660 NJ 3660 2830
preplace netloc RISCV32I_EXBranch_Da_0_HU_ID_Rs1_o 1 2 3 1320 2480 2070J 2830 2850
preplace netloc RISCV32I_EXBranch_Da_0_HU_ID_Rs2_o 1 2 3 1200 3670 NJ 3670 2870
preplace netloc RISCV32I_EXBranch_Da_0_HU_MEM_Rd_o 1 2 3 1240 3680 NJ 3680 2820
preplace netloc RV32I_ControlUnit_Ve_0_ALU_Ctl 1 3 3 2330 3190 NJ 3190 3650
preplace netloc RV32I_ControlUnit_Ve_0_ALU_DataMode 1 3 3 2310 3200 NJ 3200 3700
preplace netloc RV32I_ControlUnit_Ve_0_ALU_SrcA 1 3 3 2240 3210 NJ 3210 3680
preplace netloc RV32I_ControlUnit_Ve_0_ALU_SrcB 1 3 3 2250 3220 NJ 3220 3670
preplace netloc RV32I_ControlUnit_Ve_0_ALU_Unsigned 1 1 5 460 2530 NJ 2530 2010 2920 NJ 2920 3500
preplace netloc RV32I_ControlUnit_Ve_0_BU_BrJSrc 1 3 3 2210 3230 NJ 3230 4050
preplace netloc RV32I_ControlUnit_Ve_0_BU_BranchOp 1 1 5 490 2520 NJ 2520 2160 2930 NJ 2930 3530
preplace netloc RV32I_ControlUnit_Ve_0_BU_Jump 1 1 5 480 2510 NJ 2510 2140 2940 NJ 2940 3540
preplace netloc RV32I_ControlUnit_Ve_0_BU_PC 1 3 3 2220 3240 NJ 3240 4030
preplace netloc RV32I_ControlUnit_Ve_0_CC_Daddr_o 1 5 1 3950 380n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dbypass_o 1 5 1 3860 320n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Ddata_o 1 5 1 4010 400n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dmode_o 1 5 1 4030 420n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dre_o 1 5 1 3890 340n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dunsigned_o 1 5 1 4050 440n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dvalid_o 1 5 1 3830 300n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Dwe_o 1 5 1 3920 360n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Iaddr_o 1 5 1 3800 260n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Ire_o 1 5 1 3820 280n
preplace netloc RV32I_ControlUnit_Ve_0_CC_Ivalid_o 1 5 1 3770 240n
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Req_addr_o 1 2 4 1340 2870 1820J 2950 NJ 2950 3630
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Req_data_o 1 2 4 1270 2810 1880J 2960 NJ 2960 3620
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Req_mode_o 1 2 4 1320 2830 1830J 2970 NJ 2970 3660
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Req_o 1 2 4 1280 2800 1860J 2980 NJ 2980 3720
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Val_addr_o 1 2 4 1330 2840 1800J 2990 NJ 2990 3750
preplace netloc RV32I_ControlUnit_Ve_0_CSR_Val_en_o 1 2 4 1310 2600 1890J 3000 NJ 3000 3760
preplace netloc RV32I_ControlUnit_Ve_0_CTL_EPCSrc 1 3 3 2210 1020 NJ 1020 3450
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Exception 1 1 5 530 2540 NJ 2540 2060 3010 NJ 3010 3490
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Inst_Done 1 2 4 1290 2850 NJ 2850 NJ 2850 3450
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Inst_Event 1 2 4 1300 2860 NJ 2860 NJ 2860 3440
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Interrupt 1 3 3 2230 2870 NJ 2870 3480
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Priv_o 1 1 5 640 2890 1170 2880 NJ 2880 NJ 2880 3470
preplace netloc RV32I_ControlUnit_Ve_0_CTL_Ret_o 1 1 5 490 2550 NJ 2550 2130 2890 NJ 2890 3460
preplace netloc RV32I_ControlUnit_Ve_0_DMEM_data_o 1 3 3 2320 3250 NJ 3250 3640
preplace netloc RV32I_ControlUnit_Ve_0_EX2MEM_Flush 1 3 3 2170 3270 NJ 3270 4080
preplace netloc RV32I_ControlUnit_Ve_0_EX2MEM_RegWr 1 2 4 1340 2490 1940J 3020 NJ 3020 3520
preplace netloc RV32I_ControlUnit_Ve_0_EX_CSR_Val 1 3 3 2260 3260 NJ 3260 4020
preplace netloc RV32I_ControlUnit_Ve_0_ID2EX_Flush 1 3 3 2270 3030 NJ 3030 3710
preplace netloc RV32I_ControlUnit_Ve_0_ID2EX_MemRd 1 2 4 1330 2500 1930J 3040 NJ 3040 3590
preplace netloc RV32I_ControlUnit_Ve_0_ID2EX_Src 1 3 3 2340 3050 NJ 3050 3610
preplace netloc RV32I_ControlUnit_Ve_0_ID_RegWr 1 3 3 2180 3280 NJ 3280 4070
preplace netloc RV32I_ControlUnit_Ve_0_IF2ID_Flush 1 3 3 2190 3090 NJ 3090 3930
preplace netloc RV32I_ControlUnit_Ve_0_IF2ID_Write 1 3 3 2290 3100 NJ 3100 3730
preplace netloc RV32I_ControlUnit_Ve_0_IF_PCSrc 1 3 3 2300 3070 NJ 3070 3690
preplace netloc RV32I_ControlUnit_Ve_0_IF_PCWrite 1 3 3 2280 3080 NJ 3080 3740
preplace netloc RV32I_ControlUnit_Ve_0_IMEM_data_o 1 3 3 2360 3120 NJ 3120 3570
preplace netloc RV32I_ControlUnit_Ve_0_LIC_IP_Ack 1 1 5 510 2560 NJ 2560 1870J 3130 NJ 3130 3510
preplace netloc RV32I_ControlUnit_Ve_0_MEM2WB_Flush 1 3 3 2200 3140 NJ 3140 3990
preplace netloc RV32I_ControlUnit_Ve_0_Stall 1 3 3 2230 1530 NJ 1530 3440
preplace netloc RV32I_ControlUnit_Ve_0_WB_MEMToGPR 1 3 3 2350 3150 NJ 3150 3600
preplace netloc RV32I_ControlUnit_Ve_0_ecausevec 1 1 5 550 2570 NJ 2570 1840J 3160 NJ 3160 3550
preplace netloc RV32I_ControlUnit_Ve_0_epc 1 1 5 600 2580 NJ 2580 1810J 3170 NJ 3170 3580
preplace netloc RV32I_ControlUnit_Ve_0_tval 1 1 5 560 2590 NJ 2590 1790J 3180 NJ 3180 3560
preplace netloc RV32I_HazardUnit_Ver_0_ALU_ForwardA 1 3 1 2150 1470n
preplace netloc RV32I_HazardUnit_Ver_0_ALU_ForwardB 1 3 1 2120 1490n
preplace netloc RV32I_HazardUnit_Ver_0_Hazard_Stall 1 3 2 2200 1520 2930J
preplace netloc RV32I_IDBranch_Branc_0_Branch_Taken 1 2 3 1150 1860 NJ 1860 2880
preplace netloc RV32I_Memory_Interfa_0_dreq_rdata_o 1 5 3 4090 890 4830J 770 5320
preplace netloc RV32I_Memory_Interfa_0_ireq_rdata_o 1 5 3 4070 900 4870J 780 5300
preplace netloc RV32I_Memory_Interfa_0_m00_axi_txn_done 1 5 3 4080 880 4850J 790 5310
preplace netloc RV32_AXI_Timer_Count_0_mtip 1 1 9 630 2940 1140 2790 1970J 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 NJ 2900 5990
preplace netloc RV32_AXI_Timer_Count_0_stip 1 1 9 620 2910 1190 2900 1850J 2910 NJ 2910 NJ 2910 NJ 2910 NJ 2910 NJ 2910 5950
preplace netloc RV32_AXI_Timer_Count_0_utip 1 1 9 610 2900 1180 2890 1780J 3110 3060J 3060 NJ 3060 NJ 3060 NJ 3060 NJ 3060 5920
preplace netloc RV32_CSR_Verilog_RTL_0_CSR_DATA_o 1 3 2 1920J 1900 2890
preplace netloc RV32_CSR_Verilog_RTL_0_CSR_Val_o 1 3 2 1900J 1890 2790
preplace netloc RV32_CSR_Verilog_RTL_0_illegal 1 3 2 NJ 3060 2920
preplace netloc RV32_CSR_Verilog_RTL_0_medeleg 1 1 3 610 3960 NJ 3960 1710
preplace netloc RV32_CSR_Verilog_RTL_0_mepc 1 3 1 2030 2190n
preplace netloc RV32_CSR_Verilog_RTL_0_mideleg 1 1 3 580 3980 NJ 3980 1740
preplace netloc RV32_CSR_Verilog_RTL_0_mie 1 1 3 500 3990 NJ 3990 1780
preplace netloc RV32_CSR_Verilog_RTL_0_mip 1 1 3 540 3970 NJ 3970 1760
preplace netloc RV32_CSR_Verilog_RTL_0_mstatus 1 1 3 520 3950 NJ 3950 1720
preplace netloc RV32_CSR_Verilog_RTL_0_mtvec 1 3 1 1980 2130n
preplace netloc RV32_CSR_Verilog_RTL_0_rsvec 1 3 1 1960 2110n
preplace netloc RV32_CSR_Verilog_RTL_0_sedeleg 1 1 3 640 3580 NJ 3580 1680
preplace netloc RV32_CSR_Verilog_RTL_0_sepc 1 3 1 2040 2210n
preplace netloc RV32_CSR_Verilog_RTL_0_sideleg 1 1 3 630 3630 NJ 3630 1690
preplace netloc RV32_CSR_Verilog_RTL_0_sie 1 1 3 590 3590 NJ 3590 1730
preplace netloc RV32_CSR_Verilog_RTL_0_sip 1 1 3 620 3600 NJ 3600 1700
preplace netloc RV32_CSR_Verilog_RTL_0_stvec 1 3 1 1990 2150n
preplace netloc RV32_CSR_Verilog_RTL_0_uepc 1 3 1 2050 2230n
preplace netloc RV32_CSR_Verilog_RTL_0_uie 1 1 3 570 3610 NJ 3610 1770
preplace netloc RV32_CSR_Verilog_RTL_0_uip 1 1 3 600 3640 NJ 3640 1750
preplace netloc RV32_CSR_Verilog_RTL_0_utvec 1 3 1 2020 2170n
preplace netloc RV32_Local_Interrupt_0_CSR_Commit 1 2 1 980 3400n
preplace netloc RV32_Local_Interrupt_0_CSR_Commit_Lvl 1 2 3 1090 2780 NJ 2780 2950
preplace netloc RV32_Local_Interrupt_0_New_IP 1 2 3 1080 2820 1950J 2840 2930J
preplace netloc RV32_Local_Interrupt_0_mcause 1 2 3 1030 3710 NJ 3710 3010J
preplace netloc RV32_Local_Interrupt_0_mepc 1 2 1 1100 3200n
preplace netloc RV32_Local_Interrupt_0_mip_o 1 2 1 1130 3140n
preplace netloc RV32_Local_Interrupt_0_mstatus_o 1 2 1 1020 3240n
preplace netloc RV32_Local_Interrupt_0_mtval 1 2 1 1040 3320n
preplace netloc RV32_Local_Interrupt_0_scause 1 2 1 1060 3280n
preplace netloc RV32_Local_Interrupt_0_sepc 1 2 1 1080 3220n
preplace netloc RV32_Local_Interrupt_0_sip_o 1 2 1 1120 3160n
preplace netloc RV32_Local_Interrupt_0_stval 1 2 1 1000 3340n
preplace netloc RV32_Local_Interrupt_0_ucause 1 2 1 1050 3300n
preplace netloc RV32_Local_Interrupt_0_uepc 1 2 1 1010 3240n
preplace netloc RV32_Local_Interrupt_0_uip_o 1 2 1 1110 3180n
preplace netloc RV32_Local_Interrupt_0_utval 1 2 1 990 3360n
preplace netloc blk_mem_gen_0_douta 1 4 6 3040 990 NJ 990 4840J 730 NJ 730 NJ 730 6010
preplace netloc blk_mem_gen_0_doutb 1 4 6 3060 930 3880J 1020 4740J 820 NJ 820 NJ 820 5960
preplace netloc blk_mem_gen_1_douta 1 4 6 3050 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 5900J
preplace netloc blk_mem_gen_1_doutb 1 4 6 3020 1520 NJ 1520 4970J 1460 NJ 1460 NJ 1460 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 20 3740 460 2930 1150 2200 1780 1870 2770 550 3980 1050 4750 1310 5310 1540 5630
preplace netloc processing_system7_0_FCLK_CLK1 1 1 9 440J 1310 NJ 1310 NJ 1310 2930J 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 5950
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 3750 430
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 8 480 2920 1160 2220 1790 1880 2780 560 3810 1180 4970 1390 5300 1900 5640
preplace netloc RISCV32I_EXBranch_Da_0_HU_WB_Rd_o 1 2 3 1250 3690 NJ 3690 2810
preplace netloc RISCV32I_EXBranch_Da_0_HU_WB_RegWr 1 2 3 1230 3700 NJ 3700 2800
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 1070 2670n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 9 1 N 1580
preplace netloc axi_interconnect_0_M02_AXI 1 8 1 5620 1730n
preplace netloc axi_interconnect_0_M01_AXI 1 8 1 N 1710
preplace netloc axi_interconnect_0_M03_AXI 1 8 1 5610 1750n
preplace netloc processing_system7_0_FIXED_IO 1 1 10 NJ 4010 NJ 4010 NJ 4010 NJ 4010 NJ 4010 NJ 4010 NJ 4010 NJ 4010 NJ 4010 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 5620 1570n
preplace netloc S00_AXI_1 1 7 1 5330 990n
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 9 1 5900 1600n
preplace netloc axi_gpio_0_GPIO 1 9 2 NJ 1730 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 470 3770n
preplace netloc processing_system7_0_DDR 1 1 10 450J 4000 NJ 4000 2320J 3980 NJ 3980 NJ 3980 NJ 3980 NJ 3980 NJ 3980 NJ 3980 NJ
preplace netloc axi_uartlite_0_UART 1 9 2 NJ 1860 NJ
levelinfo -pg 1 0 230 820 1510 2560 3250 4310 5140 5470 5770 6130 6270
pagesize -pg 1 -db -bbox -sgen 0 0 6390 4250
"
}
0
