# do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:43:04 on Feb 12,2025
# vlog -reportprogress 300 "+acc" -incr ../../rtl/clk_20MHz/baud_rate_generator.v ../../rtl/clk_20MHz/bitmap_rom_ddct.v ../../rtl/clk_20MHz/bitmap_rom_sk.v ../../rtl/clk_20MHz/bitmap_rom_tt.v ../../rtl/clk_20MHz/div.v ../../rtl/clk_20MHz/dot4.v ../../rtl/clk_20MHz/ia.v ../../rtl/clk_20MHz/project.v ../../rtl/clk_20MHz/raster.v ../../rtl/clk_20MHz/slowmpy.v ../../rtl/clk_20MHz/uart_receiver.v ../../rtl/clk_20MHz/uart_top.v ../../rtl/clk_20MHz/vs.v 
# -- Skipping module baud_rate_generator
# -- Skipping module bitmap_rom_ddct
# -- Skipping module bitmap_rom_sk
# -- Skipping module bitmap_rom_tt
# -- Skipping module div
# -- Skipping module dot4
# -- Skipping module ia
# -- Skipping module tt_um_pongsagon_tiniest_gpu
# ** Warning: ../../rtl/clk_20MHz/raster.v(268): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module raster
# -- Skipping module slowmpy
# -- Skipping module uart_receiver
# -- Skipping module uart_top
# -- Skipping module vs
# 
# Top level modules:
# 	bitmap_rom_tt
# 	tt_um_pongsagon_tiniest_gpu
# End time: 23:43:04 on Feb 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:43:05 on Feb 12,2025
# vlog -reportprogress 300 "+acc" -incr ../../tb/tb_top.v 
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 23:43:05 on Feb 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work tb_top 
# Start time: 23:43:05 on Feb 12,2025
# Loading work.tb_top
# Loading work.tt_um_pongsagon_tiniest_gpu
# Loading work.ia
# Loading work.uart_top
# Loading work.baud_rate_generator
# Loading work.uart_receiver
# Loading work.vs
# Loading work.div
# Loading work.slowmpy
# Loading work.dot4
# Loading work.raster
# Loading work.bitmap_rom_ddct
# Loading work.bitmap_rom_sk
# ** Note: $stop    : ../../tb/tb_top.v(26)
#    Time: 100120 ps  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ../../tb/tb_top.v line 26
# End time: 23:50:48 on Feb 12,2025, Elapsed time: 0:07:43
# Errors: 0, Warnings: 1
