# RISC-V-ALU
The full pipeline of a RISC-V ALU architecture implemented in verilog
