/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [5:0] _05_;
  wire [8:0] _06_;
  wire [11:0] _07_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [19:0] celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [9:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [16:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(_00_ & in_data[123]);
  assign celloutsig_1_5z = !(_02_ ? _01_ : celloutsig_1_4z);
  assign celloutsig_0_17z = ~celloutsig_0_13z[4];
  assign celloutsig_0_34z = { celloutsig_0_1z[12:4], celloutsig_0_5z } + { celloutsig_0_1z[7:4], celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_22z };
  assign celloutsig_0_14z = { _04_[3:1], celloutsig_0_0z } + { celloutsig_0_7z[2:0], celloutsig_0_9z };
  reg [5:0] _13_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 6'h00;
    else _13_ <= in_data[161:156];
  assign { _02_, _00_, _01_, _05_[2:0] } = _13_;
  reg [8:0] _14_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 9'h000;
    else _14_ <= { in_data[35:29], celloutsig_0_5z, celloutsig_0_0z };
  assign { _06_[8:3], _04_[3:1] } = _14_;
  reg [11:0] _15_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 12'h000;
    else _15_ <= { celloutsig_0_2z[9:0], celloutsig_0_9z, celloutsig_0_8z };
  assign { _07_[11:1], _03_ } = _15_;
  assign celloutsig_0_13z = { in_data[6], _06_[8:3], _04_[3:1], celloutsig_0_7z } / { 1'h1, in_data[66:53], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[92:80] === in_data[47:35];
  assign celloutsig_0_31z = celloutsig_0_13z[12:1] === celloutsig_0_1z[11:0];
  assign celloutsig_0_32z = { celloutsig_0_22z[1:0], celloutsig_0_17z, celloutsig_0_26z } === { celloutsig_0_8z, _07_[11:1], _03_, celloutsig_0_14z, celloutsig_0_31z };
  assign celloutsig_1_11z = { _02_, _00_, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z } === { in_data[127:116], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_4z = { _00_, _01_, celloutsig_1_3z, celloutsig_1_0z } || { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_8z = in_data[51:49] || in_data[12:10];
  assign celloutsig_0_9z = in_data[53:48] || celloutsig_0_1z[12:7];
  assign celloutsig_0_16z = celloutsig_0_13z[10:4] || { _07_[6:1], _03_ };
  assign celloutsig_1_6z = { _02_, _00_, _01_, _05_[2:0], celloutsig_1_5z } < in_data[185:179];
  assign celloutsig_1_0z = in_data[110:106] % { 1'h1, in_data[176:173] };
  assign celloutsig_1_16z = { in_data[145:137], celloutsig_1_11z } % { 1'h1, celloutsig_1_12z[13:5] };
  assign celloutsig_0_10z = in_data[22:10] % { 1'h1, in_data[12:2], celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_22z[1:0], celloutsig_0_16z, _07_[11:1], _03_ } % { 1'h1, celloutsig_0_12z[16:3] };
  assign celloutsig_1_3z = { _02_, _00_, _01_ } != in_data[103:101];
  assign celloutsig_0_47z = - celloutsig_0_34z[8:0];
  assign celloutsig_0_1z = - { in_data[67:57], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[83:79] !== celloutsig_0_2z[6:2];
  assign celloutsig_1_7z = celloutsig_1_0z[2:0] | in_data[153:151];
  assign celloutsig_1_8z = { _02_, _00_, _01_, _05_[2:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z } | in_data[131:119];
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_3z } | { celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_7z = in_data[82:77] | { _06_[6:3], _04_[3:2] };
  assign celloutsig_0_55z = | celloutsig_0_10z[11:3];
  assign celloutsig_1_18z = | celloutsig_1_16z[9:7];
  assign celloutsig_0_5z = ^ { celloutsig_0_1z[6:1], celloutsig_0_4z };
  assign celloutsig_0_56z = ^ { _06_[8:6], celloutsig_0_9z, celloutsig_0_47z };
  assign celloutsig_1_19z = ^ { celloutsig_1_12z[15:14], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_1_9z = { _00_, _01_, _05_[2:0] } >> { celloutsig_1_8z[3:0], celloutsig_1_6z };
  assign celloutsig_1_10z = { in_data[110:103], celloutsig_1_4z, celloutsig_1_4z } >> { celloutsig_1_5z, celloutsig_1_7z, _02_, _00_, _01_, _05_[2:0] };
  assign celloutsig_0_2z = celloutsig_0_1z[11:1] >> { in_data[57:48], celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_2z[8:0], celloutsig_0_2z } <<< { celloutsig_0_7z[5:3], celloutsig_0_8z, _06_[8:3], _04_[3:1], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_22z = { _07_[7], celloutsig_0_15z, celloutsig_0_16z } - { celloutsig_0_2z[9:8], celloutsig_0_8z };
  assign celloutsig_0_4z = ~((celloutsig_0_0z & celloutsig_0_2z[3]) | (in_data[74] & in_data[39]));
  assign celloutsig_0_15z = ~((celloutsig_0_2z[7] & celloutsig_0_12z[14]) | (in_data[0] & celloutsig_0_10z[1]));
  assign celloutsig_0_21z = ~((celloutsig_0_3z & celloutsig_0_17z) | (_07_[1] & celloutsig_0_4z));
  assign _04_[0] = celloutsig_0_0z;
  assign _05_[5:3] = { _02_, _00_, _01_ };
  assign _06_[2:0] = _04_[3:1];
  assign _07_[0] = _03_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
