# ##############################################################################
# README
#
# Template Author        : Sahand Kashani-Akhavan & Philémon Favrod
# Project Author		 : Juan Azcarreta Ortiz, Balási Szabolcs
# Revision      : 1.0
# Creation date : 2016/02/21
#
# ##############################################################################

About
=====
This README describes the standard project structure that will be used in the
following courses at EPFL:
    - CS-309 : Projet de Systems-on-Chip  (PSOC)
    - CS-473 : Embedded systems           (ES)
    - CS-476 : Real-time embedded systems (RTES)

Folder structure

KARAOKE_RTES
├── hw
│   ├── hdl
│   │   ├── DE0_Nano_SoC_top_level.vhd
│   │   ├── DE0_Nano_top_level.vhd
│   │   └── DE1_SoC_top_level.vhd
│   ├── modelsim
│   └── quartus
│       ├── pin_assignment_DE0_Nano_SoC.tcl
│       ├── pin_assignment_DE0_Nano.tcl
│       └── pin_assignment_DE1_SoC.tcl
├── README
└── sw
    ├── hps
    │   ├── application
    │   ├── linux
    │   │   └── driver
    │   └── preloader
    └── nios
        └── application

We ask that you use the following guidelines for placing your various files:

    - Quartus Prime   projects              : hw/quartus
    - ModelSim-Altera projects              : hw/modelsim
    - Nios II SBT     projects              : sw/nios/application
    - ARM DS5         baremetal application : sw/hps/application
    - ARM DS5         linux     application : sw/hps/application
    - Linux           linux     driver      : sw/hps/linux/driver
    - SoC-FPGA        preloader             : sw/hps/preloader

    - YOUR hdl design files in hw/hdl
    - Qsys design files in hw/quartus


FPGA development board
=======================
    - Terasic DE1-SoC      (Cyclone V    : 5CSEMA5F31C6)

    TCL Scripts
    ===========
    When creating your Quartus projects, remember to source the TCL script
    corresponding to your chosen development board. To source a TCL script, go
    to

        Tools > TCL Scripts...

    and execute the TCL script corresponding to the DE1-SoC.

    NOTE: executing TCL scripts takes some time (~20-60 seconds), and Quartus
          may seem to have "frozen", but it is not the case. Please be patient
          and wait until the script is fully executed and returns.

    Top-level VHDL files
    ====================
    We provide top-level VHDL files for all development boards. These VHDL files
    contain the names of all available pins on the device.

    After creating your (empty) Quartus projects, add the VHDL file corresponding
    to your development board to the project. To add a file, go to

        Project > Add/Remove Files in Project...

    Once the file is added, you can set it as the top-level entity of your
    design by right-clicking on the VHDL file in the "files" tab of the Project
    Navigator and selecting "Set as Top-Level Entity".
