
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[06/20] X86_64, UV: Add UV4 Specific MMR definitions - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [06/20] X86_64, UV: Add UV4 Specific MMR definitions</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=170">Mike Travis</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>May 3, 2016, 3:27 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20160503152713.142552966@asylum.americas.sgi.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9005161/mbox/"
   >mbox</a>
|
   <a href="/patch/9005161/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9005161/">/patch/9005161/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
X-Original-To: patchwork-LKML@patchwork.kernel.org
Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org
Received: from mail.kernel.org (mail.kernel.org [198.145.29.136])
	by patchwork2.web.kernel.org (Postfix) with ESMTP id 82AE0BF29F
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  3 May 2016 15:33:46 +0000 (UTC)
Received: from mail.kernel.org (localhost [127.0.0.1])
	by mail.kernel.org (Postfix) with ESMTP id 966EF202DD
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  3 May 2016 15:33:39 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id 610E4202B8
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  3 May 2016 15:33:32 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1756198AbcECPdZ (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Tue, 3 May 2016 11:33:25 -0400
Received: from relay3.sgi.com ([192.48.152.1]:37501 &quot;EHLO relay.sgi.com&quot;
	rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP
	id S1756136AbcECP1Q (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Tue, 3 May 2016 11:27:16 -0400
Received: from asylum.americas.sgi.com (asylum.americas.sgi.com
	[128.162.237.107])
	by relay3.corp.sgi.com (Postfix) with ESMTP id A33C5AC005;
	Tue,  3 May 2016 08:27:13 -0700 (PDT)
Received: by asylum.americas.sgi.com (Postfix, from userid 5508)
	id 46118936F36; Tue,  3 May 2016 10:27:13 -0500 (CDT)
Message-Id: &lt;20160503152713.142552966@asylum.americas.sgi.com&gt;
References: &lt;20160503152712.059510311@asylum.americas.sgi.com&gt;
User-Agent: quilt/0.46-1
Date: Tue, 03 May 2016 10:27:18 -0500
From: Mike Travis &lt;travis@sgi.com&gt;
To: Ingo Molnar &lt;mingo@redhat.com&gt;, &quot;H. Peter Anvin&quot; &lt;hpa@zytor.com&gt;,
	Thomas Gleixner &lt;tglx@linutronix.de&gt;,
	Andrew Morton &lt;akpm@linux-foundation.org&gt;,
	Len Brown &lt;len.brown@intel.com&gt;, Dimitri Sivanich &lt;sivanich@sgi.com&gt;
Cc: Russ Anderson &lt;rja@sgi.com&gt;, John Estabrook &lt;estabrook@sgi.com&gt;,
	Andrew Banman &lt;abanman@sgi.com&gt;,
	Nathan Zimmer &lt;nzimmer@sgi.com&gt;, x86@kernel.org,
	linux-kernel@vger.kernel.org
Subject: [PATCH 06/20] X86_64, UV: Add UV4 Specific MMR definitions
Content-Disposition: inline; filename=uv4_add_mmrs
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Spam-Status: No, score=-7.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, 
	RP_MATCHES_RCVD, UNPARSEABLE_RELAY,
	UPPERCASE_50_75 autolearn=unavailable version=3.3.1
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=170">Mike Travis</a> - May 3, 2016, 3:27 p.m.</div>
<pre class="content">
This adds the MMR definitions for UV4 via an automated script that uses
the output from a hardware verilog code to symbol converter.  The large
number of insertions is caused by the UV4 design changing many similarly
named fields in MMR&#39;s that are named the same.  This prompted the extra
production of architecture dependent field defines.
<span class="signed-off-by">
Signed-off-by: Mike Travis &lt;travis@sgi.com&gt;</span>
<span class="tested-by">Tested-by: John Estabrook &lt;estabrook@sgi.com&gt;</span>
<span class="tested-by">Tested-by: Gary Kroening &lt;gfk@sgi.com&gt;</span>
<span class="tested-by">Tested-by: Nathan Zimmer &lt;nzimmer@sgi.com&gt;</span>
---
# arch/x86/include/asm/uv/uv_mmrs.h | 2187 ++++++++++++++++++++++++++++++--------
# 1 file changed, 1767 insertions(+), 420 deletions(-)
#

--
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">--- linux.orig/arch/x86/include/asm/uv/uv_mmrs.h</span>
<span class="p_header">+++ linux/arch/x86/include/asm/uv/uv_mmrs.h</span>
<span class="p_chunk">@@ -5,7 +5,7 @@</span> <span class="p_context"></span>
  *
  * SGI UV MMR definitions
  *
<span class="p_del">- * Copyright (C) 2007-2015 Silicon Graphics, Inc. All rights reserved.</span>
<span class="p_add">+ * Copyright (C) 2007-2016 Silicon Graphics, Inc. All rights reserved.</span>
  */
 
 #ifndef _ASM_X86_UV_UV_MMRS_H
<span class="p_chunk">@@ -33,7 +33,8 @@</span> <span class="p_context"></span>
  *		} s;
  *	};
  *
<span class="p_del">- * If the MMR exists on all hub types but have different addresses:</span>
<span class="p_add">+ * If the MMR exists on all hub types but have different addresses,</span>
<span class="p_add">+ * use a conditional operator to define the value at runtime.</span>
  *	#define UV1Hxxx	a
  *	#define UV2Hxxx	b
  *	#define UV3Hxxx	c
<span class="p_chunk">@@ -43,7 +44,8 @@</span> <span class="p_context"></span>
  *			(is_uv3_hub() ? UV3Hxxx :
  *					UV4Hxxx))
  *
<span class="p_del">- * If the MMR exists on all hub types &gt; 1 but have different addresses:</span>
<span class="p_add">+ * If the MMR exists on all hub types &gt; 1 but have different addresses, the</span>
<span class="p_add">+ * variation using &quot;UVX&quot; as the prefix exists.</span>
  *	#define UV2Hxxx	b
  *	#define UV3Hxxx	c
  *	#define UV4Hxxx	d
<span class="p_chunk">@@ -80,7 +82,7 @@</span> <span class="p_context"></span>
  *		} sn;
  *	};
  *
<span class="p_del">- * (GEN Flags: mflags_opt= undefs=1 UV234=UVXH)</span>
<span class="p_add">+ * (GEN Flags: mflags_opt= undefs=function UV234=UVXH)</span>
  */
 
 #define UV_MMR_ENABLE		(1UL &lt;&lt; 63)
<span class="p_chunk">@@ -96,17 +98,30 @@</span> <span class="p_context"></span>
 #define UV1_HUB_IS_SUPPORTED	1
 #define UV2_HUB_IS_SUPPORTED	1
 #define UV3_HUB_IS_SUPPORTED	1
<span class="p_del">-/* #define UV4_HUB_IS_SUPPORTED	1	(not yet) */</span>
<span class="p_add">+#define UV4_HUB_IS_SUPPORTED	1</span>
<span class="p_add">+</span>
<span class="p_add">+/* Error function to catch undefined references */</span>
<span class="p_add">+extern unsigned long uv_undefined(char *str);</span>
 
 /* ========================================================================= */
 /*                          UVH_BAU_DATA_BROADCAST                           */
 /* ========================================================================= */
 #define UVH_BAU_DATA_BROADCAST 0x61688UL
<span class="p_del">-#define UVH_BAU_DATA_BROADCAST_32 0x440</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_BAU_DATA_BROADCAST_32 0x440</span>
<span class="p_add">+#define UV2H_BAU_DATA_BROADCAST_32 0x440</span>
<span class="p_add">+#define UV3H_BAU_DATA_BROADCAST_32 0x440</span>
<span class="p_add">+#define UV4H_BAU_DATA_BROADCAST_32 0x360</span>
<span class="p_add">+#define UVH_BAU_DATA_BROADCAST_32 (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_BAU_DATA_BROADCAST_32 :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_BAU_DATA_BROADCAST_32 :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_BAU_DATA_BROADCAST_32 :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_BAU_DATA_BROADCAST_32)</span>
 
 #define UVH_BAU_DATA_BROADCAST_ENABLE_SHFT		0
 #define UVH_BAU_DATA_BROADCAST_ENABLE_MASK		0x0000000000000001UL
 
<span class="p_add">+</span>
 union uvh_bau_data_broadcast_u {
 	unsigned long	v;
 	struct uvh_bau_data_broadcast_s {
<span class="p_chunk">@@ -119,7 +134,16 @@</span> <span class="p_context"> union uvh_bau_data_broadcast_u {</span>
 /*                           UVH_BAU_DATA_CONFIG                             */
 /* ========================================================================= */
 #define UVH_BAU_DATA_CONFIG 0x61680UL
<span class="p_del">-#define UVH_BAU_DATA_CONFIG_32 0x438</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_BAU_DATA_CONFIG_32 0x438</span>
<span class="p_add">+#define UV2H_BAU_DATA_CONFIG_32 0x438</span>
<span class="p_add">+#define UV3H_BAU_DATA_CONFIG_32 0x438</span>
<span class="p_add">+#define UV4H_BAU_DATA_CONFIG_32 0x358</span>
<span class="p_add">+#define UVH_BAU_DATA_CONFIG_32 (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_BAU_DATA_CONFIG_32 :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_BAU_DATA_CONFIG_32 :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_BAU_DATA_CONFIG_32 :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_BAU_DATA_CONFIG_32)</span>
 
 #define UVH_BAU_DATA_CONFIG_VECTOR_SHFT			0
 #define UVH_BAU_DATA_CONFIG_DM_SHFT			8
<span class="p_chunk">@@ -138,6 +162,7 @@</span> <span class="p_context"> union uvh_bau_data_broadcast_u {</span>
 #define UVH_BAU_DATA_CONFIG_M_MASK			0x0000000000010000UL
 #define UVH_BAU_DATA_CONFIG_APIC_ID_MASK		0xffffffff00000000UL
 
<span class="p_add">+</span>
 union uvh_bau_data_config_u {
 	unsigned long	v;
 	struct uvh_bau_data_config_s {
<span class="p_chunk">@@ -276,7 +301,6 @@</span> <span class="p_context"> union uvh_bau_data_config_u {</span>
 #define UV1H_EVENT_OCCURRED0_BAU_DATA_MASK		0x0080000000000000UL
 #define UV1H_EVENT_OCCURRED0_POWER_MANAGEMENT_REQ_MASK	0x0100000000000000UL
 
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_QP_HCERR_SHFT		1</span>
 #define UVXH_EVENT_OCCURRED0_RH_HCERR_SHFT		2
 #define UVXH_EVENT_OCCURRED0_LH0_HCERR_SHFT		3
 #define UVXH_EVENT_OCCURRED0_LH1_HCERR_SHFT		4
<span class="p_chunk">@@ -285,55 +309,11 @@</span> <span class="p_context"> union uvh_bau_data_config_u {</span>
 #define UVXH_EVENT_OCCURRED0_NI0_HCERR_SHFT		7
 #define UVXH_EVENT_OCCURRED0_NI1_HCERR_SHFT		8
 #define UVXH_EVENT_OCCURRED0_LB_AOERR0_SHFT		9
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_QP_AOERR0_SHFT		10</span>
 #define UVXH_EVENT_OCCURRED0_LH0_AOERR0_SHFT		12
 #define UVXH_EVENT_OCCURRED0_LH1_AOERR0_SHFT		13
 #define UVXH_EVENT_OCCURRED0_GR0_AOERR0_SHFT		14
 #define UVXH_EVENT_OCCURRED0_GR1_AOERR0_SHFT		15
 #define UVXH_EVENT_OCCURRED0_XB_AOERR0_SHFT		16
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_RT_AOERR0_SHFT		17</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_NI0_AOERR0_SHFT		18</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_NI1_AOERR0_SHFT		19</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_AOERR1_SHFT		20</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_QP_AOERR1_SHFT		21</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_RH_AOERR1_SHFT		22</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LH0_AOERR1_SHFT		23</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LH1_AOERR1_SHFT		24</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_GR0_AOERR1_SHFT		25</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_GR1_AOERR1_SHFT		26</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_XB_AOERR1_SHFT		27</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_RT_AOERR1_SHFT		28</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_NI0_AOERR1_SHFT		29</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_NI1_AOERR1_SHFT		30</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT	31</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT		32</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT		33</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT		34</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT		35</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT		36</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT		37</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT		38</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT		39</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT		40</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT		41</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT		42</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT		43</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT		44</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT		45</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT		46</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT		47</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_L1_NMI_INT_SHFT		48</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_STOP_CLOCK_SHFT		49</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_ASIC_TO_L1_SHFT		50</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_L1_TO_ASIC_SHFT		51</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT	52</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_IPI_INT_SHFT		53</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_EXTIO_INT0_SHFT		54</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_EXTIO_INT1_SHFT		55</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_EXTIO_INT2_SHFT		56</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_EXTIO_INT3_SHFT		57</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_PROFILE_INT_SHFT		58</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_QP_HCERR_MASK		0x0000000000000002UL</span>
 #define UVXH_EVENT_OCCURRED0_RH_HCERR_MASK		0x0000000000000004UL
 #define UVXH_EVENT_OCCURRED0_LH0_HCERR_MASK		0x0000000000000008UL
 #define UVXH_EVENT_OCCURRED0_LH1_HCERR_MASK		0x0000000000000010UL
<span class="p_chunk">@@ -342,54 +322,294 @@</span> <span class="p_context"> union uvh_bau_data_config_u {</span>
 #define UVXH_EVENT_OCCURRED0_NI0_HCERR_MASK		0x0000000000000080UL
 #define UVXH_EVENT_OCCURRED0_NI1_HCERR_MASK		0x0000000000000100UL
 #define UVXH_EVENT_OCCURRED0_LB_AOERR0_MASK		0x0000000000000200UL
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_QP_AOERR0_MASK		0x0000000000000400UL</span>
 #define UVXH_EVENT_OCCURRED0_LH0_AOERR0_MASK		0x0000000000001000UL
 #define UVXH_EVENT_OCCURRED0_LH1_AOERR0_MASK		0x0000000000002000UL
 #define UVXH_EVENT_OCCURRED0_GR0_AOERR0_MASK		0x0000000000004000UL
 #define UVXH_EVENT_OCCURRED0_GR1_AOERR0_MASK		0x0000000000008000UL
 #define UVXH_EVENT_OCCURRED0_XB_AOERR0_MASK		0x0000000000010000UL
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_RT_AOERR0_MASK		0x0000000000020000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_NI0_AOERR0_MASK		0x0000000000040000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_NI1_AOERR0_MASK		0x0000000000080000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_AOERR1_MASK		0x0000000000100000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_QP_AOERR1_MASK		0x0000000000200000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_RH_AOERR1_MASK		0x0000000000400000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LH0_AOERR1_MASK		0x0000000000800000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LH1_AOERR1_MASK		0x0000000001000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_GR0_AOERR1_MASK		0x0000000002000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_GR1_AOERR1_MASK		0x0000000004000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_XB_AOERR1_MASK		0x0000000008000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_RT_AOERR1_MASK		0x0000000010000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_NI0_AOERR1_MASK		0x0000000020000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_NI1_AOERR1_MASK		0x0000000040000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK	0x0000000080000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK		0x0000000100000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK		0x0000000200000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK		0x0000000400000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK		0x0000000800000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK		0x0000001000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK		0x0000002000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK		0x0000004000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK		0x0000008000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK		0x0000010000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK		0x0000020000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK		0x0000040000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK		0x0000080000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK		0x0000100000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK		0x0000200000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK		0x0000400000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK		0x0000800000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_L1_NMI_INT_MASK		0x0001000000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_STOP_CLOCK_MASK		0x0002000000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_ASIC_TO_L1_MASK		0x0004000000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_L1_TO_ASIC_MASK		0x0008000000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK	0x0010000000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_IPI_INT_MASK		0x0020000000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_EXTIO_INT0_MASK		0x0040000000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_EXTIO_INT1_MASK		0x0080000000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_EXTIO_INT2_MASK		0x0100000000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_EXTIO_INT3_MASK		0x0200000000000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED0_PROFILE_INT_MASK		0x0400000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_QP_HCERR_SHFT		1</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_QP_AOERR0_SHFT		10</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_RT_AOERR0_SHFT		17</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_NI0_AOERR0_SHFT		18</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_NI1_AOERR0_SHFT		19</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_AOERR1_SHFT		20</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_QP_AOERR1_SHFT		21</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_RH_AOERR1_SHFT		22</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LH0_AOERR1_SHFT		23</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LH1_AOERR1_SHFT		24</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_GR0_AOERR1_SHFT		25</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_GR1_AOERR1_SHFT		26</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_XB_AOERR1_SHFT		27</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_RT_AOERR1_SHFT		28</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_NI0_AOERR1_SHFT		29</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_NI1_AOERR1_SHFT		30</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT	31</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT		32</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT		33</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT		34</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT		35</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT		36</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT		37</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT		38</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT		39</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT		40</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT		41</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT		42</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT		43</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT		44</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT		45</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT		46</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT		47</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_L1_NMI_INT_SHFT		48</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_STOP_CLOCK_SHFT		49</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_ASIC_TO_L1_SHFT		50</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_L1_TO_ASIC_SHFT		51</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT	52</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_IPI_INT_SHFT		53</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_EXTIO_INT0_SHFT		54</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_EXTIO_INT1_SHFT		55</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_EXTIO_INT2_SHFT		56</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_EXTIO_INT3_SHFT		57</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_PROFILE_INT_SHFT		58</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_QP_HCERR_MASK		0x0000000000000002UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_QP_AOERR0_MASK		0x0000000000000400UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_RT_AOERR0_MASK		0x0000000000020000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_NI0_AOERR0_MASK		0x0000000000040000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_NI1_AOERR0_MASK		0x0000000000080000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_AOERR1_MASK		0x0000000000100000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_QP_AOERR1_MASK		0x0000000000200000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_RH_AOERR1_MASK		0x0000000000400000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LH0_AOERR1_MASK		0x0000000000800000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LH1_AOERR1_MASK		0x0000000001000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_GR0_AOERR1_MASK		0x0000000002000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_GR1_AOERR1_MASK		0x0000000004000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_XB_AOERR1_MASK		0x0000000008000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_RT_AOERR1_MASK		0x0000000010000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_NI0_AOERR1_MASK		0x0000000020000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_NI1_AOERR1_MASK		0x0000000040000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK	0x0000000080000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK		0x0000000100000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK		0x0000000200000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK		0x0000000400000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK		0x0000000800000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK		0x0000001000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK		0x0000002000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK		0x0000004000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK		0x0000008000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK		0x0000010000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK		0x0000020000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK		0x0000040000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK		0x0000080000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK		0x0000100000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK		0x0000200000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK		0x0000400000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK		0x0000800000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_L1_NMI_INT_MASK		0x0001000000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_STOP_CLOCK_MASK		0x0002000000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_ASIC_TO_L1_MASK		0x0004000000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_L1_TO_ASIC_MASK		0x0008000000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK	0x0010000000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_IPI_INT_MASK		0x0020000000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_EXTIO_INT0_MASK		0x0040000000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_EXTIO_INT1_MASK		0x0080000000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_EXTIO_INT2_MASK		0x0100000000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_EXTIO_INT3_MASK		0x0200000000000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED0_PROFILE_INT_MASK		0x0400000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_QP_HCERR_SHFT		1</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_QP_AOERR0_SHFT		10</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_RT_AOERR0_SHFT		17</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_NI0_AOERR0_SHFT		18</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_NI1_AOERR0_SHFT		19</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_AOERR1_SHFT		20</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_QP_AOERR1_SHFT		21</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_RH_AOERR1_SHFT		22</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LH0_AOERR1_SHFT		23</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LH1_AOERR1_SHFT		24</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_GR0_AOERR1_SHFT		25</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_GR1_AOERR1_SHFT		26</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_XB_AOERR1_SHFT		27</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_RT_AOERR1_SHFT		28</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_NI0_AOERR1_SHFT		29</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_NI1_AOERR1_SHFT		30</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT	31</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT		32</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT		33</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT		34</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT		35</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT		36</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT		37</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT		38</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT		39</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT		40</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT		41</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT		42</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT		43</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT		44</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT		45</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT		46</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT		47</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_L1_NMI_INT_SHFT		48</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_STOP_CLOCK_SHFT		49</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_ASIC_TO_L1_SHFT		50</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_L1_TO_ASIC_SHFT		51</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT	52</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_IPI_INT_SHFT		53</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_EXTIO_INT0_SHFT		54</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_EXTIO_INT1_SHFT		55</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_EXTIO_INT2_SHFT		56</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_EXTIO_INT3_SHFT		57</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_PROFILE_INT_SHFT		58</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_QP_HCERR_MASK		0x0000000000000002UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_QP_AOERR0_MASK		0x0000000000000400UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_RT_AOERR0_MASK		0x0000000000020000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_NI0_AOERR0_MASK		0x0000000000040000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_NI1_AOERR0_MASK		0x0000000000080000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_AOERR1_MASK		0x0000000000100000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_QP_AOERR1_MASK		0x0000000000200000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_RH_AOERR1_MASK		0x0000000000400000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LH0_AOERR1_MASK		0x0000000000800000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LH1_AOERR1_MASK		0x0000000001000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_GR0_AOERR1_MASK		0x0000000002000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_GR1_AOERR1_MASK		0x0000000004000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_XB_AOERR1_MASK		0x0000000008000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_RT_AOERR1_MASK		0x0000000010000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_NI0_AOERR1_MASK		0x0000000020000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_NI1_AOERR1_MASK		0x0000000040000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK	0x0000000080000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK		0x0000000100000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK		0x0000000200000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK		0x0000000400000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK		0x0000000800000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK		0x0000001000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK		0x0000002000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK		0x0000004000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK		0x0000008000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK		0x0000010000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK		0x0000020000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK		0x0000040000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK		0x0000080000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK		0x0000100000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK		0x0000200000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK		0x0000400000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK		0x0000800000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_L1_NMI_INT_MASK		0x0001000000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_STOP_CLOCK_MASK		0x0002000000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_ASIC_TO_L1_MASK		0x0004000000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_L1_TO_ASIC_MASK		0x0008000000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK	0x0010000000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_IPI_INT_MASK		0x0020000000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_EXTIO_INT0_MASK		0x0040000000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_EXTIO_INT1_MASK		0x0080000000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_EXTIO_INT2_MASK		0x0100000000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_EXTIO_INT3_MASK		0x0200000000000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED0_PROFILE_INT_MASK		0x0400000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_KT_HCERR_SHFT		1</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_KT_AOERR0_SHFT		10</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ0_AOERR0_SHFT		17</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ1_AOERR0_SHFT		18</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ2_AOERR0_SHFT		19</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ3_AOERR0_SHFT		20</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_NI0_AOERR0_SHFT		21</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_NI1_AOERR0_SHFT		22</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_AOERR1_SHFT		23</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_KT_AOERR1_SHFT		24</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RH_AOERR1_SHFT		25</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LH0_AOERR1_SHFT		26</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LH1_AOERR1_SHFT		27</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_GR0_AOERR1_SHFT		28</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_GR1_AOERR1_SHFT		29</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_XB_AOERR1_SHFT		30</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ0_AOERR1_SHFT		31</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ1_AOERR1_SHFT		32</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ2_AOERR1_SHFT		33</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ3_AOERR1_SHFT		34</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_NI0_AOERR1_SHFT		35</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_NI1_AOERR1_SHFT		36</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT	37</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT		38</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT		39</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT		40</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT		41</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT		42</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT		43</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT		44</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT		45</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT		46</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT		47</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT		48</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT		49</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT		50</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT		51</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT		52</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT		53</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_L1_NMI_INT_SHFT		54</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_STOP_CLOCK_SHFT		55</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_ASIC_TO_L1_SHFT		56</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_L1_TO_ASIC_SHFT		57</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT	58</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_IPI_INT_SHFT		59</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_EXTIO_INT0_SHFT		60</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_EXTIO_INT1_SHFT		61</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_EXTIO_INT2_SHFT		62</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_EXTIO_INT3_SHFT		63</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_KT_HCERR_MASK		0x0000000000000002UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_KT_AOERR0_MASK		0x0000000000000400UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ0_AOERR0_MASK		0x0000000000020000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ1_AOERR0_MASK		0x0000000000040000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ2_AOERR0_MASK		0x0000000000080000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ3_AOERR0_MASK		0x0000000000100000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_NI0_AOERR0_MASK		0x0000000000200000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_NI1_AOERR0_MASK		0x0000000000400000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_AOERR1_MASK		0x0000000000800000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_KT_AOERR1_MASK		0x0000000001000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RH_AOERR1_MASK		0x0000000002000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LH0_AOERR1_MASK		0x0000000004000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LH1_AOERR1_MASK		0x0000000008000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_GR0_AOERR1_MASK		0x0000000010000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_GR1_AOERR1_MASK		0x0000000020000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_XB_AOERR1_MASK		0x0000000040000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ0_AOERR1_MASK		0x0000000080000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ1_AOERR1_MASK		0x0000000100000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ2_AOERR1_MASK		0x0000000200000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_RTQ3_AOERR1_MASK		0x0000000400000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_NI0_AOERR1_MASK		0x0000000800000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_NI1_AOERR1_MASK		0x0000001000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK	0x0000002000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK		0x0000004000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK		0x0000008000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK		0x0000010000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK		0x0000020000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK		0x0000040000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK		0x0000080000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK		0x0000100000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK		0x0000200000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK		0x0000400000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK		0x0000800000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK		0x0001000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK		0x0002000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK		0x0004000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK		0x0008000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK		0x0010000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK		0x0020000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_L1_NMI_INT_MASK		0x0040000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_STOP_CLOCK_MASK		0x0080000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_ASIC_TO_L1_MASK		0x0100000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_L1_TO_ASIC_MASK		0x0200000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK	0x0400000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_IPI_INT_MASK		0x0800000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_EXTIO_INT0_MASK		0x1000000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_EXTIO_INT1_MASK		0x2000000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_EXTIO_INT2_MASK		0x4000000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED0_EXTIO_INT3_MASK		0x8000000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UVH_EVENT_OCCURRED0_EXTIO_INT0_SHFT (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_EVENT_OCCURRED0_EXTIO_INT0_SHFT :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_EVENT_OCCURRED0_EXTIO_INT0_SHFT :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_EVENT_OCCURRED0_EXTIO_INT0_SHFT :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_EVENT_OCCURRED0_EXTIO_INT0_SHFT)</span>
 
 union uvh_event_occurred0_u {
 	unsigned long	v;
<span class="p_chunk">@@ -401,7 +621,7 @@</span> <span class="p_context"> union uvh_event_occurred0_u {</span>
 	} s;
 	struct uvxh_event_occurred0_s {
 		unsigned long	lb_hcerr:1;			/* RW */
<span class="p_del">-		unsigned long	qp_hcerr:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_1:1;</span>
 		unsigned long	rh_hcerr:1;			/* RW */
 		unsigned long	lh0_hcerr:1;			/* RW */
 		unsigned long	lh1_hcerr:1;			/* RW */
<span class="p_chunk">@@ -410,25 +630,51 @@</span> <span class="p_context"> union uvh_event_occurred0_u {</span>
 		unsigned long	ni0_hcerr:1;			/* RW */
 		unsigned long	ni1_hcerr:1;			/* RW */
 		unsigned long	lb_aoerr0:1;			/* RW */
<span class="p_del">-		unsigned long	qp_aoerr0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_10:1;</span>
 		unsigned long	rh_aoerr0:1;			/* RW */
 		unsigned long	lh0_aoerr0:1;			/* RW */
 		unsigned long	lh1_aoerr0:1;			/* RW */
 		unsigned long	gr0_aoerr0:1;			/* RW */
 		unsigned long	gr1_aoerr0:1;			/* RW */
 		unsigned long	xb_aoerr0:1;			/* RW */
<span class="p_del">-		unsigned long	rt_aoerr0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_17_63:47;</span>
<span class="p_add">+	} sx;</span>
<span class="p_add">+	struct uv4h_event_occurred0_s {</span>
<span class="p_add">+		unsigned long	lb_hcerr:1;			/* RW */</span>
<span class="p_add">+		unsigned long	kt_hcerr:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rh_hcerr:1;			/* RW */</span>
<span class="p_add">+		unsigned long	lh0_hcerr:1;			/* RW */</span>
<span class="p_add">+		unsigned long	lh1_hcerr:1;			/* RW */</span>
<span class="p_add">+		unsigned long	gr0_hcerr:1;			/* RW */</span>
<span class="p_add">+		unsigned long	gr1_hcerr:1;			/* RW */</span>
<span class="p_add">+		unsigned long	ni0_hcerr:1;			/* RW */</span>
<span class="p_add">+		unsigned long	ni1_hcerr:1;			/* RW */</span>
<span class="p_add">+		unsigned long	lb_aoerr0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	kt_aoerr0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rh_aoerr0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	lh0_aoerr0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	lh1_aoerr0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	gr0_aoerr0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	gr1_aoerr0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	xb_aoerr0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtq0_aoerr0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtq1_aoerr0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtq2_aoerr0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtq3_aoerr0:1;			/* RW */</span>
 		unsigned long	ni0_aoerr0:1;			/* RW */
 		unsigned long	ni1_aoerr0:1;			/* RW */
 		unsigned long	lb_aoerr1:1;			/* RW */
<span class="p_del">-		unsigned long	qp_aoerr1:1;			/* RW */</span>
<span class="p_add">+		unsigned long	kt_aoerr1:1;			/* RW */</span>
 		unsigned long	rh_aoerr1:1;			/* RW */
 		unsigned long	lh0_aoerr1:1;			/* RW */
 		unsigned long	lh1_aoerr1:1;			/* RW */
 		unsigned long	gr0_aoerr1:1;			/* RW */
 		unsigned long	gr1_aoerr1:1;			/* RW */
 		unsigned long	xb_aoerr1:1;			/* RW */
<span class="p_del">-		unsigned long	rt_aoerr1:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtq0_aoerr1:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtq1_aoerr1:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtq2_aoerr1:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtq3_aoerr1:1;			/* RW */</span>
 		unsigned long	ni0_aoerr1:1;			/* RW */
 		unsigned long	ni1_aoerr1:1;			/* RW */
 		unsigned long	system_shutdown_int:1;		/* RW */
<span class="p_chunk">@@ -458,9 +704,7 @@</span> <span class="p_context"> union uvh_event_occurred0_u {</span>
 		unsigned long	extio_int1:1;			/* RW */
 		unsigned long	extio_int2:1;			/* RW */
 		unsigned long	extio_int3:1;			/* RW */
<span class="p_del">-		unsigned long	profile_int:1;			/* RW */</span>
<span class="p_del">-		unsigned long	rsvd_59_63:5;</span>
<span class="p_del">-	} sx;</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
<span class="p_chunk">@@ -474,11 +718,21 @@</span> <span class="p_context"> union uvh_event_occurred0_u {</span>
 /*                         UVH_EXTIO_INT0_BROADCAST                          */
 /* ========================================================================= */
 #define UVH_EXTIO_INT0_BROADCAST 0x61448UL
<span class="p_del">-#define UVH_EXTIO_INT0_BROADCAST_32 0x3f0</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_EXTIO_INT0_BROADCAST_32 0x3f0</span>
<span class="p_add">+#define UV2H_EXTIO_INT0_BROADCAST_32 0x3f0</span>
<span class="p_add">+#define UV3H_EXTIO_INT0_BROADCAST_32 0x3f0</span>
<span class="p_add">+#define UV4H_EXTIO_INT0_BROADCAST_32 0x310</span>
<span class="p_add">+#define UVH_EXTIO_INT0_BROADCAST_32 (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_EXTIO_INT0_BROADCAST_32 :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_EXTIO_INT0_BROADCAST_32 :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_EXTIO_INT0_BROADCAST_32 :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_EXTIO_INT0_BROADCAST_32)</span>
 
 #define UVH_EXTIO_INT0_BROADCAST_ENABLE_SHFT		0
 #define UVH_EXTIO_INT0_BROADCAST_ENABLE_MASK		0x0000000000000001UL
 
<span class="p_add">+</span>
 union uvh_extio_int0_broadcast_u {
 	unsigned long	v;
 	struct uvh_extio_int0_broadcast_s {
<span class="p_chunk">@@ -509,6 +763,7 @@</span> <span class="p_context"> union uvh_extio_int0_broadcast_u {</span>
 #define UVH_GR0_TLB_INT0_CONFIG_M_MASK			0x0000000000010000UL
 #define UVH_GR0_TLB_INT0_CONFIG_APIC_ID_MASK		0xffffffff00000000UL
 
<span class="p_add">+</span>
 union uvh_gr0_tlb_int0_config_u {
 	unsigned long	v;
 	struct uvh_gr0_tlb_int0_config_s {
<span class="p_chunk">@@ -547,6 +802,7 @@</span> <span class="p_context"> union uvh_gr0_tlb_int0_config_u {</span>
 #define UVH_GR0_TLB_INT1_CONFIG_M_MASK			0x0000000000010000UL
 #define UVH_GR0_TLB_INT1_CONFIG_APIC_ID_MASK		0xffffffff00000000UL
 
<span class="p_add">+</span>
 union uvh_gr0_tlb_int1_config_u {
 	unsigned long	v;
 	struct uvh_gr0_tlb_int1_config_s {
<span class="p_chunk">@@ -569,19 +825,18 @@</span> <span class="p_context"> union uvh_gr0_tlb_int1_config_u {</span>
 #define UV1H_GR0_TLB_MMR_CONTROL 0x401080UL
 #define UV2H_GR0_TLB_MMR_CONTROL 0xc01080UL
 #define UV3H_GR0_TLB_MMR_CONTROL 0xc01080UL
<span class="p_del">-#define UVH_GR0_TLB_MMR_CONTROL						\</span>
<span class="p_del">-		(is_uv1_hub() ? UV1H_GR0_TLB_MMR_CONTROL :		\</span>
<span class="p_del">-		(is_uv2_hub() ? UV2H_GR0_TLB_MMR_CONTROL :		\</span>
<span class="p_del">-				UV3H_GR0_TLB_MMR_CONTROL))</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL 0x601080UL</span>
<span class="p_add">+#define UVH_GR0_TLB_MMR_CONTROL (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_GR0_TLB_MMR_CONTROL :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_GR0_TLB_MMR_CONTROL :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_GR0_TLB_MMR_CONTROL :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_GR0_TLB_MMR_CONTROL)</span>
 
 #define UVH_GR0_TLB_MMR_CONTROL_INDEX_SHFT		0
<span class="p_del">-#define UVH_GR0_TLB_MMR_CONTROL_MEM_SEL_SHFT		12</span>
 #define UVH_GR0_TLB_MMR_CONTROL_AUTO_VALID_EN_SHFT	16
 #define UVH_GR0_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_SHFT	20
 #define UVH_GR0_TLB_MMR_CONTROL_MMR_WRITE_SHFT		30
 #define UVH_GR0_TLB_MMR_CONTROL_MMR_READ_SHFT		31
<span class="p_del">-#define UVH_GR0_TLB_MMR_CONTROL_INDEX_MASK		0x0000000000000fffUL</span>
<span class="p_del">-#define UVH_GR0_TLB_MMR_CONTROL_MEM_SEL_MASK		0x0000000000003000UL</span>
 #define UVH_GR0_TLB_MMR_CONTROL_AUTO_VALID_EN_MASK	0x0000000000010000UL
 #define UVH_GR0_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_MASK	0x0000000000100000UL
 #define UVH_GR0_TLB_MMR_CONTROL_MMR_WRITE_MASK		0x0000000040000000UL
<span class="p_chunk">@@ -611,14 +866,11 @@</span> <span class="p_context"> union uvh_gr0_tlb_int1_config_u {</span>
 #define UV1H_GR0_TLB_MMR_CONTROL_MMR_INJ_TLBLRUV_MASK	0x1000000000000000UL
 
 #define UVXH_GR0_TLB_MMR_CONTROL_INDEX_SHFT		0
<span class="p_del">-#define UVXH_GR0_TLB_MMR_CONTROL_MEM_SEL_SHFT		12</span>
 #define UVXH_GR0_TLB_MMR_CONTROL_AUTO_VALID_EN_SHFT	16
 #define UVXH_GR0_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_SHFT	20
 #define UVXH_GR0_TLB_MMR_CONTROL_MMR_WRITE_SHFT		30
 #define UVXH_GR0_TLB_MMR_CONTROL_MMR_READ_SHFT		31
 #define UVXH_GR0_TLB_MMR_CONTROL_MMR_OP_DONE_SHFT	32
<span class="p_del">-#define UVXH_GR0_TLB_MMR_CONTROL_INDEX_MASK		0x0000000000000fffUL</span>
<span class="p_del">-#define UVXH_GR0_TLB_MMR_CONTROL_MEM_SEL_MASK		0x0000000000003000UL</span>
 #define UVXH_GR0_TLB_MMR_CONTROL_AUTO_VALID_EN_MASK	0x0000000000010000UL
 #define UVXH_GR0_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_MASK	0x0000000000100000UL
 #define UVXH_GR0_TLB_MMR_CONTROL_MMR_WRITE_MASK		0x0000000040000000UL
<span class="p_chunk">@@ -661,12 +913,45 @@</span> <span class="p_context"> union uvh_gr0_tlb_int1_config_u {</span>
 #define UV3H_GR0_TLB_MMR_CONTROL_MMR_READ_MASK		0x0000000080000000UL
 #define UV3H_GR0_TLB_MMR_CONTROL_MMR_OP_DONE_MASK	0x0000000100000000UL
 
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_INDEX_SHFT		0</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_MEM_SEL_SHFT		13</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_AUTO_VALID_EN_SHFT	16</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_SHFT	20</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_ECC_SEL_SHFT		21</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_MMR_WRITE_SHFT		30</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_MMR_READ_SHFT		31</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_MMR_OP_DONE_SHFT	32</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_PAGE_SIZE_SHFT		59</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_INDEX_MASK		0x0000000000001fffUL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_MEM_SEL_MASK		0x0000000000006000UL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_AUTO_VALID_EN_MASK	0x0000000000010000UL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_MASK	0x0000000000100000UL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_ECC_SEL_MASK		0x0000000000200000UL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_MMR_WRITE_MASK		0x0000000040000000UL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_MMR_READ_MASK		0x0000000080000000UL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_MMR_OP_DONE_MASK	0x0000000100000000UL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_CONTROL_PAGE_SIZE_MASK		0xf800000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UVH_GR0_TLB_MMR_CONTROL_INDEX_MASK (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_GR0_TLB_MMR_CONTROL_INDEX_MASK :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_GR0_TLB_MMR_CONTROL_INDEX_MASK :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_GR0_TLB_MMR_CONTROL_INDEX_MASK :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_GR0_TLB_MMR_CONTROL_INDEX_MASK)</span>
<span class="p_add">+#define UVH_GR0_TLB_MMR_CONTROL_MEM_SEL_MASK (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_GR0_TLB_MMR_CONTROL_MEM_SEL_MASK :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_GR0_TLB_MMR_CONTROL_MEM_SEL_MASK :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_GR0_TLB_MMR_CONTROL_MEM_SEL_MASK :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_GR0_TLB_MMR_CONTROL_MEM_SEL_MASK)</span>
<span class="p_add">+#define UVH_GR0_TLB_MMR_CONTROL_MEM_SEL_SHFT (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_GR0_TLB_MMR_CONTROL_MEM_SEL_SHFT :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_GR0_TLB_MMR_CONTROL_MEM_SEL_SHFT :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_GR0_TLB_MMR_CONTROL_MEM_SEL_SHFT :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_GR0_TLB_MMR_CONTROL_MEM_SEL_SHFT)</span>
<span class="p_add">+</span>
 union uvh_gr0_tlb_mmr_control_u {
 	unsigned long	v;
 	struct uvh_gr0_tlb_mmr_control_s {
<span class="p_del">-		unsigned long	index:12;			/* RW */</span>
<span class="p_del">-		unsigned long	mem_sel:2;			/* RW */</span>
<span class="p_del">-		unsigned long	rsvd_14_15:2;</span>
<span class="p_add">+		unsigned long	rsvd_0_15:16;</span>
 		unsigned long	auto_valid_en:1;		/* RW */
 		unsigned long	rsvd_17_19:3;
 		unsigned long	mmr_hash_index_en:1;		/* RW */
<span class="p_chunk">@@ -700,9 +985,7 @@</span> <span class="p_context"> union uvh_gr0_tlb_mmr_control_u {</span>
 		unsigned long	rsvd_61_63:3;
 	} s1;
 	struct uvxh_gr0_tlb_mmr_control_s {
<span class="p_del">-		unsigned long	index:12;			/* RW */</span>
<span class="p_del">-		unsigned long	mem_sel:2;			/* RW */</span>
<span class="p_del">-		unsigned long	rsvd_14_15:2;</span>
<span class="p_add">+		unsigned long	rsvd_0_15:16;</span>
 		unsigned long	auto_valid_en:1;		/* RW */
 		unsigned long	rsvd_17_19:3;
 		unsigned long	mmr_hash_index_en:1;		/* RW */
<span class="p_chunk">@@ -713,8 +996,7 @@</span> <span class="p_context"> union uvh_gr0_tlb_mmr_control_u {</span>
 		unsigned long	rsvd_33_47:15;
 		unsigned long	rsvd_48:1;
 		unsigned long	rsvd_49_51:3;
<span class="p_del">-		unsigned long	rsvd_52:1;</span>
<span class="p_del">-		unsigned long	rsvd_53_63:11;</span>
<span class="p_add">+		unsigned long	rsvd_52_63:12;</span>
 	} sx;
 	struct uv2h_gr0_tlb_mmr_control_s {
 		unsigned long	index:12;			/* RW */
<span class="p_chunk">@@ -751,6 +1033,24 @@</span> <span class="p_context"> union uvh_gr0_tlb_mmr_control_u {</span>
 		unsigned long	undef_52:1;			/* Undefined */
 		unsigned long	rsvd_53_63:11;
 	} s3;
<span class="p_add">+	struct uv4h_gr0_tlb_mmr_control_s {</span>
<span class="p_add">+		unsigned long	index:13;			/* RW */</span>
<span class="p_add">+		unsigned long	mem_sel:2;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_15:1;</span>
<span class="p_add">+		unsigned long	auto_valid_en:1;		/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_17_19:3;</span>
<span class="p_add">+		unsigned long	mmr_hash_index_en:1;		/* RW */</span>
<span class="p_add">+		unsigned long	ecc_sel:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_22_29:8;</span>
<span class="p_add">+		unsigned long	mmr_write:1;			/* WP */</span>
<span class="p_add">+		unsigned long	mmr_read:1;			/* WP */</span>
<span class="p_add">+		unsigned long	mmr_op_done:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_33_47:15;</span>
<span class="p_add">+		unsigned long	undef_48:1;			/* Undefined */</span>
<span class="p_add">+		unsigned long	rsvd_49_51:3;</span>
<span class="p_add">+		unsigned long	rsvd_52_58:7;</span>
<span class="p_add">+		unsigned long	page_size:5;			/* RW */</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
<span class="p_chunk">@@ -759,19 +1059,14 @@</span> <span class="p_context"> union uvh_gr0_tlb_mmr_control_u {</span>
 #define UV1H_GR0_TLB_MMR_READ_DATA_HI 0x4010a0UL
 #define UV2H_GR0_TLB_MMR_READ_DATA_HI 0xc010a0UL
 #define UV3H_GR0_TLB_MMR_READ_DATA_HI 0xc010a0UL
<span class="p_del">-#define UVH_GR0_TLB_MMR_READ_DATA_HI					\</span>
<span class="p_del">-		(is_uv1_hub() ? UV1H_GR0_TLB_MMR_READ_DATA_HI :		\</span>
<span class="p_del">-		(is_uv2_hub() ? UV2H_GR0_TLB_MMR_READ_DATA_HI :		\</span>
<span class="p_del">-				UV3H_GR0_TLB_MMR_READ_DATA_HI))</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI 0x6010a0UL</span>
<span class="p_add">+#define UVH_GR0_TLB_MMR_READ_DATA_HI (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_GR0_TLB_MMR_READ_DATA_HI :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_GR0_TLB_MMR_READ_DATA_HI :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_GR0_TLB_MMR_READ_DATA_HI :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_GR0_TLB_MMR_READ_DATA_HI)</span>
 
 #define UVH_GR0_TLB_MMR_READ_DATA_HI_PFN_SHFT		0
<span class="p_del">-#define UVH_GR0_TLB_MMR_READ_DATA_HI_GAA_SHFT		41</span>
<span class="p_del">-#define UVH_GR0_TLB_MMR_READ_DATA_HI_DIRTY_SHFT		43</span>
<span class="p_del">-#define UVH_GR0_TLB_MMR_READ_DATA_HI_LARGER_SHFT	44</span>
<span class="p_del">-#define UVH_GR0_TLB_MMR_READ_DATA_HI_PFN_MASK		0x000001ffffffffffUL</span>
<span class="p_del">-#define UVH_GR0_TLB_MMR_READ_DATA_HI_GAA_MASK		0x0000060000000000UL</span>
<span class="p_del">-#define UVH_GR0_TLB_MMR_READ_DATA_HI_DIRTY_MASK		0x0000080000000000UL</span>
<span class="p_del">-#define UVH_GR0_TLB_MMR_READ_DATA_HI_LARGER_MASK	0x0000100000000000UL</span>
 
 #define UV1H_GR0_TLB_MMR_READ_DATA_HI_PFN_SHFT		0
 #define UV1H_GR0_TLB_MMR_READ_DATA_HI_GAA_SHFT		41
<span class="p_chunk">@@ -783,13 +1078,6 @@</span> <span class="p_context"> union uvh_gr0_tlb_mmr_control_u {</span>
 #define UV1H_GR0_TLB_MMR_READ_DATA_HI_LARGER_MASK	0x0000100000000000UL
 
 #define UVXH_GR0_TLB_MMR_READ_DATA_HI_PFN_SHFT		0
<span class="p_del">-#define UVXH_GR0_TLB_MMR_READ_DATA_HI_GAA_SHFT		41</span>
<span class="p_del">-#define UVXH_GR0_TLB_MMR_READ_DATA_HI_DIRTY_SHFT	43</span>
<span class="p_del">-#define UVXH_GR0_TLB_MMR_READ_DATA_HI_LARGER_SHFT	44</span>
<span class="p_del">-#define UVXH_GR0_TLB_MMR_READ_DATA_HI_PFN_MASK		0x000001ffffffffffUL</span>
<span class="p_del">-#define UVXH_GR0_TLB_MMR_READ_DATA_HI_GAA_MASK		0x0000060000000000UL</span>
<span class="p_del">-#define UVXH_GR0_TLB_MMR_READ_DATA_HI_DIRTY_MASK	0x0000080000000000UL</span>
<span class="p_del">-#define UVXH_GR0_TLB_MMR_READ_DATA_HI_LARGER_MASK	0x0000100000000000UL</span>
 
 #define UV2H_GR0_TLB_MMR_READ_DATA_HI_PFN_SHFT		0
 #define UV2H_GR0_TLB_MMR_READ_DATA_HI_GAA_SHFT		41
<span class="p_chunk">@@ -813,15 +1101,24 @@</span> <span class="p_context"> union uvh_gr0_tlb_mmr_control_u {</span>
 #define UV3H_GR0_TLB_MMR_READ_DATA_HI_AA_EXT_MASK	0x0000200000000000UL
 #define UV3H_GR0_TLB_MMR_READ_DATA_HI_WAY_ECC_MASK	0xff80000000000000UL
 
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_PFN_SHFT		0</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_PNID_SHFT		34</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_GAA_SHFT		49</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_DIRTY_SHFT	51</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_LARGER_SHFT	52</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_AA_EXT_SHFT	53</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_WAY_ECC_SHFT	55</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_PFN_MASK		0x00000003ffffffffUL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_PNID_MASK		0x0001fffc00000000UL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_GAA_MASK		0x0006000000000000UL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_DIRTY_MASK	0x0008000000000000UL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_LARGER_MASK	0x0010000000000000UL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_AA_EXT_MASK	0x0020000000000000UL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_HI_WAY_ECC_MASK	0xff80000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
 union uvh_gr0_tlb_mmr_read_data_hi_u {
 	unsigned long	v;
<span class="p_del">-	struct uvh_gr0_tlb_mmr_read_data_hi_s {</span>
<span class="p_del">-		unsigned long	pfn:41;				/* RO */</span>
<span class="p_del">-		unsigned long	gaa:2;				/* RO */</span>
<span class="p_del">-		unsigned long	dirty:1;			/* RO */</span>
<span class="p_del">-		unsigned long	larger:1;			/* RO */</span>
<span class="p_del">-		unsigned long	rsvd_45_63:19;</span>
<span class="p_del">-	} s;</span>
 	struct uv1h_gr0_tlb_mmr_read_data_hi_s {
 		unsigned long	pfn:41;				/* RO */
 		unsigned long	gaa:2;				/* RO */
<span class="p_chunk">@@ -829,13 +1126,6 @@</span> <span class="p_context"> union uvh_gr0_tlb_mmr_read_data_hi_u {</span>
 		unsigned long	larger:1;			/* RO */
 		unsigned long	rsvd_45_63:19;
 	} s1;
<span class="p_del">-	struct uvxh_gr0_tlb_mmr_read_data_hi_s {</span>
<span class="p_del">-		unsigned long	pfn:41;				/* RO */</span>
<span class="p_del">-		unsigned long	gaa:2;				/* RO */</span>
<span class="p_del">-		unsigned long	dirty:1;			/* RO */</span>
<span class="p_del">-		unsigned long	larger:1;			/* RO */</span>
<span class="p_del">-		unsigned long	rsvd_45_63:19;</span>
<span class="p_del">-	} sx;</span>
 	struct uv2h_gr0_tlb_mmr_read_data_hi_s {
 		unsigned long	pfn:41;				/* RO */
 		unsigned long	gaa:2;				/* RO */
<span class="p_chunk">@@ -852,6 +1142,16 @@</span> <span class="p_context"> union uvh_gr0_tlb_mmr_read_data_hi_u {</span>
 		unsigned long	undef_46_54:9;			/* Undefined */
 		unsigned long	way_ecc:9;			/* RO */
 	} s3;
<span class="p_add">+	struct uv4h_gr0_tlb_mmr_read_data_hi_s {</span>
<span class="p_add">+		unsigned long	pfn:34;				/* RO */</span>
<span class="p_add">+		unsigned long	pnid:15;			/* RO */</span>
<span class="p_add">+		unsigned long	gaa:2;				/* RO */</span>
<span class="p_add">+		unsigned long	dirty:1;			/* RO */</span>
<span class="p_add">+		unsigned long	larger:1;			/* RO */</span>
<span class="p_add">+		unsigned long	aa_ext:1;			/* RO */</span>
<span class="p_add">+		unsigned long	undef_54:1;			/* Undefined */</span>
<span class="p_add">+		unsigned long	way_ecc:9;			/* RO */</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
<span class="p_chunk">@@ -860,10 +1160,12 @@</span> <span class="p_context"> union uvh_gr0_tlb_mmr_read_data_hi_u {</span>
 #define UV1H_GR0_TLB_MMR_READ_DATA_LO 0x4010a8UL
 #define UV2H_GR0_TLB_MMR_READ_DATA_LO 0xc010a8UL
 #define UV3H_GR0_TLB_MMR_READ_DATA_LO 0xc010a8UL
<span class="p_del">-#define UVH_GR0_TLB_MMR_READ_DATA_LO					\</span>
<span class="p_del">-		(is_uv1_hub() ? UV1H_GR0_TLB_MMR_READ_DATA_LO :		\</span>
<span class="p_del">-		(is_uv2_hub() ? UV2H_GR0_TLB_MMR_READ_DATA_LO :		\</span>
<span class="p_del">-				UV3H_GR0_TLB_MMR_READ_DATA_LO))</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_LO 0x6010a8UL</span>
<span class="p_add">+#define UVH_GR0_TLB_MMR_READ_DATA_LO (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_GR0_TLB_MMR_READ_DATA_LO :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_GR0_TLB_MMR_READ_DATA_LO :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_GR0_TLB_MMR_READ_DATA_LO :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_GR0_TLB_MMR_READ_DATA_LO)</span>
 
 #define UVH_GR0_TLB_MMR_READ_DATA_LO_VPN_SHFT		0
 #define UVH_GR0_TLB_MMR_READ_DATA_LO_ASID_SHFT		39
<span class="p_chunk">@@ -900,6 +1202,14 @@</span> <span class="p_context"> union uvh_gr0_tlb_mmr_read_data_hi_u {</span>
 #define UV3H_GR0_TLB_MMR_READ_DATA_LO_ASID_MASK		0x7fffff8000000000UL
 #define UV3H_GR0_TLB_MMR_READ_DATA_LO_VALID_MASK	0x8000000000000000UL
 
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_LO_VPN_SHFT		0</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_LO_ASID_SHFT		39</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_LO_VALID_SHFT	63</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_LO_VPN_MASK		0x0000007fffffffffUL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_LO_ASID_MASK		0x7fffff8000000000UL</span>
<span class="p_add">+#define UV4H_GR0_TLB_MMR_READ_DATA_LO_VALID_MASK	0x8000000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
 union uvh_gr0_tlb_mmr_read_data_lo_u {
 	unsigned long	v;
 	struct uvh_gr0_tlb_mmr_read_data_lo_s {
<span class="p_chunk">@@ -927,12 +1237,25 @@</span> <span class="p_context"> union uvh_gr0_tlb_mmr_read_data_lo_u {</span>
 		unsigned long	asid:24;			/* RO */
 		unsigned long	valid:1;			/* RO */
 	} s3;
<span class="p_add">+	struct uv4h_gr0_tlb_mmr_read_data_lo_s {</span>
<span class="p_add">+		unsigned long	vpn:39;				/* RO */</span>
<span class="p_add">+		unsigned long	asid:24;			/* RO */</span>
<span class="p_add">+		unsigned long	valid:1;			/* RO */</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
 /*                         UVH_GR1_TLB_INT0_CONFIG                           */
 /* ========================================================================= */
<span class="p_del">-#define UVH_GR1_TLB_INT0_CONFIG 0x61f00UL</span>
<span class="p_add">+#define UV1H_GR1_TLB_INT0_CONFIG 0x61f00UL</span>
<span class="p_add">+#define UV2H_GR1_TLB_INT0_CONFIG 0x61f00UL</span>
<span class="p_add">+#define UV3H_GR1_TLB_INT0_CONFIG 0x61f00UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_INT0_CONFIG 0x62100UL</span>
<span class="p_add">+#define UVH_GR1_TLB_INT0_CONFIG (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_GR1_TLB_INT0_CONFIG :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_GR1_TLB_INT0_CONFIG :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_GR1_TLB_INT0_CONFIG :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_GR1_TLB_INT0_CONFIG)</span>
 
 #define UVH_GR1_TLB_INT0_CONFIG_VECTOR_SHFT		0
 #define UVH_GR1_TLB_INT0_CONFIG_DM_SHFT			8
<span class="p_chunk">@@ -951,6 +1274,7 @@</span> <span class="p_context"> union uvh_gr0_tlb_mmr_read_data_lo_u {</span>
 #define UVH_GR1_TLB_INT0_CONFIG_M_MASK			0x0000000000010000UL
 #define UVH_GR1_TLB_INT0_CONFIG_APIC_ID_MASK		0xffffffff00000000UL
 
<span class="p_add">+</span>
 union uvh_gr1_tlb_int0_config_u {
 	unsigned long	v;
 	struct uvh_gr1_tlb_int0_config_s {
<span class="p_chunk">@@ -970,7 +1294,15 @@</span> <span class="p_context"> union uvh_gr1_tlb_int0_config_u {</span>
 /* ========================================================================= */
 /*                         UVH_GR1_TLB_INT1_CONFIG                           */
 /* ========================================================================= */
<span class="p_del">-#define UVH_GR1_TLB_INT1_CONFIG 0x61f40UL</span>
<span class="p_add">+#define UV1H_GR1_TLB_INT1_CONFIG 0x61f40UL</span>
<span class="p_add">+#define UV2H_GR1_TLB_INT1_CONFIG 0x61f40UL</span>
<span class="p_add">+#define UV3H_GR1_TLB_INT1_CONFIG 0x61f40UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_INT1_CONFIG 0x62140UL</span>
<span class="p_add">+#define UVH_GR1_TLB_INT1_CONFIG (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_GR1_TLB_INT1_CONFIG :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_GR1_TLB_INT1_CONFIG :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_GR1_TLB_INT1_CONFIG :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_GR1_TLB_INT1_CONFIG)</span>
 
 #define UVH_GR1_TLB_INT1_CONFIG_VECTOR_SHFT		0
 #define UVH_GR1_TLB_INT1_CONFIG_DM_SHFT			8
<span class="p_chunk">@@ -989,6 +1321,7 @@</span> <span class="p_context"> union uvh_gr1_tlb_int0_config_u {</span>
 #define UVH_GR1_TLB_INT1_CONFIG_M_MASK			0x0000000000010000UL
 #define UVH_GR1_TLB_INT1_CONFIG_APIC_ID_MASK		0xffffffff00000000UL
 
<span class="p_add">+</span>
 union uvh_gr1_tlb_int1_config_u {
 	unsigned long	v;
 	struct uvh_gr1_tlb_int1_config_s {
<span class="p_chunk">@@ -1011,19 +1344,18 @@</span> <span class="p_context"> union uvh_gr1_tlb_int1_config_u {</span>
 #define UV1H_GR1_TLB_MMR_CONTROL 0x801080UL
 #define UV2H_GR1_TLB_MMR_CONTROL 0x1001080UL
 #define UV3H_GR1_TLB_MMR_CONTROL 0x1001080UL
<span class="p_del">-#define UVH_GR1_TLB_MMR_CONTROL						\</span>
<span class="p_del">-		(is_uv1_hub() ? UV1H_GR1_TLB_MMR_CONTROL :		\</span>
<span class="p_del">-		(is_uv2_hub() ? UV2H_GR1_TLB_MMR_CONTROL :		\</span>
<span class="p_del">-				UV3H_GR1_TLB_MMR_CONTROL))</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL 0x701080UL</span>
<span class="p_add">+#define UVH_GR1_TLB_MMR_CONTROL (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_GR1_TLB_MMR_CONTROL :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_GR1_TLB_MMR_CONTROL :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_GR1_TLB_MMR_CONTROL :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_GR1_TLB_MMR_CONTROL)</span>
 
 #define UVH_GR1_TLB_MMR_CONTROL_INDEX_SHFT		0
<span class="p_del">-#define UVH_GR1_TLB_MMR_CONTROL_MEM_SEL_SHFT		12</span>
 #define UVH_GR1_TLB_MMR_CONTROL_AUTO_VALID_EN_SHFT	16
 #define UVH_GR1_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_SHFT	20
 #define UVH_GR1_TLB_MMR_CONTROL_MMR_WRITE_SHFT		30
 #define UVH_GR1_TLB_MMR_CONTROL_MMR_READ_SHFT		31
<span class="p_del">-#define UVH_GR1_TLB_MMR_CONTROL_INDEX_MASK		0x0000000000000fffUL</span>
<span class="p_del">-#define UVH_GR1_TLB_MMR_CONTROL_MEM_SEL_MASK		0x0000000000003000UL</span>
 #define UVH_GR1_TLB_MMR_CONTROL_AUTO_VALID_EN_MASK	0x0000000000010000UL
 #define UVH_GR1_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_MASK	0x0000000000100000UL
 #define UVH_GR1_TLB_MMR_CONTROL_MMR_WRITE_MASK		0x0000000040000000UL
<span class="p_chunk">@@ -1053,14 +1385,11 @@</span> <span class="p_context"> union uvh_gr1_tlb_int1_config_u {</span>
 #define UV1H_GR1_TLB_MMR_CONTROL_MMR_INJ_TLBLRUV_MASK	0x1000000000000000UL
 
 #define UVXH_GR1_TLB_MMR_CONTROL_INDEX_SHFT		0
<span class="p_del">-#define UVXH_GR1_TLB_MMR_CONTROL_MEM_SEL_SHFT		12</span>
 #define UVXH_GR1_TLB_MMR_CONTROL_AUTO_VALID_EN_SHFT	16
 #define UVXH_GR1_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_SHFT	20
 #define UVXH_GR1_TLB_MMR_CONTROL_MMR_WRITE_SHFT		30
 #define UVXH_GR1_TLB_MMR_CONTROL_MMR_READ_SHFT		31
 #define UVXH_GR1_TLB_MMR_CONTROL_MMR_OP_DONE_SHFT	32
<span class="p_del">-#define UVXH_GR1_TLB_MMR_CONTROL_INDEX_MASK		0x0000000000000fffUL</span>
<span class="p_del">-#define UVXH_GR1_TLB_MMR_CONTROL_MEM_SEL_MASK		0x0000000000003000UL</span>
 #define UVXH_GR1_TLB_MMR_CONTROL_AUTO_VALID_EN_MASK	0x0000000000010000UL
 #define UVXH_GR1_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_MASK	0x0000000000100000UL
 #define UVXH_GR1_TLB_MMR_CONTROL_MMR_WRITE_MASK		0x0000000040000000UL
<span class="p_chunk">@@ -1103,12 +1432,30 @@</span> <span class="p_context"> union uvh_gr1_tlb_int1_config_u {</span>
 #define UV3H_GR1_TLB_MMR_CONTROL_MMR_READ_MASK		0x0000000080000000UL
 #define UV3H_GR1_TLB_MMR_CONTROL_MMR_OP_DONE_MASK	0x0000000100000000UL
 
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_INDEX_SHFT		0</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_MEM_SEL_SHFT		13</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_AUTO_VALID_EN_SHFT	16</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_SHFT	20</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_ECC_SEL_SHFT		21</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_MMR_WRITE_SHFT		30</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_MMR_READ_SHFT		31</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_MMR_OP_DONE_SHFT	32</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_PAGE_SIZE_SHFT		59</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_INDEX_MASK		0x0000000000001fffUL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_MEM_SEL_MASK		0x0000000000006000UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_AUTO_VALID_EN_MASK	0x0000000000010000UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_MMR_HASH_INDEX_EN_MASK	0x0000000000100000UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_ECC_SEL_MASK		0x0000000000200000UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_MMR_WRITE_MASK		0x0000000040000000UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_MMR_READ_MASK		0x0000000080000000UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_MMR_OP_DONE_MASK	0x0000000100000000UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_CONTROL_PAGE_SIZE_MASK		0xf800000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
 union uvh_gr1_tlb_mmr_control_u {
 	unsigned long	v;
 	struct uvh_gr1_tlb_mmr_control_s {
<span class="p_del">-		unsigned long	index:12;			/* RW */</span>
<span class="p_del">-		unsigned long	mem_sel:2;			/* RW */</span>
<span class="p_del">-		unsigned long	rsvd_14_15:2;</span>
<span class="p_add">+		unsigned long	rsvd_0_15:16;</span>
 		unsigned long	auto_valid_en:1;		/* RW */
 		unsigned long	rsvd_17_19:3;
 		unsigned long	mmr_hash_index_en:1;		/* RW */
<span class="p_chunk">@@ -1142,9 +1489,7 @@</span> <span class="p_context"> union uvh_gr1_tlb_mmr_control_u {</span>
 		unsigned long	rsvd_61_63:3;
 	} s1;
 	struct uvxh_gr1_tlb_mmr_control_s {
<span class="p_del">-		unsigned long	index:12;			/* RW */</span>
<span class="p_del">-		unsigned long	mem_sel:2;			/* RW */</span>
<span class="p_del">-		unsigned long	rsvd_14_15:2;</span>
<span class="p_add">+		unsigned long	rsvd_0_15:16;</span>
 		unsigned long	auto_valid_en:1;		/* RW */
 		unsigned long	rsvd_17_19:3;
 		unsigned long	mmr_hash_index_en:1;		/* RW */
<span class="p_chunk">@@ -1155,8 +1500,7 @@</span> <span class="p_context"> union uvh_gr1_tlb_mmr_control_u {</span>
 		unsigned long	rsvd_33_47:15;
 		unsigned long	rsvd_48:1;
 		unsigned long	rsvd_49_51:3;
<span class="p_del">-		unsigned long	rsvd_52:1;</span>
<span class="p_del">-		unsigned long	rsvd_53_63:11;</span>
<span class="p_add">+		unsigned long	rsvd_52_63:12;</span>
 	} sx;
 	struct uv2h_gr1_tlb_mmr_control_s {
 		unsigned long	index:12;			/* RW */
<span class="p_chunk">@@ -1193,6 +1537,24 @@</span> <span class="p_context"> union uvh_gr1_tlb_mmr_control_u {</span>
 		unsigned long	undef_52:1;			/* Undefined */
 		unsigned long	rsvd_53_63:11;
 	} s3;
<span class="p_add">+	struct uv4h_gr1_tlb_mmr_control_s {</span>
<span class="p_add">+		unsigned long	index:13;			/* RW */</span>
<span class="p_add">+		unsigned long	mem_sel:2;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_15:1;</span>
<span class="p_add">+		unsigned long	auto_valid_en:1;		/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_17_19:3;</span>
<span class="p_add">+		unsigned long	mmr_hash_index_en:1;		/* RW */</span>
<span class="p_add">+		unsigned long	ecc_sel:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_22_29:8;</span>
<span class="p_add">+		unsigned long	mmr_write:1;			/* WP */</span>
<span class="p_add">+		unsigned long	mmr_read:1;			/* WP */</span>
<span class="p_add">+		unsigned long	mmr_op_done:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_33_47:15;</span>
<span class="p_add">+		unsigned long	undef_48:1;			/* Undefined */</span>
<span class="p_add">+		unsigned long	rsvd_49_51:3;</span>
<span class="p_add">+		unsigned long	rsvd_52_58:7;</span>
<span class="p_add">+		unsigned long	page_size:5;			/* RW */</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
<span class="p_chunk">@@ -1201,19 +1563,14 @@</span> <span class="p_context"> union uvh_gr1_tlb_mmr_control_u {</span>
 #define UV1H_GR1_TLB_MMR_READ_DATA_HI 0x8010a0UL
 #define UV2H_GR1_TLB_MMR_READ_DATA_HI 0x10010a0UL
 #define UV3H_GR1_TLB_MMR_READ_DATA_HI 0x10010a0UL
<span class="p_del">-#define UVH_GR1_TLB_MMR_READ_DATA_HI					\</span>
<span class="p_del">-		(is_uv1_hub() ? UV1H_GR1_TLB_MMR_READ_DATA_HI :		\</span>
<span class="p_del">-		(is_uv2_hub() ? UV2H_GR1_TLB_MMR_READ_DATA_HI :		\</span>
<span class="p_del">-				UV3H_GR1_TLB_MMR_READ_DATA_HI))</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI 0x7010a0UL</span>
<span class="p_add">+#define UVH_GR1_TLB_MMR_READ_DATA_HI (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_GR1_TLB_MMR_READ_DATA_HI :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_GR1_TLB_MMR_READ_DATA_HI :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_GR1_TLB_MMR_READ_DATA_HI :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_GR1_TLB_MMR_READ_DATA_HI)</span>
 
 #define UVH_GR1_TLB_MMR_READ_DATA_HI_PFN_SHFT		0
<span class="p_del">-#define UVH_GR1_TLB_MMR_READ_DATA_HI_GAA_SHFT		41</span>
<span class="p_del">-#define UVH_GR1_TLB_MMR_READ_DATA_HI_DIRTY_SHFT		43</span>
<span class="p_del">-#define UVH_GR1_TLB_MMR_READ_DATA_HI_LARGER_SHFT	44</span>
<span class="p_del">-#define UVH_GR1_TLB_MMR_READ_DATA_HI_PFN_MASK		0x000001ffffffffffUL</span>
<span class="p_del">-#define UVH_GR1_TLB_MMR_READ_DATA_HI_GAA_MASK		0x0000060000000000UL</span>
<span class="p_del">-#define UVH_GR1_TLB_MMR_READ_DATA_HI_DIRTY_MASK		0x0000080000000000UL</span>
<span class="p_del">-#define UVH_GR1_TLB_MMR_READ_DATA_HI_LARGER_MASK	0x0000100000000000UL</span>
 
 #define UV1H_GR1_TLB_MMR_READ_DATA_HI_PFN_SHFT		0
 #define UV1H_GR1_TLB_MMR_READ_DATA_HI_GAA_SHFT		41
<span class="p_chunk">@@ -1225,13 +1582,6 @@</span> <span class="p_context"> union uvh_gr1_tlb_mmr_control_u {</span>
 #define UV1H_GR1_TLB_MMR_READ_DATA_HI_LARGER_MASK	0x0000100000000000UL
 
 #define UVXH_GR1_TLB_MMR_READ_DATA_HI_PFN_SHFT		0
<span class="p_del">-#define UVXH_GR1_TLB_MMR_READ_DATA_HI_GAA_SHFT		41</span>
<span class="p_del">-#define UVXH_GR1_TLB_MMR_READ_DATA_HI_DIRTY_SHFT	43</span>
<span class="p_del">-#define UVXH_GR1_TLB_MMR_READ_DATA_HI_LARGER_SHFT	44</span>
<span class="p_del">-#define UVXH_GR1_TLB_MMR_READ_DATA_HI_PFN_MASK		0x000001ffffffffffUL</span>
<span class="p_del">-#define UVXH_GR1_TLB_MMR_READ_DATA_HI_GAA_MASK		0x0000060000000000UL</span>
<span class="p_del">-#define UVXH_GR1_TLB_MMR_READ_DATA_HI_DIRTY_MASK	0x0000080000000000UL</span>
<span class="p_del">-#define UVXH_GR1_TLB_MMR_READ_DATA_HI_LARGER_MASK	0x0000100000000000UL</span>
 
 #define UV2H_GR1_TLB_MMR_READ_DATA_HI_PFN_SHFT		0
 #define UV2H_GR1_TLB_MMR_READ_DATA_HI_GAA_SHFT		41
<span class="p_chunk">@@ -1255,15 +1605,24 @@</span> <span class="p_context"> union uvh_gr1_tlb_mmr_control_u {</span>
 #define UV3H_GR1_TLB_MMR_READ_DATA_HI_AA_EXT_MASK	0x0000200000000000UL
 #define UV3H_GR1_TLB_MMR_READ_DATA_HI_WAY_ECC_MASK	0xff80000000000000UL
 
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_PFN_SHFT		0</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_PNID_SHFT		34</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_GAA_SHFT		49</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_DIRTY_SHFT	51</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_LARGER_SHFT	52</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_AA_EXT_SHFT	53</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_WAY_ECC_SHFT	55</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_PFN_MASK		0x00000003ffffffffUL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_PNID_MASK		0x0001fffc00000000UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_GAA_MASK		0x0006000000000000UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_DIRTY_MASK	0x0008000000000000UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_LARGER_MASK	0x0010000000000000UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_AA_EXT_MASK	0x0020000000000000UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_HI_WAY_ECC_MASK	0xff80000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
 union uvh_gr1_tlb_mmr_read_data_hi_u {
 	unsigned long	v;
<span class="p_del">-	struct uvh_gr1_tlb_mmr_read_data_hi_s {</span>
<span class="p_del">-		unsigned long	pfn:41;				/* RO */</span>
<span class="p_del">-		unsigned long	gaa:2;				/* RO */</span>
<span class="p_del">-		unsigned long	dirty:1;			/* RO */</span>
<span class="p_del">-		unsigned long	larger:1;			/* RO */</span>
<span class="p_del">-		unsigned long	rsvd_45_63:19;</span>
<span class="p_del">-	} s;</span>
 	struct uv1h_gr1_tlb_mmr_read_data_hi_s {
 		unsigned long	pfn:41;				/* RO */
 		unsigned long	gaa:2;				/* RO */
<span class="p_chunk">@@ -1271,13 +1630,6 @@</span> <span class="p_context"> union uvh_gr1_tlb_mmr_read_data_hi_u {</span>
 		unsigned long	larger:1;			/* RO */
 		unsigned long	rsvd_45_63:19;
 	} s1;
<span class="p_del">-	struct uvxh_gr1_tlb_mmr_read_data_hi_s {</span>
<span class="p_del">-		unsigned long	pfn:41;				/* RO */</span>
<span class="p_del">-		unsigned long	gaa:2;				/* RO */</span>
<span class="p_del">-		unsigned long	dirty:1;			/* RO */</span>
<span class="p_del">-		unsigned long	larger:1;			/* RO */</span>
<span class="p_del">-		unsigned long	rsvd_45_63:19;</span>
<span class="p_del">-	} sx;</span>
 	struct uv2h_gr1_tlb_mmr_read_data_hi_s {
 		unsigned long	pfn:41;				/* RO */
 		unsigned long	gaa:2;				/* RO */
<span class="p_chunk">@@ -1294,6 +1646,16 @@</span> <span class="p_context"> union uvh_gr1_tlb_mmr_read_data_hi_u {</span>
 		unsigned long	undef_46_54:9;			/* Undefined */
 		unsigned long	way_ecc:9;			/* RO */
 	} s3;
<span class="p_add">+	struct uv4h_gr1_tlb_mmr_read_data_hi_s {</span>
<span class="p_add">+		unsigned long	pfn:34;				/* RO */</span>
<span class="p_add">+		unsigned long	pnid:15;			/* RO */</span>
<span class="p_add">+		unsigned long	gaa:2;				/* RO */</span>
<span class="p_add">+		unsigned long	dirty:1;			/* RO */</span>
<span class="p_add">+		unsigned long	larger:1;			/* RO */</span>
<span class="p_add">+		unsigned long	aa_ext:1;			/* RO */</span>
<span class="p_add">+		unsigned long	undef_54:1;			/* Undefined */</span>
<span class="p_add">+		unsigned long	way_ecc:9;			/* RO */</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
<span class="p_chunk">@@ -1302,10 +1664,12 @@</span> <span class="p_context"> union uvh_gr1_tlb_mmr_read_data_hi_u {</span>
 #define UV1H_GR1_TLB_MMR_READ_DATA_LO 0x8010a8UL
 #define UV2H_GR1_TLB_MMR_READ_DATA_LO 0x10010a8UL
 #define UV3H_GR1_TLB_MMR_READ_DATA_LO 0x10010a8UL
<span class="p_del">-#define UVH_GR1_TLB_MMR_READ_DATA_LO					\</span>
<span class="p_del">-		(is_uv1_hub() ? UV1H_GR1_TLB_MMR_READ_DATA_LO :		\</span>
<span class="p_del">-		(is_uv2_hub() ? UV2H_GR1_TLB_MMR_READ_DATA_LO :		\</span>
<span class="p_del">-				UV3H_GR1_TLB_MMR_READ_DATA_LO))</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_LO 0x7010a8UL</span>
<span class="p_add">+#define UVH_GR1_TLB_MMR_READ_DATA_LO (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_GR1_TLB_MMR_READ_DATA_LO :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_GR1_TLB_MMR_READ_DATA_LO :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_GR1_TLB_MMR_READ_DATA_LO :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_GR1_TLB_MMR_READ_DATA_LO)</span>
 
 #define UVH_GR1_TLB_MMR_READ_DATA_LO_VPN_SHFT		0
 #define UVH_GR1_TLB_MMR_READ_DATA_LO_ASID_SHFT		39
<span class="p_chunk">@@ -1342,6 +1706,14 @@</span> <span class="p_context"> union uvh_gr1_tlb_mmr_read_data_hi_u {</span>
 #define UV3H_GR1_TLB_MMR_READ_DATA_LO_ASID_MASK		0x7fffff8000000000UL
 #define UV3H_GR1_TLB_MMR_READ_DATA_LO_VALID_MASK	0x8000000000000000UL
 
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_LO_VPN_SHFT		0</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_LO_ASID_SHFT		39</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_LO_VALID_SHFT	63</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_LO_VPN_MASK		0x0000007fffffffffUL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_LO_ASID_MASK		0x7fffff8000000000UL</span>
<span class="p_add">+#define UV4H_GR1_TLB_MMR_READ_DATA_LO_VALID_MASK	0x8000000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
 union uvh_gr1_tlb_mmr_read_data_lo_u {
 	unsigned long	v;
 	struct uvh_gr1_tlb_mmr_read_data_lo_s {
<span class="p_chunk">@@ -1369,6 +1741,11 @@</span> <span class="p_context"> union uvh_gr1_tlb_mmr_read_data_lo_u {</span>
 		unsigned long	asid:24;			/* RO */
 		unsigned long	valid:1;			/* RO */
 	} s3;
<span class="p_add">+	struct uv4h_gr1_tlb_mmr_read_data_lo_s {</span>
<span class="p_add">+		unsigned long	vpn:39;				/* RO */</span>
<span class="p_add">+		unsigned long	asid:24;			/* RO */</span>
<span class="p_add">+		unsigned long	valid:1;			/* RO */</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
<span class="p_chunk">@@ -1379,6 +1756,7 @@</span> <span class="p_context"> union uvh_gr1_tlb_mmr_read_data_lo_u {</span>
 #define UVH_INT_CMPB_REAL_TIME_CMPB_SHFT		0
 #define UVH_INT_CMPB_REAL_TIME_CMPB_MASK		0x00ffffffffffffffUL
 
<span class="p_add">+</span>
 union uvh_int_cmpb_u {
 	unsigned long	v;
 	struct uvh_int_cmpb_s {
<span class="p_chunk">@@ -1392,12 +1770,14 @@</span> <span class="p_context"> union uvh_int_cmpb_u {</span>
 /* ========================================================================= */
 #define UVH_INT_CMPC 0x22100UL
 
<span class="p_add">+</span>
 #define UV1H_INT_CMPC_REAL_TIME_CMPC_SHFT		0
 #define UV1H_INT_CMPC_REAL_TIME_CMPC_MASK		0x00ffffffffffffffUL
 
 #define UVXH_INT_CMPC_REAL_TIME_CMP_2_SHFT		0
 #define UVXH_INT_CMPC_REAL_TIME_CMP_2_MASK		0x00ffffffffffffffUL
 
<span class="p_add">+</span>
 union uvh_int_cmpc_u {
 	unsigned long	v;
 	struct uvh_int_cmpc_s {
<span class="p_chunk">@@ -1411,12 +1791,14 @@</span> <span class="p_context"> union uvh_int_cmpc_u {</span>
 /* ========================================================================= */
 #define UVH_INT_CMPD 0x22180UL
 
<span class="p_add">+</span>
 #define UV1H_INT_CMPD_REAL_TIME_CMPD_SHFT		0
 #define UV1H_INT_CMPD_REAL_TIME_CMPD_MASK		0x00ffffffffffffffUL
 
 #define UVXH_INT_CMPD_REAL_TIME_CMP_3_SHFT		0
 #define UVXH_INT_CMPD_REAL_TIME_CMP_3_MASK		0x00ffffffffffffffUL
 
<span class="p_add">+</span>
 union uvh_int_cmpd_u {
 	unsigned long	v;
 	struct uvh_int_cmpd_s {
<span class="p_chunk">@@ -1429,7 +1811,16 @@</span> <span class="p_context"> union uvh_int_cmpd_u {</span>
 /*                               UVH_IPI_INT                                 */
 /* ========================================================================= */
 #define UVH_IPI_INT 0x60500UL
<span class="p_del">-#define UVH_IPI_INT_32 0x348</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_IPI_INT_32 0x348</span>
<span class="p_add">+#define UV2H_IPI_INT_32 0x348</span>
<span class="p_add">+#define UV3H_IPI_INT_32 0x348</span>
<span class="p_add">+#define UV4H_IPI_INT_32 0x268</span>
<span class="p_add">+#define UVH_IPI_INT_32 (						\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_IPI_INT_32 :				\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_IPI_INT_32 :				\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_IPI_INT_32 :				\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_IPI_INT_32)</span>
 
 #define UVH_IPI_INT_VECTOR_SHFT				0
 #define UVH_IPI_INT_DELIVERY_MODE_SHFT			8
<span class="p_chunk">@@ -1442,6 +1833,7 @@</span> <span class="p_context"> union uvh_int_cmpd_u {</span>
 #define UVH_IPI_INT_APIC_ID_MASK			0x0000ffffffff0000UL
 #define UVH_IPI_INT_SEND_MASK				0x8000000000000000UL
 
<span class="p_add">+</span>
 union uvh_ipi_int_u {
 	unsigned long	v;
 	struct uvh_ipi_int_s {
<span class="p_chunk">@@ -1458,103 +1850,269 @@</span> <span class="p_context"> union uvh_ipi_int_u {</span>
 /* ========================================================================= */
 /*                   UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST                     */
 /* ========================================================================= */
<span class="p_del">-#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST 0x320050UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST 0x320050UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST 0x320050UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST 0x320050UL</span>
<span class="p_add">+#define UV4H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST uv_undefined(&quot;UV4H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST&quot;)</span>
<span class="p_add">+#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST)</span>
 #define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_32 0x9c0
 
<span class="p_del">-#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_ADDRESS_SHFT 4</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_NODE_ID_SHFT 49</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_ADDRESS_MASK 0x000007fffffffff0UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_NODE_ID_MASK 0x7ffe000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_ADDRESS_SHFT 4</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_NODE_ID_SHFT 49</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_ADDRESS_MASK 0x000007fffffffff0UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_NODE_ID_MASK 0x7ffe000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_ADDRESS_SHFT 4</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_NODE_ID_SHFT 49</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_ADDRESS_MASK 0x000007fffffffff0UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_NODE_ID_MASK 0x7ffe000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_ADDRESS_SHFT 4</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_NODE_ID_SHFT 49</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_ADDRESS_MASK 0x000007fffffffff0UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_FIRST_NODE_ID_MASK 0x7ffe000000000000UL</span>
<span class="p_add">+</span>
 
 union uvh_lb_bau_intd_payload_queue_first_u {
 	unsigned long	v;
<span class="p_del">-	struct uvh_lb_bau_intd_payload_queue_first_s {</span>
<span class="p_add">+	struct uv1h_lb_bau_intd_payload_queue_first_s {</span>
 		unsigned long	rsvd_0_3:4;
 		unsigned long	address:39;			/* RW */
 		unsigned long	rsvd_43_48:6;
 		unsigned long	node_id:14;			/* RW */
 		unsigned long	rsvd_63:1;
<span class="p_del">-	} s;</span>
<span class="p_add">+	} s1;</span>
<span class="p_add">+	struct uv2h_lb_bau_intd_payload_queue_first_s {</span>
<span class="p_add">+		unsigned long	rsvd_0_3:4;</span>
<span class="p_add">+		unsigned long	address:39;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_43_48:6;</span>
<span class="p_add">+		unsigned long	node_id:14;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_63:1;</span>
<span class="p_add">+	} s2;</span>
<span class="p_add">+	struct uv3h_lb_bau_intd_payload_queue_first_s {</span>
<span class="p_add">+		unsigned long	rsvd_0_3:4;</span>
<span class="p_add">+		unsigned long	address:39;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_43_48:6;</span>
<span class="p_add">+		unsigned long	node_id:14;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_63:1;</span>
<span class="p_add">+	} s3;</span>
 };
 
 /* ========================================================================= */
 /*                    UVH_LB_BAU_INTD_PAYLOAD_QUEUE_LAST                     */
 /* ========================================================================= */
<span class="p_del">-#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_LAST 0x320060UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST 0x320060UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST 0x320060UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST 0x320060UL</span>
<span class="p_add">+#define UV4H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST uv_undefined(&quot;UV4H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST&quot;)</span>
<span class="p_add">+#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_LAST (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST)</span>
 #define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_LAST_32 0x9c8
 
<span class="p_del">-#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_LAST_ADDRESS_SHFT	4</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_LAST_ADDRESS_MASK	0x000007fffffffff0UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST_ADDRESS_SHFT 4</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST_ADDRESS_MASK 0x000007fffffffff0UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST_ADDRESS_SHFT 4</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST_ADDRESS_MASK 0x000007fffffffff0UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST_ADDRESS_SHFT 4</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_LAST_ADDRESS_MASK 0x000007fffffffff0UL</span>
<span class="p_add">+</span>
 
 union uvh_lb_bau_intd_payload_queue_last_u {
 	unsigned long	v;
<span class="p_del">-	struct uvh_lb_bau_intd_payload_queue_last_s {</span>
<span class="p_add">+	struct uv1h_lb_bau_intd_payload_queue_last_s {</span>
 		unsigned long	rsvd_0_3:4;
 		unsigned long	address:39;			/* RW */
 		unsigned long	rsvd_43_63:21;
<span class="p_del">-	} s;</span>
<span class="p_add">+	} s1;</span>
<span class="p_add">+	struct uv2h_lb_bau_intd_payload_queue_last_s {</span>
<span class="p_add">+		unsigned long	rsvd_0_3:4;</span>
<span class="p_add">+		unsigned long	address:39;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_43_63:21;</span>
<span class="p_add">+	} s2;</span>
<span class="p_add">+	struct uv3h_lb_bau_intd_payload_queue_last_s {</span>
<span class="p_add">+		unsigned long	rsvd_0_3:4;</span>
<span class="p_add">+		unsigned long	address:39;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_43_63:21;</span>
<span class="p_add">+	} s3;</span>
 };
 
 /* ========================================================================= */
 /*                    UVH_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL                     */
 /* ========================================================================= */
<span class="p_del">-#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL 0x320070UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL 0x320070UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL 0x320070UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL 0x320070UL</span>
<span class="p_add">+#define UV4H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL uv_undefined(&quot;UV4H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL&quot;)</span>
<span class="p_add">+#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL)</span>
 #define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL_32 0x9d0
 
<span class="p_del">-#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL_ADDRESS_SHFT	4</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL_ADDRESS_MASK	0x000007fffffffff0UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL_ADDRESS_SHFT 4</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL_ADDRESS_MASK 0x000007fffffffff0UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL_ADDRESS_SHFT 4</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL_ADDRESS_MASK 0x000007fffffffff0UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL_ADDRESS_SHFT 4</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_PAYLOAD_QUEUE_TAIL_ADDRESS_MASK 0x000007fffffffff0UL</span>
<span class="p_add">+</span>
 
 union uvh_lb_bau_intd_payload_queue_tail_u {
 	unsigned long	v;
<span class="p_del">-	struct uvh_lb_bau_intd_payload_queue_tail_s {</span>
<span class="p_add">+	struct uv1h_lb_bau_intd_payload_queue_tail_s {</span>
 		unsigned long	rsvd_0_3:4;
 		unsigned long	address:39;			/* RW */
 		unsigned long	rsvd_43_63:21;
<span class="p_del">-	} s;</span>
<span class="p_add">+	} s1;</span>
<span class="p_add">+	struct uv2h_lb_bau_intd_payload_queue_tail_s {</span>
<span class="p_add">+		unsigned long	rsvd_0_3:4;</span>
<span class="p_add">+		unsigned long	address:39;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_43_63:21;</span>
<span class="p_add">+	} s2;</span>
<span class="p_add">+	struct uv3h_lb_bau_intd_payload_queue_tail_s {</span>
<span class="p_add">+		unsigned long	rsvd_0_3:4;</span>
<span class="p_add">+		unsigned long	address:39;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_43_63:21;</span>
<span class="p_add">+	} s3;</span>
 };
 
 /* ========================================================================= */
 /*                   UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE                    */
 /* ========================================================================= */
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE 0x320080UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE 0x320080UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE 0x320080UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE 0x320080UL</span>
<span class="p_add">+#define UV4H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE uv_undefined(&quot;UV4H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE&quot;)</span>
<span class="p_add">+#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE)</span>
 #define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_32 0xa68
 
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_0_SHFT 0</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_1_SHFT 1</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_2_SHFT 2</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_3_SHFT 3</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_4_SHFT 4</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_5_SHFT 5</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_6_SHFT 6</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_7_SHFT 7</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_0_SHFT 8</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_1_SHFT 9</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_2_SHFT 10</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_3_SHFT 11</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_4_SHFT 12</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_5_SHFT 13</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_6_SHFT 14</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_7_SHFT 15</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_0_MASK 0x0000000000000001UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_1_MASK 0x0000000000000002UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_2_MASK 0x0000000000000004UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_3_MASK 0x0000000000000008UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_4_MASK 0x0000000000000010UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_5_MASK 0x0000000000000020UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_6_MASK 0x0000000000000040UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_7_MASK 0x0000000000000080UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_0_MASK 0x0000000000000100UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_1_MASK 0x0000000000000200UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_2_MASK 0x0000000000000400UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_3_MASK 0x0000000000000800UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_4_MASK 0x0000000000001000UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_5_MASK 0x0000000000002000UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_6_MASK 0x0000000000004000UL</span>
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_7_MASK 0x0000000000008000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_0_SHFT 0</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_1_SHFT 1</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_2_SHFT 2</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_3_SHFT 3</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_4_SHFT 4</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_5_SHFT 5</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_6_SHFT 6</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_7_SHFT 7</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_0_SHFT 8</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_1_SHFT 9</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_2_SHFT 10</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_3_SHFT 11</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_4_SHFT 12</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_5_SHFT 13</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_6_SHFT 14</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_7_SHFT 15</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_0_MASK 0x0000000000000001UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_1_MASK 0x0000000000000002UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_2_MASK 0x0000000000000004UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_3_MASK 0x0000000000000008UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_4_MASK 0x0000000000000010UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_5_MASK 0x0000000000000020UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_6_MASK 0x0000000000000040UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_7_MASK 0x0000000000000080UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_0_MASK 0x0000000000000100UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_1_MASK 0x0000000000000200UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_2_MASK 0x0000000000000400UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_3_MASK 0x0000000000000800UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_4_MASK 0x0000000000001000UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_5_MASK 0x0000000000002000UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_6_MASK 0x0000000000004000UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_7_MASK 0x0000000000008000UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_0_SHFT 0</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_1_SHFT 1</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_2_SHFT 2</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_3_SHFT 3</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_4_SHFT 4</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_5_SHFT 5</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_6_SHFT 6</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_7_SHFT 7</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_0_SHFT 8</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_1_SHFT 9</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_2_SHFT 10</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_3_SHFT 11</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_4_SHFT 12</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_5_SHFT 13</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_6_SHFT 14</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_7_SHFT 15</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_0_MASK 0x0000000000000001UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_1_MASK 0x0000000000000002UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_2_MASK 0x0000000000000004UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_3_MASK 0x0000000000000008UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_4_MASK 0x0000000000000010UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_5_MASK 0x0000000000000020UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_6_MASK 0x0000000000000040UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_7_MASK 0x0000000000000080UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_0_MASK 0x0000000000000100UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_1_MASK 0x0000000000000200UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_2_MASK 0x0000000000000400UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_3_MASK 0x0000000000000800UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_4_MASK 0x0000000000001000UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_5_MASK 0x0000000000002000UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_6_MASK 0x0000000000004000UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_7_MASK 0x0000000000008000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_0_SHFT 0</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_1_SHFT 1</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_2_SHFT 2</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_3_SHFT 3</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_4_SHFT 4</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_5_SHFT 5</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_6_SHFT 6</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_7_SHFT 7</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_0_SHFT 8</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_1_SHFT 9</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_2_SHFT 10</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_3_SHFT 11</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_4_SHFT 12</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_5_SHFT 13</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_6_SHFT 14</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_7_SHFT 15</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_0_MASK 0x0000000000000001UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_1_MASK 0x0000000000000002UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_2_MASK 0x0000000000000004UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_3_MASK 0x0000000000000008UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_4_MASK 0x0000000000000010UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_5_MASK 0x0000000000000020UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_6_MASK 0x0000000000000040UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_PENDING_7_MASK 0x0000000000000080UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_0_MASK 0x0000000000000100UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_1_MASK 0x0000000000000200UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_2_MASK 0x0000000000000400UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_3_MASK 0x0000000000000800UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_4_MASK 0x0000000000001000UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_5_MASK 0x0000000000002000UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_6_MASK 0x0000000000004000UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_TIMEOUT_7_MASK 0x0000000000008000UL</span>
<span class="p_add">+</span>
 
 union uvh_lb_bau_intd_software_acknowledge_u {
 	unsigned long	v;
<span class="p_del">-	struct uvh_lb_bau_intd_software_acknowledge_s {</span>
<span class="p_add">+	struct uv1h_lb_bau_intd_software_acknowledge_s {</span>
 		unsigned long	pending_0:1;			/* RW, W1C */
 		unsigned long	pending_1:1;			/* RW, W1C */
 		unsigned long	pending_2:1;			/* RW, W1C */
<span class="p_chunk">@@ -1572,27 +2130,84 @@</span> <span class="p_context"> union uvh_lb_bau_intd_software_acknowled</span>
 		unsigned long	timeout_6:1;			/* RW, W1C */
 		unsigned long	timeout_7:1;			/* RW, W1C */
 		unsigned long	rsvd_16_63:48;
<span class="p_del">-	} s;</span>
<span class="p_add">+	} s1;</span>
<span class="p_add">+	struct uv2h_lb_bau_intd_software_acknowledge_s {</span>
<span class="p_add">+		unsigned long	pending_0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_1:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_2:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_3:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_4:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_5:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_6:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_7:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_1:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_2:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_3:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_4:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_5:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_6:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_7:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_16_63:48;</span>
<span class="p_add">+	} s2;</span>
<span class="p_add">+	struct uv3h_lb_bau_intd_software_acknowledge_s {</span>
<span class="p_add">+		unsigned long	pending_0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_1:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_2:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_3:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_4:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_5:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_6:1;			/* RW */</span>
<span class="p_add">+		unsigned long	pending_7:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_1:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_2:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_3:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_4:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_5:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_6:1;			/* RW */</span>
<span class="p_add">+		unsigned long	timeout_7:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_16_63:48;</span>
<span class="p_add">+	} s3;</span>
 };
 
 /* ========================================================================= */
 /*                UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS                 */
 /* ========================================================================= */
<span class="p_del">-#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS 0x320088UL</span>
<span class="p_add">+#define UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS 0x320088UL</span>
<span class="p_add">+#define UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS 0x320088UL</span>
<span class="p_add">+#define UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS 0x320088UL</span>
<span class="p_add">+#define UV4H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS uv_undefined(&quot;UV4H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS&quot;)</span>
<span class="p_add">+#define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS (			\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS :	\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS :	\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS :	\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS)</span>
 #define UVH_LB_BAU_INTD_SOFTWARE_ACKNOWLEDGE_ALIAS_32 0xa70
 
 
 /* ========================================================================= */
 /*                         UVH_LB_BAU_MISC_CONTROL                           */
 /* ========================================================================= */
<span class="p_del">-#define UVH_LB_BAU_MISC_CONTROL 0x320170UL</span>
 #define UV1H_LB_BAU_MISC_CONTROL 0x320170UL
 #define UV2H_LB_BAU_MISC_CONTROL 0x320170UL
 #define UV3H_LB_BAU_MISC_CONTROL 0x320170UL
<span class="p_del">-#define UVH_LB_BAU_MISC_CONTROL_32 0xa10</span>
<span class="p_del">-#define UV1H_LB_BAU_MISC_CONTROL_32 0x320170UL</span>
<span class="p_del">-#define UV2H_LB_BAU_MISC_CONTROL_32 0x320170UL</span>
<span class="p_del">-#define UV3H_LB_BAU_MISC_CONTROL_32 0x320170UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL 0xc8170UL</span>
<span class="p_add">+#define UVH_LB_BAU_MISC_CONTROL (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_MISC_CONTROL :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_MISC_CONTROL :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_MISC_CONTROL :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_MISC_CONTROL)</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_LB_BAU_MISC_CONTROL_32 0xa10</span>
<span class="p_add">+#define UV2H_LB_BAU_MISC_CONTROL_32 0xa10</span>
<span class="p_add">+#define UV3H_LB_BAU_MISC_CONTROL_32 0xa10</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_32 0xa18</span>
<span class="p_add">+#define UVH_LB_BAU_MISC_CONTROL_32 (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_MISC_CONTROL_32 :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_MISC_CONTROL_32 :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_MISC_CONTROL_32 :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_MISC_CONTROL_32)</span>
 
 #define UVH_LB_BAU_MISC_CONTROL_REJECTION_DELAY_SHFT	0
 #define UVH_LB_BAU_MISC_CONTROL_APIC_MODE_SHFT		8
<span class="p_chunk">@@ -1600,8 +2215,6 @@</span> <span class="p_context"> union uvh_lb_bau_intd_software_acknowled</span>
 #define UVH_LB_BAU_MISC_CONTROL_FORCE_LOCK_NOP_SHFT	10
 #define UVH_LB_BAU_MISC_CONTROL_QPI_AGENT_PRESENCE_VECTOR_SHFT 11
 #define UVH_LB_BAU_MISC_CONTROL_DESCRIPTOR_FETCH_MODE_SHFT 14
<span class="p_del">-#define UVH_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_SHFT 15</span>
<span class="p_del">-#define UVH_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_SHFT 16</span>
 #define UVH_LB_BAU_MISC_CONTROL_ENABLE_DUAL_MAPPING_MODE_SHFT 20
 #define UVH_LB_BAU_MISC_CONTROL_VGA_IO_PORT_DECODE_ENABLE_SHFT 21
 #define UVH_LB_BAU_MISC_CONTROL_VGA_IO_PORT_16_BIT_DECODE_SHFT 22
<span class="p_chunk">@@ -1616,8 +2229,6 @@</span> <span class="p_context"> union uvh_lb_bau_intd_software_acknowled</span>
 #define UVH_LB_BAU_MISC_CONTROL_FORCE_LOCK_NOP_MASK	0x0000000000000400UL
 #define UVH_LB_BAU_MISC_CONTROL_QPI_AGENT_PRESENCE_VECTOR_MASK 0x0000000000003800UL
 #define UVH_LB_BAU_MISC_CONTROL_DESCRIPTOR_FETCH_MODE_MASK 0x0000000000004000UL
<span class="p_del">-#define UVH_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_MASK 0x0000000000008000UL</span>
<span class="p_del">-#define UVH_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_MASK 0x00000000000f0000UL</span>
 #define UVH_LB_BAU_MISC_CONTROL_ENABLE_DUAL_MAPPING_MODE_MASK 0x0000000000100000UL
 #define UVH_LB_BAU_MISC_CONTROL_VGA_IO_PORT_DECODE_ENABLE_MASK 0x0000000000200000UL
 #define UVH_LB_BAU_MISC_CONTROL_VGA_IO_PORT_16_BIT_DECODE_MASK 0x0000000000400000UL
<span class="p_chunk">@@ -1666,8 +2277,6 @@</span> <span class="p_context"> union uvh_lb_bau_intd_software_acknowled</span>
 #define UVXH_LB_BAU_MISC_CONTROL_FORCE_LOCK_NOP_SHFT	10
 #define UVXH_LB_BAU_MISC_CONTROL_QPI_AGENT_PRESENCE_VECTOR_SHFT 11
 #define UVXH_LB_BAU_MISC_CONTROL_DESCRIPTOR_FETCH_MODE_SHFT 14
<span class="p_del">-#define UVXH_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_SHFT 15</span>
<span class="p_del">-#define UVXH_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_SHFT 16</span>
 #define UVXH_LB_BAU_MISC_CONTROL_ENABLE_DUAL_MAPPING_MODE_SHFT 20
 #define UVXH_LB_BAU_MISC_CONTROL_VGA_IO_PORT_DECODE_ENABLE_SHFT 21
 #define UVXH_LB_BAU_MISC_CONTROL_VGA_IO_PORT_16_BIT_DECODE_SHFT 22
<span class="p_chunk">@@ -1689,8 +2298,6 @@</span> <span class="p_context"> union uvh_lb_bau_intd_software_acknowled</span>
 #define UVXH_LB_BAU_MISC_CONTROL_FORCE_LOCK_NOP_MASK	0x0000000000000400UL
 #define UVXH_LB_BAU_MISC_CONTROL_QPI_AGENT_PRESENCE_VECTOR_MASK 0x0000000000003800UL
 #define UVXH_LB_BAU_MISC_CONTROL_DESCRIPTOR_FETCH_MODE_MASK 0x0000000000004000UL
<span class="p_del">-#define UVXH_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_MASK 0x0000000000008000UL</span>
<span class="p_del">-#define UVXH_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_MASK 0x00000000000f0000UL</span>
 #define UVXH_LB_BAU_MISC_CONTROL_ENABLE_DUAL_MAPPING_MODE_MASK 0x0000000000100000UL
 #define UVXH_LB_BAU_MISC_CONTROL_VGA_IO_PORT_DECODE_ENABLE_MASK 0x0000000000200000UL
 #define UVXH_LB_BAU_MISC_CONTROL_VGA_IO_PORT_16_BIT_DECODE_MASK 0x0000000000400000UL
<span class="p_chunk">@@ -1807,6 +2414,88 @@</span> <span class="p_context"> union uvh_lb_bau_intd_software_acknowled</span>
 #define UV3H_LB_BAU_MISC_CONTROL_THREAD_KILL_TIMEBASE_MASK 0x00003fc000000000UL
 #define UV3H_LB_BAU_MISC_CONTROL_FUN_MASK		0xffff000000000000UL
 
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_REJECTION_DELAY_SHFT	0</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_APIC_MODE_SHFT		8</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_FORCE_BROADCAST_SHFT	9</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_FORCE_LOCK_NOP_SHFT	10</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_QPI_AGENT_PRESENCE_VECTOR_SHFT 11</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_DESCRIPTOR_FETCH_MODE_SHFT 14</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_RESERVED_15_19_SHFT	15</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ENABLE_DUAL_MAPPING_MODE_SHFT 20</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_VGA_IO_PORT_DECODE_ENABLE_SHFT 21</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_VGA_IO_PORT_16_BIT_DECODE_SHFT 22</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_SUPPRESS_DEST_REGISTRATION_SHFT 23</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_PROGRAMMED_INITIAL_PRIORITY_SHFT 24</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_USE_INCOMING_PRIORITY_SHFT 27</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ENABLE_PROGRAMMED_INITIAL_PRIORITY_SHFT 28</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ENABLE_AUTOMATIC_APIC_MODE_SELECTION_SHFT 29</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_APIC_MODE_STATUS_SHFT	30</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_SUPPRESS_INTERRUPTS_TO_SELF_SHFT 31</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ENABLE_LOCK_BASED_SYSTEM_FLUSH_SHFT 32</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ENABLE_EXTENDED_SB_STATUS_SHFT 33</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_SUPPRESS_INT_PRIO_UDT_TO_SELF_SHFT 34</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_USE_LEGACY_DESCRIPTOR_FORMATS_SHFT 35</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_SUPPRESS_QUIESCE_MSGS_TO_QPI_SHFT 36</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_RESERVED_37_SHFT	37</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_THREAD_KILL_TIMEBASE_SHFT 38</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ADDRESS_INTERLEAVE_SELECT_SHFT 46</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_FUN_SHFT		48</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_REJECTION_DELAY_MASK	0x00000000000000ffUL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_APIC_MODE_MASK		0x0000000000000100UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_FORCE_BROADCAST_MASK	0x0000000000000200UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_FORCE_LOCK_NOP_MASK	0x0000000000000400UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_QPI_AGENT_PRESENCE_VECTOR_MASK 0x0000000000003800UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_DESCRIPTOR_FETCH_MODE_MASK 0x0000000000004000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_RESERVED_15_19_MASK	0x00000000000f8000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ENABLE_DUAL_MAPPING_MODE_MASK 0x0000000000100000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_VGA_IO_PORT_DECODE_ENABLE_MASK 0x0000000000200000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_VGA_IO_PORT_16_BIT_DECODE_MASK 0x0000000000400000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_SUPPRESS_DEST_REGISTRATION_MASK 0x0000000000800000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_PROGRAMMED_INITIAL_PRIORITY_MASK 0x0000000007000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_USE_INCOMING_PRIORITY_MASK 0x0000000008000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ENABLE_PROGRAMMED_INITIAL_PRIORITY_MASK 0x0000000010000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ENABLE_AUTOMATIC_APIC_MODE_SELECTION_MASK 0x0000000020000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_APIC_MODE_STATUS_MASK	0x0000000040000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_SUPPRESS_INTERRUPTS_TO_SELF_MASK 0x0000000080000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ENABLE_LOCK_BASED_SYSTEM_FLUSH_MASK 0x0000000100000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ENABLE_EXTENDED_SB_STATUS_MASK 0x0000000200000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_SUPPRESS_INT_PRIO_UDT_TO_SELF_MASK 0x0000000400000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_USE_LEGACY_DESCRIPTOR_FORMATS_MASK 0x0000000800000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_SUPPRESS_QUIESCE_MSGS_TO_QPI_MASK 0x0000001000000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_RESERVED_37_MASK	0x0000002000000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_THREAD_KILL_TIMEBASE_MASK 0x00003fc000000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ADDRESS_INTERLEAVE_SELECT_MASK 0x0000400000000000UL</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_FUN_MASK		0xffff000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_MASK	\</span>
<span class="p_add">+	uv_undefined(&quot;UV4H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_MASK&quot;)</span>
<span class="p_add">+#define UVH_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_MASK (	\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_MASK : \</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_MASK : \</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_MASK : \</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_MASK)</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_SHFT	\</span>
<span class="p_add">+	uv_undefined(&quot;UV4H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_SHFT&quot;)</span>
<span class="p_add">+#define UVH_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_SHFT (	\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_SHFT : \</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_SHFT : \</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_SHFT : \</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_MISC_CONTROL_ENABLE_INTD_SOFT_ACK_MODE_SHFT)</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_MASK	\</span>
<span class="p_add">+	uv_undefined(&quot;UV4H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_MASK&quot;)</span>
<span class="p_add">+#define UVH_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_MASK (	\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_MASK : \</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_MASK : \</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_MASK : \</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_MASK)</span>
<span class="p_add">+#define UV4H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_SHFT	\</span>
<span class="p_add">+	uv_undefined(&quot;UV4H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_SHFT&quot;)</span>
<span class="p_add">+#define UVH_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_SHFT (	\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_SHFT : \</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_SHFT : \</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_SHFT : \</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_MISC_CONTROL_INTD_SOFT_ACK_TIMEOUT_PERIOD_SHFT)</span>
<span class="p_add">+</span>
 union uvh_lb_bau_misc_control_u {
 	unsigned long	v;
 	struct uvh_lb_bau_misc_control_s {
<span class="p_chunk">@@ -1816,8 +2505,7 @@</span> <span class="p_context"> union uvh_lb_bau_misc_control_u {</span>
 		unsigned long	force_lock_nop:1;		/* RW */
 		unsigned long	qpi_agent_presence_vector:3;	/* RW */
 		unsigned long	descriptor_fetch_mode:1;	/* RW */
<span class="p_del">-		unsigned long	enable_intd_soft_ack_mode:1;	/* RW */</span>
<span class="p_del">-		unsigned long	intd_soft_ack_timeout_period:4;	/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_15_19:5;</span>
 		unsigned long	enable_dual_mapping_mode:1;	/* RW */
 		unsigned long	vga_io_port_decode_enable:1;	/* RW */
 		unsigned long	vga_io_port_16_bit_decode:1;	/* RW */
<span class="p_chunk">@@ -1854,8 +2542,7 @@</span> <span class="p_context"> union uvh_lb_bau_misc_control_u {</span>
 		unsigned long	force_lock_nop:1;		/* RW */
 		unsigned long	qpi_agent_presence_vector:3;	/* RW */
 		unsigned long	descriptor_fetch_mode:1;	/* RW */
<span class="p_del">-		unsigned long	enable_intd_soft_ack_mode:1;	/* RW */</span>
<span class="p_del">-		unsigned long	intd_soft_ack_timeout_period:4;	/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_15_19:5;</span>
 		unsigned long	enable_dual_mapping_mode:1;	/* RW */
 		unsigned long	vga_io_port_decode_enable:1;	/* RW */
 		unsigned long	vga_io_port_16_bit_decode:1;	/* RW */
<span class="p_chunk">@@ -1928,13 +2615,59 @@</span> <span class="p_context"> union uvh_lb_bau_misc_control_u {</span>
 		unsigned long	rsvd_46_47:2;
 		unsigned long	fun:16;				/* RW */
 	} s3;
<span class="p_add">+	struct uv4h_lb_bau_misc_control_s {</span>
<span class="p_add">+		unsigned long	rejection_delay:8;		/* RW */</span>
<span class="p_add">+		unsigned long	apic_mode:1;			/* RW */</span>
<span class="p_add">+		unsigned long	force_broadcast:1;		/* RW */</span>
<span class="p_add">+		unsigned long	force_lock_nop:1;		/* RW */</span>
<span class="p_add">+		unsigned long	qpi_agent_presence_vector:3;	/* RW */</span>
<span class="p_add">+		unsigned long	descriptor_fetch_mode:1;	/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_15_19:5;</span>
<span class="p_add">+		unsigned long	enable_dual_mapping_mode:1;	/* RW */</span>
<span class="p_add">+		unsigned long	vga_io_port_decode_enable:1;	/* RW */</span>
<span class="p_add">+		unsigned long	vga_io_port_16_bit_decode:1;	/* RW */</span>
<span class="p_add">+		unsigned long	suppress_dest_registration:1;	/* RW */</span>
<span class="p_add">+		unsigned long	programmed_initial_priority:3;	/* RW */</span>
<span class="p_add">+		unsigned long	use_incoming_priority:1;	/* RW */</span>
<span class="p_add">+		unsigned long	enable_programmed_initial_priority:1;/* RW */</span>
<span class="p_add">+		unsigned long	enable_automatic_apic_mode_selection:1;/* RW */</span>
<span class="p_add">+		unsigned long	apic_mode_status:1;		/* RO */</span>
<span class="p_add">+		unsigned long	suppress_interrupts_to_self:1;	/* RW */</span>
<span class="p_add">+		unsigned long	enable_lock_based_system_flush:1;/* RW */</span>
<span class="p_add">+		unsigned long	enable_extended_sb_status:1;	/* RW */</span>
<span class="p_add">+		unsigned long	suppress_int_prio_udt_to_self:1;/* RW */</span>
<span class="p_add">+		unsigned long	use_legacy_descriptor_formats:1;/* RW */</span>
<span class="p_add">+		unsigned long	suppress_quiesce_msgs_to_qpi:1;	/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_37:1;</span>
<span class="p_add">+		unsigned long	thread_kill_timebase:8;		/* RW */</span>
<span class="p_add">+		unsigned long	address_interleave_select:1;	/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_47:1;</span>
<span class="p_add">+		unsigned long	fun:16;				/* RW */</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
 /*                     UVH_LB_BAU_SB_ACTIVATION_CONTROL                      */
 /* ========================================================================= */
<span class="p_del">-#define UVH_LB_BAU_SB_ACTIVATION_CONTROL 0x320020UL</span>
<span class="p_del">-#define UVH_LB_BAU_SB_ACTIVATION_CONTROL_32 0x9a8</span>
<span class="p_add">+#define UV1H_LB_BAU_SB_ACTIVATION_CONTROL 0x320020UL</span>
<span class="p_add">+#define UV2H_LB_BAU_SB_ACTIVATION_CONTROL 0x320020UL</span>
<span class="p_add">+#define UV3H_LB_BAU_SB_ACTIVATION_CONTROL 0x320020UL</span>
<span class="p_add">+#define UV4H_LB_BAU_SB_ACTIVATION_CONTROL 0xc8020UL</span>
<span class="p_add">+#define UVH_LB_BAU_SB_ACTIVATION_CONTROL (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_SB_ACTIVATION_CONTROL :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_SB_ACTIVATION_CONTROL :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_SB_ACTIVATION_CONTROL :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_SB_ACTIVATION_CONTROL)</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_LB_BAU_SB_ACTIVATION_CONTROL_32 0x9a8</span>
<span class="p_add">+#define UV2H_LB_BAU_SB_ACTIVATION_CONTROL_32 0x9a8</span>
<span class="p_add">+#define UV3H_LB_BAU_SB_ACTIVATION_CONTROL_32 0x9a8</span>
<span class="p_add">+#define UV4H_LB_BAU_SB_ACTIVATION_CONTROL_32 0x9c8</span>
<span class="p_add">+#define UVH_LB_BAU_SB_ACTIVATION_CONTROL_32 (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_SB_ACTIVATION_CONTROL_32 :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_SB_ACTIVATION_CONTROL_32 :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_SB_ACTIVATION_CONTROL_32 :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_SB_ACTIVATION_CONTROL_32)</span>
 
 #define UVH_LB_BAU_SB_ACTIVATION_CONTROL_INDEX_SHFT	0
 #define UVH_LB_BAU_SB_ACTIVATION_CONTROL_PUSH_SHFT	62
<span class="p_chunk">@@ -1943,6 +2676,7 @@</span> <span class="p_context"> union uvh_lb_bau_misc_control_u {</span>
 #define UVH_LB_BAU_SB_ACTIVATION_CONTROL_PUSH_MASK	0x4000000000000000UL
 #define UVH_LB_BAU_SB_ACTIVATION_CONTROL_INIT_MASK	0x8000000000000000UL
 
<span class="p_add">+</span>
 union uvh_lb_bau_sb_activation_control_u {
 	unsigned long	v;
 	struct uvh_lb_bau_sb_activation_control_s {
<span class="p_chunk">@@ -1956,12 +2690,30 @@</span> <span class="p_context"> union uvh_lb_bau_sb_activation_control_u</span>
 /* ========================================================================= */
 /*                    UVH_LB_BAU_SB_ACTIVATION_STATUS_0                      */
 /* ========================================================================= */
<span class="p_del">-#define UVH_LB_BAU_SB_ACTIVATION_STATUS_0 0x320030UL</span>
<span class="p_del">-#define UVH_LB_BAU_SB_ACTIVATION_STATUS_0_32 0x9b0</span>
<span class="p_add">+#define UV1H_LB_BAU_SB_ACTIVATION_STATUS_0 0x320030UL</span>
<span class="p_add">+#define UV2H_LB_BAU_SB_ACTIVATION_STATUS_0 0x320030UL</span>
<span class="p_add">+#define UV3H_LB_BAU_SB_ACTIVATION_STATUS_0 0x320030UL</span>
<span class="p_add">+#define UV4H_LB_BAU_SB_ACTIVATION_STATUS_0 0xc8030UL</span>
<span class="p_add">+#define UVH_LB_BAU_SB_ACTIVATION_STATUS_0 (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_SB_ACTIVATION_STATUS_0 :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_SB_ACTIVATION_STATUS_0 :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_SB_ACTIVATION_STATUS_0 :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_SB_ACTIVATION_STATUS_0)</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_LB_BAU_SB_ACTIVATION_STATUS_0_32 0x9b0</span>
<span class="p_add">+#define UV2H_LB_BAU_SB_ACTIVATION_STATUS_0_32 0x9b0</span>
<span class="p_add">+#define UV3H_LB_BAU_SB_ACTIVATION_STATUS_0_32 0x9b0</span>
<span class="p_add">+#define UV4H_LB_BAU_SB_ACTIVATION_STATUS_0_32 0x9d0</span>
<span class="p_add">+#define UVH_LB_BAU_SB_ACTIVATION_STATUS_0_32 (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_SB_ACTIVATION_STATUS_0_32 :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_SB_ACTIVATION_STATUS_0_32 :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_SB_ACTIVATION_STATUS_0_32 :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_SB_ACTIVATION_STATUS_0_32)</span>
 
 #define UVH_LB_BAU_SB_ACTIVATION_STATUS_0_STATUS_SHFT	0
 #define UVH_LB_BAU_SB_ACTIVATION_STATUS_0_STATUS_MASK	0xffffffffffffffffUL
 
<span class="p_add">+</span>
 union uvh_lb_bau_sb_activation_status_0_u {
 	unsigned long	v;
 	struct uvh_lb_bau_sb_activation_status_0_s {
<span class="p_chunk">@@ -1972,12 +2724,30 @@</span> <span class="p_context"> union uvh_lb_bau_sb_activation_status_0_</span>
 /* ========================================================================= */
 /*                    UVH_LB_BAU_SB_ACTIVATION_STATUS_1                      */
 /* ========================================================================= */
<span class="p_del">-#define UVH_LB_BAU_SB_ACTIVATION_STATUS_1 0x320040UL</span>
<span class="p_del">-#define UVH_LB_BAU_SB_ACTIVATION_STATUS_1_32 0x9b8</span>
<span class="p_add">+#define UV1H_LB_BAU_SB_ACTIVATION_STATUS_1 0x320040UL</span>
<span class="p_add">+#define UV2H_LB_BAU_SB_ACTIVATION_STATUS_1 0x320040UL</span>
<span class="p_add">+#define UV3H_LB_BAU_SB_ACTIVATION_STATUS_1 0x320040UL</span>
<span class="p_add">+#define UV4H_LB_BAU_SB_ACTIVATION_STATUS_1 0xc8040UL</span>
<span class="p_add">+#define UVH_LB_BAU_SB_ACTIVATION_STATUS_1 (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_SB_ACTIVATION_STATUS_1 :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_SB_ACTIVATION_STATUS_1 :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_SB_ACTIVATION_STATUS_1 :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_SB_ACTIVATION_STATUS_1)</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_LB_BAU_SB_ACTIVATION_STATUS_1_32 0x9b8</span>
<span class="p_add">+#define UV2H_LB_BAU_SB_ACTIVATION_STATUS_1_32 0x9b8</span>
<span class="p_add">+#define UV3H_LB_BAU_SB_ACTIVATION_STATUS_1_32 0x9b8</span>
<span class="p_add">+#define UV4H_LB_BAU_SB_ACTIVATION_STATUS_1_32 0x9d8</span>
<span class="p_add">+#define UVH_LB_BAU_SB_ACTIVATION_STATUS_1_32 (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_SB_ACTIVATION_STATUS_1_32 :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_SB_ACTIVATION_STATUS_1_32 :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_SB_ACTIVATION_STATUS_1_32 :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_SB_ACTIVATION_STATUS_1_32)</span>
 
 #define UVH_LB_BAU_SB_ACTIVATION_STATUS_1_STATUS_SHFT	0
 #define UVH_LB_BAU_SB_ACTIVATION_STATUS_1_STATUS_MASK	0xffffffffffffffffUL
 
<span class="p_add">+</span>
 union uvh_lb_bau_sb_activation_status_1_u {
 	unsigned long	v;
 	struct uvh_lb_bau_sb_activation_status_1_s {
<span class="p_chunk">@@ -1988,23 +2758,55 @@</span> <span class="p_context"> union uvh_lb_bau_sb_activation_status_1_</span>
 /* ========================================================================= */
 /*                      UVH_LB_BAU_SB_DESCRIPTOR_BASE                        */
 /* ========================================================================= */
<span class="p_del">-#define UVH_LB_BAU_SB_DESCRIPTOR_BASE 0x320010UL</span>
<span class="p_del">-#define UVH_LB_BAU_SB_DESCRIPTOR_BASE_32 0x9a0</span>
<span class="p_add">+#define UV1H_LB_BAU_SB_DESCRIPTOR_BASE 0x320010UL</span>
<span class="p_add">+#define UV2H_LB_BAU_SB_DESCRIPTOR_BASE 0x320010UL</span>
<span class="p_add">+#define UV3H_LB_BAU_SB_DESCRIPTOR_BASE 0x320010UL</span>
<span class="p_add">+#define UV4H_LB_BAU_SB_DESCRIPTOR_BASE 0xc8010UL</span>
<span class="p_add">+#define UVH_LB_BAU_SB_DESCRIPTOR_BASE (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_SB_DESCRIPTOR_BASE :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_SB_DESCRIPTOR_BASE :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_SB_DESCRIPTOR_BASE :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_SB_DESCRIPTOR_BASE)</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_LB_BAU_SB_DESCRIPTOR_BASE_32 0x9a0</span>
<span class="p_add">+#define UV2H_LB_BAU_SB_DESCRIPTOR_BASE_32 0x9a0</span>
<span class="p_add">+#define UV3H_LB_BAU_SB_DESCRIPTOR_BASE_32 0x9a0</span>
<span class="p_add">+#define UV4H_LB_BAU_SB_DESCRIPTOR_BASE_32 0x9c0</span>
<span class="p_add">+#define UVH_LB_BAU_SB_DESCRIPTOR_BASE_32 (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_LB_BAU_SB_DESCRIPTOR_BASE_32 :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_SB_DESCRIPTOR_BASE_32 :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_SB_DESCRIPTOR_BASE_32 :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_SB_DESCRIPTOR_BASE_32)</span>
 
 #define UVH_LB_BAU_SB_DESCRIPTOR_BASE_PAGE_ADDRESS_SHFT	12
 #define UVH_LB_BAU_SB_DESCRIPTOR_BASE_NODE_ID_SHFT	49
<span class="p_del">-#define UVH_LB_BAU_SB_DESCRIPTOR_BASE_PAGE_ADDRESS_MASK	0x000007fffffff000UL</span>
 #define UVH_LB_BAU_SB_DESCRIPTOR_BASE_NODE_ID_MASK	0x7ffe000000000000UL
 
<span class="p_add">+#define UV1H_LB_BAU_SB_DESCRIPTOR_BASE_PAGE_ADDRESS_MASK 0x000007fffffff000UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV2H_LB_BAU_SB_DESCRIPTOR_BASE_PAGE_ADDRESS_MASK 0x000007fffffff000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV3H_LB_BAU_SB_DESCRIPTOR_BASE_PAGE_ADDRESS_MASK 0x000007fffffff000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV4H_LB_BAU_SB_DESCRIPTOR_BASE_PAGE_ADDRESS_MASK 0x00003ffffffff000UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
 union uvh_lb_bau_sb_descriptor_base_u {
 	unsigned long	v;
 	struct uvh_lb_bau_sb_descriptor_base_s {
 		unsigned long	rsvd_0_11:12;
<span class="p_del">-		unsigned long	page_address:31;		/* RW */</span>
<span class="p_del">-		unsigned long	rsvd_43_48:6;</span>
<span class="p_add">+		unsigned long	rsvd_12_48:37;</span>
 		unsigned long	node_id:14;			/* RW */
 		unsigned long	rsvd_63:1;
 	} s;
<span class="p_add">+	struct uv4h_lb_bau_sb_descriptor_base_s {</span>
<span class="p_add">+		unsigned long	rsvd_0_11:12;</span>
<span class="p_add">+		unsigned long	page_address:34;		/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_46_48:3;</span>
<span class="p_add">+		unsigned long	node_id:14;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_63:1;</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
<span class="p_chunk">@@ -2014,6 +2816,7 @@</span> <span class="p_context"> union uvh_lb_bau_sb_descriptor_base_u {</span>
 #define UV1H_NODE_ID 0x0UL
 #define UV2H_NODE_ID 0x0UL
 #define UV3H_NODE_ID 0x0UL
<span class="p_add">+#define UV4H_NODE_ID 0x0UL</span>
 
 #define UVH_NODE_ID_FORCE1_SHFT				0
 #define UVH_NODE_ID_MANUFACTURER_SHFT			1
<span class="p_chunk">@@ -2090,6 +2893,26 @@</span> <span class="p_context"> union uvh_lb_bau_sb_descriptor_base_u {</span>
 #define UV3H_NODE_ID_NODES_PER_BIT_MASK			0x01fc000000000000UL
 #define UV3H_NODE_ID_NI_PORT_MASK			0x3e00000000000000UL
 
<span class="p_add">+#define UV4H_NODE_ID_FORCE1_SHFT			0</span>
<span class="p_add">+#define UV4H_NODE_ID_MANUFACTURER_SHFT			1</span>
<span class="p_add">+#define UV4H_NODE_ID_PART_NUMBER_SHFT			12</span>
<span class="p_add">+#define UV4H_NODE_ID_REVISION_SHFT			28</span>
<span class="p_add">+#define UV4H_NODE_ID_NODE_ID_SHFT			32</span>
<span class="p_add">+#define UV4H_NODE_ID_ROUTER_SELECT_SHFT			48</span>
<span class="p_add">+#define UV4H_NODE_ID_RESERVED_2_SHFT			49</span>
<span class="p_add">+#define UV4H_NODE_ID_NODES_PER_BIT_SHFT			50</span>
<span class="p_add">+#define UV4H_NODE_ID_NI_PORT_SHFT			57</span>
<span class="p_add">+#define UV4H_NODE_ID_FORCE1_MASK			0x0000000000000001UL</span>
<span class="p_add">+#define UV4H_NODE_ID_MANUFACTURER_MASK			0x0000000000000ffeUL</span>
<span class="p_add">+#define UV4H_NODE_ID_PART_NUMBER_MASK			0x000000000ffff000UL</span>
<span class="p_add">+#define UV4H_NODE_ID_REVISION_MASK			0x00000000f0000000UL</span>
<span class="p_add">+#define UV4H_NODE_ID_NODE_ID_MASK			0x00007fff00000000UL</span>
<span class="p_add">+#define UV4H_NODE_ID_ROUTER_SELECT_MASK			0x0001000000000000UL</span>
<span class="p_add">+#define UV4H_NODE_ID_RESERVED_2_MASK			0x0002000000000000UL</span>
<span class="p_add">+#define UV4H_NODE_ID_NODES_PER_BIT_MASK			0x01fc000000000000UL</span>
<span class="p_add">+#define UV4H_NODE_ID_NI_PORT_MASK			0x3e00000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
 union uvh_node_id_u {
 	unsigned long	v;
 	struct uvh_node_id_s {
<span class="p_chunk">@@ -2147,17 +2970,40 @@</span> <span class="p_context"> union uvh_node_id_u {</span>
 		unsigned long	ni_port:5;			/* RO */
 		unsigned long	rsvd_62_63:2;
 	} s3;
<span class="p_add">+	struct uv4h_node_id_s {</span>
<span class="p_add">+		unsigned long	force1:1;			/* RO */</span>
<span class="p_add">+		unsigned long	manufacturer:11;		/* RO */</span>
<span class="p_add">+		unsigned long	part_number:16;			/* RO */</span>
<span class="p_add">+		unsigned long	revision:4;			/* RO */</span>
<span class="p_add">+		unsigned long	node_id:15;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_47:1;</span>
<span class="p_add">+		unsigned long	router_select:1;		/* RO */</span>
<span class="p_add">+		unsigned long	rsvd_49:1;</span>
<span class="p_add">+		unsigned long	nodes_per_bit:7;		/* RO */</span>
<span class="p_add">+		unsigned long	ni_port:5;			/* RO */</span>
<span class="p_add">+		unsigned long	rsvd_62_63:2;</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
 /*                          UVH_NODE_PRESENT_TABLE                           */
 /* ========================================================================= */
 #define UVH_NODE_PRESENT_TABLE 0x1400UL
<span class="p_del">-#define UVH_NODE_PRESENT_TABLE_DEPTH 16</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_NODE_PRESENT_TABLE_DEPTH 16</span>
<span class="p_add">+#define UV2H_NODE_PRESENT_TABLE_DEPTH 16</span>
<span class="p_add">+#define UV3H_NODE_PRESENT_TABLE_DEPTH 16</span>
<span class="p_add">+#define UV4H_NODE_PRESENT_TABLE_DEPTH 4</span>
<span class="p_add">+#define UVH_NODE_PRESENT_TABLE_DEPTH (					\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_NODE_PRESENT_TABLE_DEPTH :			\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_NODE_PRESENT_TABLE_DEPTH :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_NODE_PRESENT_TABLE_DEPTH :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_NODE_PRESENT_TABLE_DEPTH)</span>
 
 #define UVH_NODE_PRESENT_TABLE_NODES_SHFT		0
 #define UVH_NODE_PRESENT_TABLE_NODES_MASK		0xffffffffffffffffUL
 
<span class="p_add">+</span>
 union uvh_node_present_table_u {
 	unsigned long	v;
 	struct uvh_node_present_table_s {
<span class="p_chunk">@@ -2168,7 +3014,15 @@</span> <span class="p_context"> union uvh_node_present_table_u {</span>
 /* ========================================================================= */
 /*                 UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR                  */
 /* ========================================================================= */
<span class="p_del">-#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR 0x16000c8UL</span>
<span class="p_add">+#define UV1H_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR 0x16000c8UL</span>
<span class="p_add">+#define UV2H_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR 0x16000c8UL</span>
<span class="p_add">+#define UV3H_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR 0x16000c8UL</span>
<span class="p_add">+#define UV4H_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR 0x4800c8UL</span>
<span class="p_add">+#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR (			\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR :	\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR :	\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR :	\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR)</span>
 
 #define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR_BASE_SHFT 24
 #define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR_M_ALIAS_SHFT 48
<span class="p_chunk">@@ -2177,6 +3031,7 @@</span> <span class="p_context"> union uvh_node_present_table_u {</span>
 #define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR_M_ALIAS_MASK 0x001f000000000000UL
 #define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_0_MMR_ENABLE_MASK 0x8000000000000000UL
 
<span class="p_add">+</span>
 union uvh_rh_gam_alias210_overlay_config_0_mmr_u {
 	unsigned long	v;
 	struct uvh_rh_gam_alias210_overlay_config_0_mmr_s {
<span class="p_chunk">@@ -2192,7 +3047,15 @@</span> <span class="p_context"> union uvh_rh_gam_alias210_overlay_config</span>
 /* ========================================================================= */
 /*                 UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR                  */
 /* ========================================================================= */
<span class="p_del">-#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR 0x16000d8UL</span>
<span class="p_add">+#define UV1H_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR 0x16000d8UL</span>
<span class="p_add">+#define UV2H_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR 0x16000d8UL</span>
<span class="p_add">+#define UV3H_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR 0x16000d8UL</span>
<span class="p_add">+#define UV4H_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR 0x4800d8UL</span>
<span class="p_add">+#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR (			\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR :	\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR :	\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR :	\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR)</span>
 
 #define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR_BASE_SHFT 24
 #define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR_M_ALIAS_SHFT 48
<span class="p_chunk">@@ -2201,6 +3064,7 @@</span> <span class="p_context"> union uvh_rh_gam_alias210_overlay_config</span>
 #define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR_M_ALIAS_MASK 0x001f000000000000UL
 #define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_1_MMR_ENABLE_MASK 0x8000000000000000UL
 
<span class="p_add">+</span>
 union uvh_rh_gam_alias210_overlay_config_1_mmr_u {
 	unsigned long	v;
 	struct uvh_rh_gam_alias210_overlay_config_1_mmr_s {
<span class="p_chunk">@@ -2216,7 +3080,15 @@</span> <span class="p_context"> union uvh_rh_gam_alias210_overlay_config</span>
 /* ========================================================================= */
 /*                 UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR                  */
 /* ========================================================================= */
<span class="p_del">-#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR 0x16000e8UL</span>
<span class="p_add">+#define UV1H_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR 0x16000e8UL</span>
<span class="p_add">+#define UV2H_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR 0x16000e8UL</span>
<span class="p_add">+#define UV3H_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR 0x16000e8UL</span>
<span class="p_add">+#define UV4H_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR 0x4800e8UL</span>
<span class="p_add">+#define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR (			\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR :	\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR :	\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR :	\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR)</span>
 
 #define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR_BASE_SHFT 24
 #define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR_M_ALIAS_SHFT 48
<span class="p_chunk">@@ -2225,6 +3097,7 @@</span> <span class="p_context"> union uvh_rh_gam_alias210_overlay_config</span>
 #define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR_M_ALIAS_MASK 0x001f000000000000UL
 #define UVH_RH_GAM_ALIAS210_OVERLAY_CONFIG_2_MMR_ENABLE_MASK 0x8000000000000000UL
 
<span class="p_add">+</span>
 union uvh_rh_gam_alias210_overlay_config_2_mmr_u {
 	unsigned long	v;
 	struct uvh_rh_gam_alias210_overlay_config_2_mmr_s {
<span class="p_chunk">@@ -2240,11 +3113,20 @@</span> <span class="p_context"> union uvh_rh_gam_alias210_overlay_config</span>
 /* ========================================================================= */
 /*                UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR                  */
 /* ========================================================================= */
<span class="p_del">-#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR 0x16000d0UL</span>
<span class="p_add">+#define UV1H_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR 0x16000d0UL</span>
<span class="p_add">+#define UV2H_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR 0x16000d0UL</span>
<span class="p_add">+#define UV3H_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR 0x16000d0UL</span>
<span class="p_add">+#define UV4H_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR 0x4800d0UL</span>
<span class="p_add">+#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR (			\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR :	\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR :	\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR :	\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR)</span>
 
 #define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR_DEST_BASE_SHFT 24
 #define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_0_MMR_DEST_BASE_MASK 0x00003fffff000000UL
 
<span class="p_add">+</span>
 union uvh_rh_gam_alias210_redirect_config_0_mmr_u {
 	unsigned long	v;
 	struct uvh_rh_gam_alias210_redirect_config_0_mmr_s {
<span class="p_chunk">@@ -2257,11 +3139,20 @@</span> <span class="p_context"> union uvh_rh_gam_alias210_redirect_confi</span>
 /* ========================================================================= */
 /*                UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR                  */
 /* ========================================================================= */
<span class="p_del">-#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR 0x16000e0UL</span>
<span class="p_add">+#define UV1H_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR 0x16000e0UL</span>
<span class="p_add">+#define UV2H_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR 0x16000e0UL</span>
<span class="p_add">+#define UV3H_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR 0x16000e0UL</span>
<span class="p_add">+#define UV4H_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR 0x4800e0UL</span>
<span class="p_add">+#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR (			\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR :	\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR :	\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR :	\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR)</span>
 
 #define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR_DEST_BASE_SHFT 24
 #define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_1_MMR_DEST_BASE_MASK 0x00003fffff000000UL
 
<span class="p_add">+</span>
 union uvh_rh_gam_alias210_redirect_config_1_mmr_u {
 	unsigned long	v;
 	struct uvh_rh_gam_alias210_redirect_config_1_mmr_s {
<span class="p_chunk">@@ -2274,11 +3165,20 @@</span> <span class="p_context"> union uvh_rh_gam_alias210_redirect_confi</span>
 /* ========================================================================= */
 /*                UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR                  */
 /* ========================================================================= */
<span class="p_del">-#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR 0x16000f0UL</span>
<span class="p_add">+#define UV1H_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR 0x16000f0UL</span>
<span class="p_add">+#define UV2H_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR 0x16000f0UL</span>
<span class="p_add">+#define UV3H_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR 0x16000f0UL</span>
<span class="p_add">+#define UV4H_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR 0x4800f0UL</span>
<span class="p_add">+#define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR (			\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR :	\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR :	\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR :	\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR)</span>
 
 #define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR_DEST_BASE_SHFT 24
 #define UVH_RH_GAM_ALIAS210_REDIRECT_CONFIG_2_MMR_DEST_BASE_MASK 0x00003fffff000000UL
 
<span class="p_add">+</span>
 union uvh_rh_gam_alias210_redirect_config_2_mmr_u {
 	unsigned long	v;
 	struct uvh_rh_gam_alias210_redirect_config_2_mmr_s {
<span class="p_chunk">@@ -2291,14 +3191,17 @@</span> <span class="p_context"> union uvh_rh_gam_alias210_redirect_confi</span>
 /* ========================================================================= */
 /*                          UVH_RH_GAM_CONFIG_MMR                            */
 /* ========================================================================= */
<span class="p_del">-#define UVH_RH_GAM_CONFIG_MMR 0x1600000UL</span>
 #define UV1H_RH_GAM_CONFIG_MMR 0x1600000UL
 #define UV2H_RH_GAM_CONFIG_MMR 0x1600000UL
 #define UV3H_RH_GAM_CONFIG_MMR 0x1600000UL
<span class="p_add">+#define UV4H_RH_GAM_CONFIG_MMR 0x480000UL</span>
<span class="p_add">+#define UVH_RH_GAM_CONFIG_MMR (						\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_RH_GAM_CONFIG_MMR :				\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_RH_GAM_CONFIG_MMR :				\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_RH_GAM_CONFIG_MMR :				\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_RH_GAM_CONFIG_MMR)</span>
 
<span class="p_del">-#define UVH_RH_GAM_CONFIG_MMR_M_SKT_SHFT		0</span>
 #define UVH_RH_GAM_CONFIG_MMR_N_SKT_SHFT		6
<span class="p_del">-#define UVH_RH_GAM_CONFIG_MMR_M_SKT_MASK		0x000000000000003fUL</span>
 #define UVH_RH_GAM_CONFIG_MMR_N_SKT_MASK		0x00000000000003c0UL
 
 #define UV1H_RH_GAM_CONFIG_MMR_M_SKT_SHFT		0
<span class="p_chunk">@@ -2308,9 +3211,7 @@</span> <span class="p_context"> union uvh_rh_gam_alias210_redirect_confi</span>
 #define UV1H_RH_GAM_CONFIG_MMR_N_SKT_MASK		0x00000000000003c0UL
 #define UV1H_RH_GAM_CONFIG_MMR_MMIOL_CFG_MASK		0x0000000000001000UL
 
<span class="p_del">-#define UVXH_RH_GAM_CONFIG_MMR_M_SKT_SHFT		0</span>
 #define UVXH_RH_GAM_CONFIG_MMR_N_SKT_SHFT		6
<span class="p_del">-#define UVXH_RH_GAM_CONFIG_MMR_M_SKT_MASK		0x000000000000003fUL</span>
 #define UVXH_RH_GAM_CONFIG_MMR_N_SKT_MASK		0x00000000000003c0UL
 
 #define UV2H_RH_GAM_CONFIG_MMR_M_SKT_SHFT		0
<span class="p_chunk">@@ -2323,10 +3224,14 @@</span> <span class="p_context"> union uvh_rh_gam_alias210_redirect_confi</span>
 #define UV3H_RH_GAM_CONFIG_MMR_M_SKT_MASK		0x000000000000003fUL
 #define UV3H_RH_GAM_CONFIG_MMR_N_SKT_MASK		0x00000000000003c0UL
 
<span class="p_add">+#define UV4H_RH_GAM_CONFIG_MMR_N_SKT_SHFT		6</span>
<span class="p_add">+#define UV4H_RH_GAM_CONFIG_MMR_N_SKT_MASK		0x00000000000003c0UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
 union uvh_rh_gam_config_mmr_u {
 	unsigned long	v;
 	struct uvh_rh_gam_config_mmr_s {
<span class="p_del">-		unsigned long	m_skt:6;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_0_5:6;</span>
 		unsigned long	n_skt:4;			/* RW */
 		unsigned long	rsvd_10_63:54;
 	} s;
<span class="p_chunk">@@ -2338,7 +3243,7 @@</span> <span class="p_context"> union uvh_rh_gam_config_mmr_u {</span>
 		unsigned long	rsvd_13_63:51;
 	} s1;
 	struct uvxh_rh_gam_config_mmr_s {
<span class="p_del">-		unsigned long	m_skt:6;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_0_5:6;</span>
 		unsigned long	n_skt:4;			/* RW */
 		unsigned long	rsvd_10_63:54;
 	} sx;
<span class="p_chunk">@@ -2352,20 +3257,28 @@</span> <span class="p_context"> union uvh_rh_gam_config_mmr_u {</span>
 		unsigned long	n_skt:4;			/* RW */
 		unsigned long	rsvd_10_63:54;
 	} s3;
<span class="p_add">+	struct uv4h_rh_gam_config_mmr_s {</span>
<span class="p_add">+		unsigned long	rsvd_0_5:6;</span>
<span class="p_add">+		unsigned long	n_skt:4;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_10_63:54;</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
 /*                    UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR                      */
 /* ========================================================================= */
<span class="p_del">-#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR 0x1600010UL</span>
 #define UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR 0x1600010UL
 #define UV2H_RH_GAM_GRU_OVERLAY_CONFIG_MMR 0x1600010UL
 #define UV3H_RH_GAM_GRU_OVERLAY_CONFIG_MMR 0x1600010UL
<span class="p_add">+#define UV4H_RH_GAM_GRU_OVERLAY_CONFIG_MMR 0x480010UL</span>
<span class="p_add">+#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_RH_GAM_GRU_OVERLAY_CONFIG_MMR :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_RH_GAM_GRU_OVERLAY_CONFIG_MMR :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_RH_GAM_GRU_OVERLAY_CONFIG_MMR)</span>
 
<span class="p_del">-#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT	28</span>
 #define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_N_GRU_SHFT	52
 #define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_SHFT	63
<span class="p_del">-#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_MASK	0x00003ffff0000000UL</span>
 #define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_N_GRU_MASK	0x00f0000000000000UL
 #define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_MASK	0x8000000000000000UL
 
<span class="p_chunk">@@ -2378,10 +3291,8 @@</span> <span class="p_context"> union uvh_rh_gam_config_mmr_u {</span>
 #define UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_N_GRU_MASK	0x00f0000000000000UL
 #define UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_MASK	0x8000000000000000UL
 
<span class="p_del">-#define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT	28</span>
 #define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_N_GRU_SHFT	52
 #define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_SHFT	63
<span class="p_del">-#define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_MASK	0x00003ffff0000000UL</span>
 #define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_N_GRU_MASK	0x00f0000000000000UL
 #define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_MASK	0x8000000000000000UL
 
<span class="p_chunk">@@ -2401,12 +3312,28 @@</span> <span class="p_context"> union uvh_rh_gam_config_mmr_u {</span>
 #define UV3H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_MODE_MASK	0x4000000000000000UL
 #define UV3H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_MASK	0x8000000000000000UL
 
<span class="p_add">+#define UV4H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT	26</span>
<span class="p_add">+#define UV4H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_N_GRU_SHFT	52</span>
<span class="p_add">+#define UV4H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_SHFT	63</span>
<span class="p_add">+#define UV4H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_MASK	0x00003ffffc000000UL</span>
<span class="p_add">+#define UV4H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_N_GRU_MASK	0x00f0000000000000UL</span>
<span class="p_add">+#define UV4H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_ENABLE_MASK	0x8000000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_MASK (			\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_MASK :	\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_MASK :	\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_MASK :	\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_MASK)</span>
<span class="p_add">+#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT (			\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT :	\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT :	\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT :	\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_RH_GAM_GRU_OVERLAY_CONFIG_MMR_BASE_SHFT)</span>
<span class="p_add">+</span>
 union uvh_rh_gam_gru_overlay_config_mmr_u {
 	unsigned long	v;
 	struct uvh_rh_gam_gru_overlay_config_mmr_s {
<span class="p_del">-		unsigned long	rsvd_0_27:28;</span>
<span class="p_del">-		unsigned long	base:18;			/* RW */</span>
<span class="p_del">-		unsigned long	rsvd_46_51:6;</span>
<span class="p_add">+		unsigned long	rsvd_0_51:52;</span>
 		unsigned long	n_gru:4;			/* RW */
 		unsigned long	rsvd_56_62:7;
 		unsigned long	enable:1;			/* RW */
<span class="p_chunk">@@ -2422,8 +3349,7 @@</span> <span class="p_context"> union uvh_rh_gam_gru_overlay_config_mmr_</span>
 		unsigned long	enable:1;			/* RW */
 	} s1;
 	struct uvxh_rh_gam_gru_overlay_config_mmr_s {
<span class="p_del">-		unsigned long	rsvd_0_27:28;</span>
<span class="p_del">-		unsigned long	base:18;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_0_45:46;</span>
 		unsigned long	rsvd_46_51:6;
 		unsigned long	n_gru:4;			/* RW */
 		unsigned long	rsvd_56_62:7;
<span class="p_chunk">@@ -2446,6 +3372,15 @@</span> <span class="p_context"> union uvh_rh_gam_gru_overlay_config_mmr_</span>
 		unsigned long	mode:1;				/* RW */
 		unsigned long	enable:1;			/* RW */
 	} s3;
<span class="p_add">+	struct uv4h_rh_gam_gru_overlay_config_mmr_s {</span>
<span class="p_add">+		unsigned long	rsvd_0_24:25;</span>
<span class="p_add">+		unsigned long	undef_25:1;			/* Undefined */</span>
<span class="p_add">+		unsigned long	base:20;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_46_51:6;</span>
<span class="p_add">+		unsigned long	n_gru:4;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_56_62:7;</span>
<span class="p_add">+		unsigned long	enable:1;			/* RW */</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
<span class="p_chunk">@@ -2453,6 +3388,14 @@</span> <span class="p_context"> union uvh_rh_gam_gru_overlay_config_mmr_</span>
 /* ========================================================================= */
 #define UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR 0x1600030UL
 #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR 0x1600030UL
<span class="p_add">+#define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR uv_undefined(&quot;UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR&quot;)</span>
<span class="p_add">+#define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR uv_undefined(&quot;UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR&quot;)</span>
<span class="p_add">+#define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR)</span>
<span class="p_add">+</span>
 
 #define UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_BASE_SHFT	30
 #define UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_M_IO_SHFT	46
<span class="p_chunk">@@ -2463,6 +3406,7 @@</span> <span class="p_context"> union uvh_rh_gam_gru_overlay_config_mmr_</span>
 #define UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_N_IO_MASK	0x00f0000000000000UL
 #define UV1H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_ENABLE_MASK 0x8000000000000000UL
 
<span class="p_add">+</span>
 #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_BASE_SHFT	27
 #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_M_IO_SHFT	46
 #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_N_IO_SHFT	52
<span class="p_chunk">@@ -2472,6 +3416,7 @@</span> <span class="p_context"> union uvh_rh_gam_gru_overlay_config_mmr_</span>
 #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_N_IO_MASK	0x00f0000000000000UL
 #define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_MMR_ENABLE_MASK 0x8000000000000000UL
 
<span class="p_add">+</span>
 union uvh_rh_gam_mmioh_overlay_config_mmr_u {
 	unsigned long	v;
 	struct uv1h_rh_gam_mmioh_overlay_config_mmr_s {
<span class="p_chunk">@@ -2495,10 +3440,15 @@</span> <span class="p_context"> union uvh_rh_gam_mmioh_overlay_config_mm</span>
 /* ========================================================================= */
 /*                    UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR                      */
 /* ========================================================================= */
<span class="p_del">-#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR 0x1600028UL</span>
 #define UV1H_RH_GAM_MMR_OVERLAY_CONFIG_MMR 0x1600028UL
 #define UV2H_RH_GAM_MMR_OVERLAY_CONFIG_MMR 0x1600028UL
 #define UV3H_RH_GAM_MMR_OVERLAY_CONFIG_MMR 0x1600028UL
<span class="p_add">+#define UV4H_RH_GAM_MMR_OVERLAY_CONFIG_MMR 0x480028UL</span>
<span class="p_add">+#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR (				\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_RH_GAM_MMR_OVERLAY_CONFIG_MMR :		\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_RH_GAM_MMR_OVERLAY_CONFIG_MMR :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_RH_GAM_MMR_OVERLAY_CONFIG_MMR :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_RH_GAM_MMR_OVERLAY_CONFIG_MMR)</span>
 
 #define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_SHFT	26
 #define UVH_RH_GAM_MMR_OVERLAY_CONFIG_MMR_ENABLE_SHFT	63
<span class="p_chunk">@@ -2527,6 +3477,12 @@</span> <span class="p_context"> union uvh_rh_gam_mmioh_overlay_config_mm</span>
 #define UV3H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_MASK	0x00003ffffc000000UL
 #define UV3H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_ENABLE_MASK	0x8000000000000000UL
 
<span class="p_add">+#define UV4H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_SHFT	26</span>
<span class="p_add">+#define UV4H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_ENABLE_SHFT	63</span>
<span class="p_add">+#define UV4H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_BASE_MASK	0x00003ffffc000000UL</span>
<span class="p_add">+#define UV4H_RH_GAM_MMR_OVERLAY_CONFIG_MMR_ENABLE_MASK	0x8000000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
 union uvh_rh_gam_mmr_overlay_config_mmr_u {
 	unsigned long	v;
 	struct uvh_rh_gam_mmr_overlay_config_mmr_s {
<span class="p_chunk">@@ -2560,16 +3516,31 @@</span> <span class="p_context"> union uvh_rh_gam_mmr_overlay_config_mmr_</span>
 		unsigned long	rsvd_46_62:17;
 		unsigned long	enable:1;			/* RW */
 	} s3;
<span class="p_add">+	struct uv4h_rh_gam_mmr_overlay_config_mmr_s {</span>
<span class="p_add">+		unsigned long	rsvd_0_25:26;</span>
<span class="p_add">+		unsigned long	base:20;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_46_62:17;</span>
<span class="p_add">+		unsigned long	enable:1;			/* RW */</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
 /*                                 UVH_RTC                                   */
 /* ========================================================================= */
<span class="p_del">-#define UVH_RTC 0x340000UL</span>
<span class="p_add">+#define UV1H_RTC 0x340000UL</span>
<span class="p_add">+#define UV2H_RTC 0x340000UL</span>
<span class="p_add">+#define UV3H_RTC 0x340000UL</span>
<span class="p_add">+#define UV4H_RTC 0xe0000UL</span>
<span class="p_add">+#define UVH_RTC (							\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_RTC :					\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_RTC :					\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_RTC :					\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_RTC)</span>
 
 #define UVH_RTC_REAL_TIME_CLOCK_SHFT			0
 #define UVH_RTC_REAL_TIME_CLOCK_MASK			0x00ffffffffffffffUL
 
<span class="p_add">+</span>
 union uvh_rtc_u {
 	unsigned long	v;
 	struct uvh_rtc_s {
<span class="p_chunk">@@ -2600,6 +3571,7 @@</span> <span class="p_context"> union uvh_rtc_u {</span>
 #define UVH_RTC1_INT_CONFIG_M_MASK			0x0000000000010000UL
 #define UVH_RTC1_INT_CONFIG_APIC_ID_MASK		0xffffffff00000000UL
 
<span class="p_add">+</span>
 union uvh_rtc1_int_config_u {
 	unsigned long	v;
 	struct uvh_rtc1_int_config_s {
<span class="p_chunk">@@ -2619,12 +3591,30 @@</span> <span class="p_context"> union uvh_rtc1_int_config_u {</span>
 /* ========================================================================= */
 /*                               UVH_SCRATCH5                                */
 /* ========================================================================= */
<span class="p_del">-#define UVH_SCRATCH5 0x2d0200UL</span>
<span class="p_del">-#define UVH_SCRATCH5_32 0x778</span>
<span class="p_add">+#define UV1H_SCRATCH5 0x2d0200UL</span>
<span class="p_add">+#define UV2H_SCRATCH5 0x2d0200UL</span>
<span class="p_add">+#define UV3H_SCRATCH5 0x2d0200UL</span>
<span class="p_add">+#define UV4H_SCRATCH5 0xb0200UL</span>
<span class="p_add">+#define UVH_SCRATCH5 (							\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_SCRATCH5 :					\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_SCRATCH5 :					\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_SCRATCH5 :					\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_SCRATCH5)</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_SCRATCH5_32 0x778</span>
<span class="p_add">+#define UV2H_SCRATCH5_32 0x778</span>
<span class="p_add">+#define UV3H_SCRATCH5_32 0x778</span>
<span class="p_add">+#define UV4H_SCRATCH5_32 0x798</span>
<span class="p_add">+#define UVH_SCRATCH5_32 (						\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_SCRATCH5_32 :				\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_SCRATCH5_32 :				\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_SCRATCH5_32 :				\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_SCRATCH5_32)</span>
 
 #define UVH_SCRATCH5_SCRATCH5_SHFT			0
 #define UVH_SCRATCH5_SCRATCH5_MASK			0xffffffffffffffffUL
 
<span class="p_add">+</span>
 union uvh_scratch5_u {
 	unsigned long	v;
 	struct uvh_scratch5_s {
<span class="p_chunk">@@ -2635,14 +3625,39 @@</span> <span class="p_context"> union uvh_scratch5_u {</span>
 /* ========================================================================= */
 /*                            UVH_SCRATCH5_ALIAS                             */
 /* ========================================================================= */
<span class="p_del">-#define UVH_SCRATCH5_ALIAS 0x2d0208UL</span>
<span class="p_del">-#define UVH_SCRATCH5_ALIAS_32 0x780</span>
<span class="p_add">+#define UV1H_SCRATCH5_ALIAS 0x2d0208UL</span>
<span class="p_add">+#define UV2H_SCRATCH5_ALIAS 0x2d0208UL</span>
<span class="p_add">+#define UV3H_SCRATCH5_ALIAS 0x2d0208UL</span>
<span class="p_add">+#define UV4H_SCRATCH5_ALIAS 0xb0208UL</span>
<span class="p_add">+#define UVH_SCRATCH5_ALIAS (						\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_SCRATCH5_ALIAS :				\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_SCRATCH5_ALIAS :				\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_SCRATCH5_ALIAS :				\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_SCRATCH5_ALIAS)</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV1H_SCRATCH5_ALIAS_32 0x780</span>
<span class="p_add">+#define UV2H_SCRATCH5_ALIAS_32 0x780</span>
<span class="p_add">+#define UV3H_SCRATCH5_ALIAS_32 0x780</span>
<span class="p_add">+#define UV4H_SCRATCH5_ALIAS_32 0x7a0</span>
<span class="p_add">+#define UVH_SCRATCH5_ALIAS_32 (						\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_SCRATCH5_ALIAS_32 :				\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_SCRATCH5_ALIAS_32 :				\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_SCRATCH5_ALIAS_32 :				\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_SCRATCH5_ALIAS_32)</span>
 
 
 /* ========================================================================= */
 /*                           UVH_SCRATCH5_ALIAS_2                            */
 /* ========================================================================= */
<span class="p_del">-#define UVH_SCRATCH5_ALIAS_2 0x2d0210UL</span>
<span class="p_add">+#define UV1H_SCRATCH5_ALIAS_2 0x2d0210UL</span>
<span class="p_add">+#define UV2H_SCRATCH5_ALIAS_2 0x2d0210UL</span>
<span class="p_add">+#define UV3H_SCRATCH5_ALIAS_2 0x2d0210UL</span>
<span class="p_add">+#define UV4H_SCRATCH5_ALIAS_2 0xb0210UL</span>
<span class="p_add">+#define UVH_SCRATCH5_ALIAS_2 (						\</span>
<span class="p_add">+	is_uv1_hub() ? UV1H_SCRATCH5_ALIAS_2 :				\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_SCRATCH5_ALIAS_2 :				\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_SCRATCH5_ALIAS_2 :				\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_SCRATCH5_ALIAS_2)</span>
 #define UVH_SCRATCH5_ALIAS_2_32 0x788
 
 
<span class="p_chunk">@@ -2650,76 +3665,255 @@</span> <span class="p_context"> union uvh_scratch5_u {</span>
 /*                          UVXH_EVENT_OCCURRED2                             */
 /* ========================================================================= */
 #define UVXH_EVENT_OCCURRED2 0x70100UL
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_32 0xb68</span>
 
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_0_SHFT			0</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_1_SHFT			1</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_2_SHFT			2</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_3_SHFT			3</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_4_SHFT			4</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_5_SHFT			5</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_6_SHFT			6</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_7_SHFT			7</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_8_SHFT			8</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_9_SHFT			9</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_10_SHFT		10</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_11_SHFT		11</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_12_SHFT		12</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_13_SHFT		13</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_14_SHFT		14</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_15_SHFT		15</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_16_SHFT		16</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_17_SHFT		17</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_18_SHFT		18</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_19_SHFT		19</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_20_SHFT		20</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_21_SHFT		21</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_22_SHFT		22</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_23_SHFT		23</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_24_SHFT		24</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_25_SHFT		25</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_26_SHFT		26</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_27_SHFT		27</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_28_SHFT		28</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_29_SHFT		29</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_30_SHFT		30</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_31_SHFT		31</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_0_MASK			0x0000000000000001UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_1_MASK			0x0000000000000002UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_2_MASK			0x0000000000000004UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_3_MASK			0x0000000000000008UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_4_MASK			0x0000000000000010UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_5_MASK			0x0000000000000020UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_6_MASK			0x0000000000000040UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_7_MASK			0x0000000000000080UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_8_MASK			0x0000000000000100UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_9_MASK			0x0000000000000200UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_10_MASK		0x0000000000000400UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_11_MASK		0x0000000000000800UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_12_MASK		0x0000000000001000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_13_MASK		0x0000000000002000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_14_MASK		0x0000000000004000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_15_MASK		0x0000000000008000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_16_MASK		0x0000000000010000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_17_MASK		0x0000000000020000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_18_MASK		0x0000000000040000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_19_MASK		0x0000000000080000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_20_MASK		0x0000000000100000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_21_MASK		0x0000000000200000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_22_MASK		0x0000000000400000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_23_MASK		0x0000000000800000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_24_MASK		0x0000000001000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_25_MASK		0x0000000002000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_26_MASK		0x0000000004000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_27_MASK		0x0000000008000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_28_MASK		0x0000000010000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_29_MASK		0x0000000020000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_30_MASK		0x0000000040000000UL</span>
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_RTC_31_MASK		0x0000000080000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_32 0xb68</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_32 0xb68</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_32 0x608</span>
<span class="p_add">+#define UVH_EVENT_OCCURRED2_32 (					\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_EVENT_OCCURRED2_32 :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_EVENT_OCCURRED2_32 :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_EVENT_OCCURRED2_32)</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_0_SHFT			0</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_1_SHFT			1</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_2_SHFT			2</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_3_SHFT			3</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_4_SHFT			4</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_5_SHFT			5</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_6_SHFT			6</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_7_SHFT			7</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_8_SHFT			8</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_9_SHFT			9</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_10_SHFT		10</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_11_SHFT		11</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_12_SHFT		12</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_13_SHFT		13</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_14_SHFT		14</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_15_SHFT		15</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_16_SHFT		16</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_17_SHFT		17</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_18_SHFT		18</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_19_SHFT		19</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_20_SHFT		20</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_21_SHFT		21</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_22_SHFT		22</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_23_SHFT		23</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_24_SHFT		24</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_25_SHFT		25</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_26_SHFT		26</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_27_SHFT		27</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_28_SHFT		28</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_29_SHFT		29</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_30_SHFT		30</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_31_SHFT		31</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_0_MASK			0x0000000000000001UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_1_MASK			0x0000000000000002UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_2_MASK			0x0000000000000004UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_3_MASK			0x0000000000000008UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_4_MASK			0x0000000000000010UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_5_MASK			0x0000000000000020UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_6_MASK			0x0000000000000040UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_7_MASK			0x0000000000000080UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_8_MASK			0x0000000000000100UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_9_MASK			0x0000000000000200UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_10_MASK		0x0000000000000400UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_11_MASK		0x0000000000000800UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_12_MASK		0x0000000000001000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_13_MASK		0x0000000000002000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_14_MASK		0x0000000000004000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_15_MASK		0x0000000000008000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_16_MASK		0x0000000000010000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_17_MASK		0x0000000000020000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_18_MASK		0x0000000000040000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_19_MASK		0x0000000000080000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_20_MASK		0x0000000000100000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_21_MASK		0x0000000000200000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_22_MASK		0x0000000000400000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_23_MASK		0x0000000000800000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_24_MASK		0x0000000001000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_25_MASK		0x0000000002000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_26_MASK		0x0000000004000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_27_MASK		0x0000000008000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_28_MASK		0x0000000010000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_29_MASK		0x0000000020000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_30_MASK		0x0000000040000000UL</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_RTC_31_MASK		0x0000000080000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_0_SHFT			0</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_1_SHFT			1</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_2_SHFT			2</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_3_SHFT			3</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_4_SHFT			4</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_5_SHFT			5</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_6_SHFT			6</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_7_SHFT			7</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_8_SHFT			8</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_9_SHFT			9</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_10_SHFT		10</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_11_SHFT		11</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_12_SHFT		12</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_13_SHFT		13</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_14_SHFT		14</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_15_SHFT		15</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_16_SHFT		16</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_17_SHFT		17</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_18_SHFT		18</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_19_SHFT		19</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_20_SHFT		20</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_21_SHFT		21</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_22_SHFT		22</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_23_SHFT		23</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_24_SHFT		24</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_25_SHFT		25</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_26_SHFT		26</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_27_SHFT		27</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_28_SHFT		28</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_29_SHFT		29</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_30_SHFT		30</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_31_SHFT		31</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_0_MASK			0x0000000000000001UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_1_MASK			0x0000000000000002UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_2_MASK			0x0000000000000004UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_3_MASK			0x0000000000000008UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_4_MASK			0x0000000000000010UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_5_MASK			0x0000000000000020UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_6_MASK			0x0000000000000040UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_7_MASK			0x0000000000000080UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_8_MASK			0x0000000000000100UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_9_MASK			0x0000000000000200UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_10_MASK		0x0000000000000400UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_11_MASK		0x0000000000000800UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_12_MASK		0x0000000000001000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_13_MASK		0x0000000000002000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_14_MASK		0x0000000000004000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_15_MASK		0x0000000000008000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_16_MASK		0x0000000000010000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_17_MASK		0x0000000000020000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_18_MASK		0x0000000000040000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_19_MASK		0x0000000000080000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_20_MASK		0x0000000000100000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_21_MASK		0x0000000000200000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_22_MASK		0x0000000000400000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_23_MASK		0x0000000000800000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_24_MASK		0x0000000001000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_25_MASK		0x0000000002000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_26_MASK		0x0000000004000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_27_MASK		0x0000000008000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_28_MASK		0x0000000010000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_29_MASK		0x0000000020000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_30_MASK		0x0000000040000000UL</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_RTC_31_MASK		0x0000000080000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT0_SHFT 0</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT1_SHFT 1</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT2_SHFT 2</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT3_SHFT 3</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT4_SHFT 4</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT5_SHFT 5</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT6_SHFT 6</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT7_SHFT 7</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT8_SHFT 8</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT9_SHFT 9</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT10_SHFT 10</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT11_SHFT 11</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT12_SHFT 12</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT13_SHFT 13</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT14_SHFT 14</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT15_SHFT 15</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_INTERVAL_INT_SHFT	16</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_BAU_DASHBOARD_INT_SHFT	17</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_0_SHFT			18</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_1_SHFT			19</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_2_SHFT			20</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_3_SHFT			21</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_4_SHFT			22</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_5_SHFT			23</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_6_SHFT			24</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_7_SHFT			25</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_8_SHFT			26</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_9_SHFT			27</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_10_SHFT		28</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_11_SHFT		29</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_12_SHFT		30</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_13_SHFT		31</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_14_SHFT		32</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_15_SHFT		33</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_16_SHFT		34</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_17_SHFT		35</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_18_SHFT		36</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_19_SHFT		37</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_20_SHFT		38</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_21_SHFT		39</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_22_SHFT		40</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_23_SHFT		41</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_24_SHFT		42</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_25_SHFT		43</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_26_SHFT		44</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_27_SHFT		45</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_28_SHFT		46</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_29_SHFT		47</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_30_SHFT		48</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_31_SHFT		49</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT0_MASK 0x0000000000000001UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT1_MASK 0x0000000000000002UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT2_MASK 0x0000000000000004UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT3_MASK 0x0000000000000008UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT4_MASK 0x0000000000000010UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT5_MASK 0x0000000000000020UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT6_MASK 0x0000000000000040UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT7_MASK 0x0000000000000080UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT8_MASK 0x0000000000000100UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT9_MASK 0x0000000000000200UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT10_MASK 0x0000000000000400UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT11_MASK 0x0000000000000800UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT12_MASK 0x0000000000001000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT13_MASK 0x0000000000002000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT14_MASK 0x0000000000004000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT15_MASK 0x0000000000008000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_INTERVAL_INT_MASK	0x0000000000010000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_BAU_DASHBOARD_INT_MASK	0x0000000000020000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_0_MASK			0x0000000000040000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_1_MASK			0x0000000000080000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_2_MASK			0x0000000000100000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_3_MASK			0x0000000000200000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_4_MASK			0x0000000000400000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_5_MASK			0x0000000000800000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_6_MASK			0x0000000001000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_7_MASK			0x0000000002000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_8_MASK			0x0000000004000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_9_MASK			0x0000000008000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_10_MASK		0x0000000010000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_11_MASK		0x0000000020000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_12_MASK		0x0000000040000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_13_MASK		0x0000000080000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_14_MASK		0x0000000100000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_15_MASK		0x0000000200000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_16_MASK		0x0000000400000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_17_MASK		0x0000000800000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_18_MASK		0x0000001000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_19_MASK		0x0000002000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_20_MASK		0x0000004000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_21_MASK		0x0000008000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_22_MASK		0x0000010000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_23_MASK		0x0000020000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_24_MASK		0x0000040000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_25_MASK		0x0000080000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_26_MASK		0x0000100000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_27_MASK		0x0000200000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_28_MASK		0x0000400000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_29_MASK		0x0000800000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_30_MASK		0x0001000000000000UL</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_RTC_31_MASK		0x0002000000000000UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UVXH_EVENT_OCCURRED2_RTC_1_MASK (				\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_EVENT_OCCURRED2_RTC_1_MASK :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_EVENT_OCCURRED2_RTC_1_MASK :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_EVENT_OCCURRED2_RTC_1_MASK)</span>
 
<span class="p_del">-union uvxh_event_occurred2_u {</span>
<span class="p_add">+union uvh_event_occurred2_u {</span>
 	unsigned long	v;
<span class="p_del">-	struct uvxh_event_occurred2_s {</span>
<span class="p_add">+	struct uv2h_event_occurred2_s {</span>
 		unsigned long	rtc_0:1;			/* RW */
 		unsigned long	rtc_1:1;			/* RW */
 		unsigned long	rtc_2:1;			/* RW */
<span class="p_chunk">@@ -2753,25 +3947,129 @@</span> <span class="p_context"> union uvxh_event_occurred2_u {</span>
 		unsigned long	rtc_30:1;			/* RW */
 		unsigned long	rtc_31:1;			/* RW */
 		unsigned long	rsvd_32_63:32;
<span class="p_del">-	} sx;</span>
<span class="p_add">+	} s2;</span>
<span class="p_add">+	struct uv3h_event_occurred2_s {</span>
<span class="p_add">+		unsigned long	rtc_0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_1:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_2:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_3:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_4:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_5:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_6:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_7:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_8:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_9:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_10:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_11:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_12:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_13:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_14:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_15:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_16:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_17:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_18:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_19:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_20:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_21:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_22:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_23:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_24:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_25:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_26:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_27:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_28:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_29:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_30:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_31:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_32_63:32;</span>
<span class="p_add">+	} s3;</span>
<span class="p_add">+	struct uv4h_event_occurred2_s {</span>
<span class="p_add">+		unsigned long	message_accelerator_int0:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int1:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int2:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int3:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int4:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int5:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int6:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int7:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int8:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int9:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int10:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int11:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int12:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int13:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int14:1;	/* RW */</span>
<span class="p_add">+		unsigned long	message_accelerator_int15:1;	/* RW */</span>
<span class="p_add">+		unsigned long	rtc_interval_int:1;		/* RW */</span>
<span class="p_add">+		unsigned long	bau_dashboard_int:1;		/* RW */</span>
<span class="p_add">+		unsigned long	rtc_0:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_1:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_2:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_3:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_4:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_5:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_6:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_7:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_8:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_9:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_10:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_11:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_12:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_13:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_14:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_15:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_16:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_17:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_18:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_19:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_20:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_21:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_22:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_23:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_24:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_25:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_26:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_27:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_28:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_29:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_30:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rtc_31:1;			/* RW */</span>
<span class="p_add">+		unsigned long	rsvd_50_63:14;</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
 /*                       UVXH_EVENT_OCCURRED2_ALIAS                          */
 /* ========================================================================= */
 #define UVXH_EVENT_OCCURRED2_ALIAS 0x70108UL
<span class="p_del">-#define UVXH_EVENT_OCCURRED2_ALIAS_32 0xb70</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV2H_EVENT_OCCURRED2_ALIAS_32 0xb70</span>
<span class="p_add">+#define UV3H_EVENT_OCCURRED2_ALIAS_32 0xb70</span>
<span class="p_add">+#define UV4H_EVENT_OCCURRED2_ALIAS_32 0x610</span>
<span class="p_add">+#define UVH_EVENT_OCCURRED2_ALIAS_32 (					\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_EVENT_OCCURRED2_ALIAS_32 :			\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_EVENT_OCCURRED2_ALIAS_32 :			\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_EVENT_OCCURRED2_ALIAS_32)</span>
 
 
 /* ========================================================================= */
 /*                   UVXH_LB_BAU_SB_ACTIVATION_STATUS_2                      */
 /* ========================================================================= */
<span class="p_del">-#define UVXH_LB_BAU_SB_ACTIVATION_STATUS_2 0x320130UL</span>
 #define UV2H_LB_BAU_SB_ACTIVATION_STATUS_2 0x320130UL
 #define UV3H_LB_BAU_SB_ACTIVATION_STATUS_2 0x320130UL
<span class="p_del">-#define UVXH_LB_BAU_SB_ACTIVATION_STATUS_2_32 0x9f0</span>
<span class="p_del">-#define UV2H_LB_BAU_SB_ACTIVATION_STATUS_2_32 0x320130UL</span>
<span class="p_del">-#define UV3H_LB_BAU_SB_ACTIVATION_STATUS_2_32 0x320130UL</span>
<span class="p_add">+#define UV4H_LB_BAU_SB_ACTIVATION_STATUS_2 0xc8130UL</span>
<span class="p_add">+#define UVH_LB_BAU_SB_ACTIVATION_STATUS_2 (				\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_SB_ACTIVATION_STATUS_2 :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_SB_ACTIVATION_STATUS_2 :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_SB_ACTIVATION_STATUS_2)</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV2H_LB_BAU_SB_ACTIVATION_STATUS_2_32 0x9f0</span>
<span class="p_add">+#define UV3H_LB_BAU_SB_ACTIVATION_STATUS_2_32 0x9f0</span>
<span class="p_add">+#define UV4H_LB_BAU_SB_ACTIVATION_STATUS_2_32 0xa10</span>
<span class="p_add">+#define UVH_LB_BAU_SB_ACTIVATION_STATUS_2_32 (				\</span>
<span class="p_add">+	is_uv2_hub() ? UV2H_LB_BAU_SB_ACTIVATION_STATUS_2_32 :		\</span>
<span class="p_add">+	is_uv3_hub() ? UV3H_LB_BAU_SB_ACTIVATION_STATUS_2_32 :		\</span>
<span class="p_add">+	/*is_uv4_hub*/ UV4H_LB_BAU_SB_ACTIVATION_STATUS_2_32)</span>
 
 #define UVXH_LB_BAU_SB_ACTIVATION_STATUS_2_AUX_ERROR_SHFT 0
 #define UVXH_LB_BAU_SB_ACTIVATION_STATUS_2_AUX_ERROR_MASK 0xffffffffffffffffUL
<span class="p_chunk">@@ -2782,6 +4080,10 @@</span> <span class="p_context"> union uvxh_event_occurred2_u {</span>
 #define UV3H_LB_BAU_SB_ACTIVATION_STATUS_2_AUX_ERROR_SHFT 0
 #define UV3H_LB_BAU_SB_ACTIVATION_STATUS_2_AUX_ERROR_MASK 0xffffffffffffffffUL
 
<span class="p_add">+#define UV4H_LB_BAU_SB_ACTIVATION_STATUS_2_AUX_ERROR_SHFT 0</span>
<span class="p_add">+#define UV4H_LB_BAU_SB_ACTIVATION_STATUS_2_AUX_ERROR_MASK 0xffffffffffffffffUL</span>
<span class="p_add">+</span>
<span class="p_add">+</span>
 union uvxh_lb_bau_sb_activation_status_2_u {
 	unsigned long	v;
 	struct uvxh_lb_bau_sb_activation_status_2_s {
<span class="p_chunk">@@ -2793,6 +4095,9 @@</span> <span class="p_context"> union uvxh_lb_bau_sb_activation_status_2</span>
 	struct uv3h_lb_bau_sb_activation_status_2_s {
 		unsigned long	aux_error:64;			/* RW */
 	} s3;
<span class="p_add">+	struct uv4h_lb_bau_sb_activation_status_2_s {</span>
<span class="p_add">+		unsigned long	aux_error:64;			/* RW */</span>
<span class="p_add">+	} s4;</span>
 };
 
 /* ========================================================================= */
<span class="p_chunk">@@ -2833,26 +4138,6 @@</span> <span class="p_context"> union uv3h_gr0_gam_gr_config_u {</span>
 };
 
 /* ========================================================================= */
<span class="p_del">-/*                          UV3H_GR1_GAM_GR_CONFIG                           */</span>
<span class="p_del">-/* ========================================================================= */</span>
<span class="p_del">-#define UV3H_GR1_GAM_GR_CONFIG				0x1000028UL</span>
<span class="p_del">-</span>
<span class="p_del">-#define UV3H_GR1_GAM_GR_CONFIG_M_SKT_SHFT		0</span>
<span class="p_del">-#define UV3H_GR1_GAM_GR_CONFIG_SUBSPACE_SHFT		10</span>
<span class="p_del">-#define UV3H_GR1_GAM_GR_CONFIG_M_SKT_MASK		0x000000000000003fUL</span>
<span class="p_del">-#define UV3H_GR1_GAM_GR_CONFIG_SUBSPACE_MASK		0x0000000000000400UL</span>
<span class="p_del">-</span>
<span class="p_del">-union uv3h_gr1_gam_gr_config_u {</span>
<span class="p_del">-	unsigned long	v;</span>
<span class="p_del">-	struct uv3h_gr1_gam_gr_config_s {</span>
<span class="p_del">-		unsigned long	m_skt:6;			/* RW */</span>
<span class="p_del">-		unsigned long	undef_6_9:4;			/* Undefined */</span>
<span class="p_del">-		unsigned long	subspace:1;			/* RW */</span>
<span class="p_del">-		unsigned long	reserved:53;</span>
<span class="p_del">-	} s3;</span>
<span class="p_del">-};</span>
<span class="p_del">-</span>
<span class="p_del">-/* ========================================================================= */</span>
 /*                   UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_MMR                   */
 /* ========================================================================= */
 #define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_MMR		0x1603000UL
<span class="p_chunk">@@ -2934,5 +4219,67 @@</span> <span class="p_context"> union uv3h_rh_gam_mmioh_redirect_config1</span>
 	} s3;
 };
 
<span class="p_add">+/* ========================================================================= */</span>
<span class="p_add">+/*                       UV4H_LB_PROC_INTD_QUEUE_FIRST                       */</span>
<span class="p_add">+/* ========================================================================= */</span>
<span class="p_add">+#define UV4H_LB_PROC_INTD_QUEUE_FIRST			0xa4100UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV4H_LB_PROC_INTD_QUEUE_FIRST_FIRST_PAYLOAD_ADDRESS_SHFT 6</span>
<span class="p_add">+#define UV4H_LB_PROC_INTD_QUEUE_FIRST_FIRST_PAYLOAD_ADDRESS_MASK 0x00003fffffffffc0UL</span>
<span class="p_add">+</span>
<span class="p_add">+union uv4h_lb_proc_intd_queue_first_u {</span>
<span class="p_add">+	unsigned long	v;</span>
<span class="p_add">+	struct uv4h_lb_proc_intd_queue_first_s {</span>
<span class="p_add">+		unsigned long	undef_0_5:6;			/* Undefined */</span>
<span class="p_add">+		unsigned long	first_payload_address:40;	/* RW */</span>
<span class="p_add">+	} s4;</span>
<span class="p_add">+};</span>
<span class="p_add">+</span>
<span class="p_add">+/* ========================================================================= */</span>
<span class="p_add">+/*                       UV4H_LB_PROC_INTD_QUEUE_LAST                        */</span>
<span class="p_add">+/* ========================================================================= */</span>
<span class="p_add">+#define UV4H_LB_PROC_INTD_QUEUE_LAST			0xa4108UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV4H_LB_PROC_INTD_QUEUE_LAST_LAST_PAYLOAD_ADDRESS_SHFT 5</span>
<span class="p_add">+#define UV4H_LB_PROC_INTD_QUEUE_LAST_LAST_PAYLOAD_ADDRESS_MASK 0x00003fffffffffe0UL</span>
<span class="p_add">+</span>
<span class="p_add">+union uv4h_lb_proc_intd_queue_last_u {</span>
<span class="p_add">+	unsigned long	v;</span>
<span class="p_add">+	struct uv4h_lb_proc_intd_queue_last_s {</span>
<span class="p_add">+		unsigned long	undef_0_4:5;			/* Undefined */</span>
<span class="p_add">+		unsigned long	last_payload_address:41;	/* RW */</span>
<span class="p_add">+	} s4;</span>
<span class="p_add">+};</span>
<span class="p_add">+</span>
<span class="p_add">+/* ========================================================================= */</span>
<span class="p_add">+/*                     UV4H_LB_PROC_INTD_SOFT_ACK_CLEAR                      */</span>
<span class="p_add">+/* ========================================================================= */</span>
<span class="p_add">+#define UV4H_LB_PROC_INTD_SOFT_ACK_CLEAR		0xa4118UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV4H_LB_PROC_INTD_SOFT_ACK_CLEAR_SOFT_ACK_PENDING_FLAGS_SHFT 0</span>
<span class="p_add">+#define UV4H_LB_PROC_INTD_SOFT_ACK_CLEAR_SOFT_ACK_PENDING_FLAGS_MASK 0x00000000000000ffUL</span>
<span class="p_add">+</span>
<span class="p_add">+union uv4h_lb_proc_intd_soft_ack_clear_u {</span>
<span class="p_add">+	unsigned long	v;</span>
<span class="p_add">+	struct uv4h_lb_proc_intd_soft_ack_clear_s {</span>
<span class="p_add">+		unsigned long	soft_ack_pending_flags:8;	/* WP */</span>
<span class="p_add">+	} s4;</span>
<span class="p_add">+};</span>
<span class="p_add">+</span>
<span class="p_add">+/* ========================================================================= */</span>
<span class="p_add">+/*                    UV4H_LB_PROC_INTD_SOFT_ACK_PENDING                     */</span>
<span class="p_add">+/* ========================================================================= */</span>
<span class="p_add">+#define UV4H_LB_PROC_INTD_SOFT_ACK_PENDING		0xa4110UL</span>
<span class="p_add">+</span>
<span class="p_add">+#define UV4H_LB_PROC_INTD_SOFT_ACK_PENDING_SOFT_ACK_FLAGS_SHFT 0</span>
<span class="p_add">+#define UV4H_LB_PROC_INTD_SOFT_ACK_PENDING_SOFT_ACK_FLAGS_MASK 0x00000000000000ffUL</span>
<span class="p_add">+</span>
<span class="p_add">+union uv4h_lb_proc_intd_soft_ack_pending_u {</span>
<span class="p_add">+	unsigned long	v;</span>
<span class="p_add">+	struct uv4h_lb_proc_intd_soft_ack_pending_s {</span>
<span class="p_add">+		unsigned long	soft_ack_flags:8;		/* RW */</span>
<span class="p_add">+	} s4;</span>
<span class="p_add">+};</span>
<span class="p_add">+</span>
 
 #endif /* _ASM_X86_UV_UV_MMRS_H */

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



