library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity sumador_completo is
Port(
	in_a : in STD_LOGIC;
	in_b : in STD_LOGIC;
	in_cin : in STD_LOGIC;
		clk : in STD_LOGIC;
		o_f : out STD_LOGIC;
	o_count : out STD_LOGIC);
end sumador_completo;

architecture Behavioral of sumador_completo is

component D_FF
	port (D,CLOCK: in std_logic;
		Q: out std_logic;
	end component;
	
	signal a,b,cin,cout,f:std_logic;