transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula {C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/sign_extender.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula {C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/serial_buf.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula {C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/RegisterFile.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula {C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/processor.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula {C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/PC.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula {C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/mux2.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula {C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/inst_rom.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula {C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/data_memory.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula {C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/async_memory.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula {C:/intelFPGA_lite/18.1/quartus/181.1/lab7-acebu-cagula/alu.v}

