ARM R0010
"DMBdWW Wse PosWR DpCtrlIsbdR Fre"
Cycle=Fre DMBdWW Wse PosWR DpCtrlIsbdR
Relax=[Fre,DMBdWW,Wse]
Safe=PosWR DpCtrlIsbdR
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Ws Fr
Orig=DMBdWW Wse PosWR DpCtrlIsbdR Fre
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0           | P1           ;
 MOV R0,#1    | MOV R0,#2    ;
 STR R0,[%x0] | STR R0,[%y1] ;
 DMB          | LDR R1,[%y1] ;
 MOV R1,#1    | CMP R1,R1    ;
 STR R1,[%y0] | BNE LC00     ;
              | LC00:        ;
              | ISB          ;
              | LDR R2,[%x1] ;
exists
(y=2 /\ 1:R2=0)
