#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Wed Sep 25 13:08:29 2019
# Process ID: 1657
# Current directory: /home/crfosse/dds1/TFE4141-DDS1
# Command line: vivado
# Log file: /home/crfosse/dds1/TFE4141-DDS1/vivado.log
# Journal file: /home/crfosse/dds1/TFE4141-DDS1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6270.410 ; gain = 91.602 ; free physical = 5334 ; free virtual = 8637
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mega_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mega_adder_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/adder_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/mega_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mega_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sim_1/new/mega_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mega_adder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
xelab -wto 370952dc9ab94906a14a4cd41398f151 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mega_adder_tb_behav xil_defaultlib.mega_adder_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 370952dc9ab94906a14a4cd41398f151 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mega_adder_tb_behav xil_defaultlib.mega_adder_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.adder_datapath [adder_datapath_default]
Compiling architecture rtl of entity xil_defaultlib.adder_controller [adder_controller_default]
Compiling architecture rtl of entity xil_defaultlib.mega_adder [mega_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_adder_tb
Built simulation snapshot mega_adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mega_adder_tb_behav -key {Behavioral:sim_1:Functional:mega_adder_tb} -tclbatch {mega_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mega_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6425.207 ; gain = 59.840 ; free physical = 5159 ; free virtual = 8573
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mega_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 6425.207 ; gain = 71.781 ; free physical = 5159 ; free virtual = 8573
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mega_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mega_adder_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/adder_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/mega_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mega_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sim_1/new/mega_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mega_adder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
xelab -wto 370952dc9ab94906a14a4cd41398f151 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mega_adder_tb_behav xil_defaultlib.mega_adder_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 370952dc9ab94906a14a4cd41398f151 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mega_adder_tb_behav xil_defaultlib.mega_adder_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.adder_datapath [adder_datapath_default]
Compiling architecture rtl of entity xil_defaultlib.adder_controller [adder_controller_default]
Compiling architecture rtl of entity xil_defaultlib.mega_adder [mega_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_adder_tb
Built simulation snapshot mega_adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mega_adder_tb_behav -key {Behavioral:sim_1:Functional:mega_adder_tb} -tclbatch {mega_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mega_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6469.301 ; gain = 8.004 ; free physical = 4835 ; free virtual = 8432
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mega_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 6469.301 ; gain = 8.004 ; free physical = 4835 ; free virtual = 8432
reset_run synth_1
launch_runs synth_1
[Wed Sep 25 13:21:30 2019] Launched synth_1...
Run output will be captured here: /home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/constrs_1/new/mega_adder_constraints.xdc]
Finished Parsing XDC File [/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/constrs_1/new/mega_adder_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6753.457 ; gain = 0.000 ; free physical = 4462 ; free virtual = 8121
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 6838.941 ; gain = 366.672 ; free physical = 4395 ; free virtual = 8057
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 13:29:19 2019...
