// Seed: 3855395227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_2[-1] = 1 * 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    output logic id_3,
    input wire id_4,
    output tri0 id_5,
    output logic id_6,
    output tri0 id_7
);
  assign id_3 = id_4;
  parameter id_9 = -1;
  logic id_10 = !((id_10[1]));
  integer [1 : 1 'b0] id_11;
  localparam id_12 = id_9;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_9,
      id_11
  );
  initial begin : LABEL_0
    id_6 <= -1;
  end
  logic id_13;
  always begin : LABEL_1
    id_3 <= -1;
  end
  wire id_14;
endmodule
