/*
 * Copyright 2018 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/*
 * This dtsi is used by dom0 mainly for passthrough devices to domu.
 */
/ {
	/delete-node/ thermal-zones;

	/delete-node/ wu;

	edma00: dma-controller0@5a1f0000 {
		compatible = "fsl,imx8qm-edma";
		reg = <0x0 0x5a2c0000 0x0 0x10000>, /* channel12 UART0 rx */
		      <0x0 0x5a2d0000 0x0 0x10000>; /* channel13 UART0 tx */
		#dma-cells = <3>;
		dma-channels = <2>;
		interrupts = <GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 435 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "edma0-chan12-rx", "edma0-chan13-tx";
		status = "okay";
	};

	edma01: dma-controller1@5a1f0000 {
		compatible = "fsl,imx8qm-edma";
		reg = <0x0 0x5a2e0000 0x0 0x10000>, /* channel14 UART1 rx */
		      <0x0 0x5a2f0000 0x0 0x10000>; /* channel15 UART1 tx */
		#dma-cells = <3>;
		dma-channels = <2>;
		interrupts = <GIC_SPI 436 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 437 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "edma0-chan14-rx", "edma0-chan15-tx";
		status = "okay";
	};

	edma02: dma-controller2@5a1f0000 {
		compatible = "fsl,imx8qm-edma";
		reg = <0x0 0x5a300000 0x0 0x10000>, /* channel16 UART2 rx */
		      <0x0 0x5a310000 0x0 0x10000>; /* channel17 UART2 tx */
		#dma-cells = <3>;
		dma-channels = <2>;
		interrupts = <GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 439 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "edma0-chan16-rx", "edma0-chan17-tx";
		status = "okay";
	};

	edma03: dma-controller3@5a1f0000 {
		compatible = "fsl,imx8qm-edma";
		reg = <0x0 0x5a320000 0x0 0x10000>, /* channel18 UART3 rx */
		      <0x0 0x5a330000 0x0 0x10000>; /* channel19 UART3 tx */
		#dma-cells = <3>;
		dma-channels = <2>;
		interrupts = <GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 441 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "edma0-chan18-rx", "edma0-chan19-tx";
		status = "okay";
	};

	edma04: dma-controller4@5a1f0000 {
		compatible = "fsl,imx8qm-edma";
		reg = <0x0 0x5a340000 0x0 0x10000>, /* channel20 UART4 rx */
		      <0x0 0x5a350000 0x0 0x10000>; /* channel21 UART4 tx */
		#dma-cells = <3>;
		dma-channels = <2>;
		interrupts = <GIC_SPI 442 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 443 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "edma0-chan20-rx", "edma0-chan21-tx";
		status = "okay";
	};

	usbotg1_lpcg: usbotg1_lpcg@5b270000 {
		compatible = "fsl,imx8qm-usbotg1-lpcg";
		reg = <0x0 0x5b270000 0x0 0x10000>;
	};

	usbotg3_lpcg: usbotg3_lpcg@5b280000 {
		reg = <0x0 0x5b280000 0x0 0x1000>;
	};

	sdhc1_lpcg: sdhc1_lpcg@5b200000 {
		compatible = "fsl,imx8qm-lpuart-lpcg";
		reg = <0x0 0x5b200000 0x0 0x10000>;
	};

	lpuart1_lpcg: lpcg@5a470000 {
		compatible = "fsl,imx8qm-lpuart-lpcg";
		reg = <0x0 0x5a470000 0x0 0x10000>;
	};

	lpuart2_lpcg: lpcg@5a480000 {
		compatible = "fsl,imx8qm-lpuart-lpcg";
		reg = <0x0 0x5a480000 0x0 0x10000>;
	};

	di_lvds0_lpcg: lpcg@56243000 {
		compatible = "fsl,imx8qm-di-lvds0-lpcg";
		reg = <0x0 0x56243000 0x0 0x1000>;
	};

	di_lvds1_lpcg: lpcg@57243000 {
		compatible = "fsl,imx8qm-di-lvds1-lpcg";
		reg = <0x0 0x57243000 0x0 0x1000>;
	};

	dc_0_lpcg: lpcg@56010000 {
		compatible = "fsl,imx8qm-dc0-lpcg";
		reg = <0x0 0x56010000 0x0 0x10000>;
	};

	dc_1_lpcg: lpcg@57010000 {
		compatible = "fsl,imx8qm-dc1-lpcg";
		reg = <0x0 0x57010000 0x0 0x10000>;
	};

	mu_5_lpcg: lpcg@5d600000 {
		compatible = "fsl,imx8qm-mu-lpcg";
		reg = <0x0 0x5d600000 0x0 0x10000>;
	};

	mu_6_lpcg: lpcg@5d610000 {
		compatible = "fsl,imx8qm-mu-lpcg";
		reg = <0x0 0x5d610000 0x0 0x10000>;
	};

	mu_5_lpcg_b: lpcg@5d690000 {
		compatible = "fsl,imx8qm-mu-lpcg";
		reg = <0x0 0x5d690000 0x0 0x10000>;
	};

	mu_6_lpcg_b: lpcg@5d6a0000 {
		compatible = "fsl,imx8qm-mu-lpcg";
		reg = <0x0 0x5d6a0000 0x0 0x10000>;
	};

	mu_7_lpcg_b: lpcg@5d6b0000 {
		compatible = "fsl,imx8qm-mu-lpcg";
		reg = <0x0 0x5d6b0000 0x0 0x10000>;
	};

	hsio_pcie_x2_lpcg: hsio_pcie_x2_lpcg@5f050000 {
		reg = <0x0 0x5f050000 0x0 0x10000>;
	};

	hsio_pcie_x1_lpcg: hsio_pcie_x1_lpcg@5f060000 {
		reg = <0x0 0x5f060000 0x0 0x10000>;
	};

	hsio_phy_x2_lpcg: hsio_phy_x2_lpcg@5f080000 {
		reg = <0x0 0x5f080000 0x0 0x10000>;
	};

	hsio_pcie_x2_crr2_lpcg: hsio_phy_x2_lpcg@5f0c0000 {
		reg = <0x0 0x5f0c0000 0x0 0x10000>;
	};

	mipi_csi_0_lpcg: mipi_csi_0_lpcg@58223000 {
		reg = <0x0 0x58223000 0x0 0x1000>;
	};

	img_pxl_link_csi0_lpcg: img_pxl_link_csi0_lpcg@58580000 {
		reg = <0x0 0x58580000 0x0 0x1000>;
	};

	img_pdma_0_lpcg: img_pdma_0_lpcg@58500000 {
		reg = <0x0 0x58500000 0x0 0x1000>;
	};

	img_pdma_1_lpcg: img_pdma_1_lpcg@58510000 {
		reg = <0x0 0x58510000 0x0 0x1000>;
	};

	img_pdma_2_lpcg: img_pdma_2_lpcg@58520000 {
		reg = <0x0 0x58520000 0x0 0x1000>;
	};

	img_pdma_3_lpcg: img_pdma_3_lpcg@58530000 {
		reg = <0x0 0x58530000 0x0 0x1000>;
	};

	vpu_decoder_csr: vpu_decoder_csr@0x2d080000 {
		reg = <0x0 0x2d080000 0x0 0x1000>;
	};

	/* hdmi */
	di_hdmi_lpcg: di_hdmi_lpcg@0x56263000 {
		reg = <0x0 0x56263000 0x0 0x1000>;
	};

	rx_hdmi_lpcg: rx_hdmi_lpcg@0x58263000 {
		reg = <0x0 0x58263000 0x0 0x1000>;
	};

	img_pxl_link_hdmi_lpcg: img_pxl_link_hdmi_lpcg@0x585a0000 {
		reg = <0x0 0x585a0000 0x0 0x1000>;
	};

	aud_hdmi_rx_sai_0_lpcg: aud_hdmi_rx_sai_0_lpcg@0x59480000 {
		reg = <0x0 0x59480000 0x0 0x1000>;
	};

	aud_hdmi_tx_sai_0_lpcg: aud_hdmi_tx_sai_0_lpcg@0x59490000 {
		reg = <0x0 0x59490000 0x0 0x1000>;
	};
};

/delete-node/ &edma0;

&mu {
	interrupt-parent = <&gic>;
};

&flexcan1 {
	interrupt-parent = <&gic>;
};

&flexcan2 {
	interrupt-parent = <&gic>;
};

&flexcan3 {
	interrupt-parent = <&gic>;
};

&lpuart0 {
	interrupt-parent = <&gic>;
};

&lpuart1 {
	interrupt-parent = <&gic>;
	dmas = <&edma01 15 0 0>, <&edma01 14 0 1>;
};

&lpuart2 {
	interrupt-parent = <&gic>;
	dmas = <&edma02 17 0 0>, <&edma02 16 0 1>;
};

&lpuart3 {
	interrupt-parent = <&gic>;
	dmas = <&edma03 19 0 0>, <&edma03 18 0 1>;
};

&lpuart4 {
	interrupt-parent = <&gic>;
	dmas = <&edma04 21 0 0>, <&edma04 20 0 1>;
};

&usdhc1 {
	/delete-property/ iommus;
};

&usdhc2 {
	/delete-property/ iommus;
};

&usdhc3 {
	/delete-property/ iommus;
};

&fec1 {
	interrupt-parent = <&gic>;
	/delete-property/ iommus;
};

&fec2 {
	interrupt-parent = <&gic>;
	/delete-property/ iommus;
};

&sata {
	/delete-property/ iommus;
};

&usbotg1 {
	interrupt-parent = <&gic>;
};

&usbh1 {
	interrupt-parent = <&gic>;
};

&usbotg3 {
	interrupt-parent = <&gic>;
};

&smmu {
	/* xen only supports legacy bindings for now */
	#iommu-cells = <0>;
};

&dpu1 {
	fsl,sc_rsrc_id = <SC_R_DC_0_BLIT0>,
			 <SC_R_DC_0_BLIT1>,
			 <SC_R_DC_0_BLIT2>,
			 <SC_R_DC_0_BLIT_OUT>,
			 <SC_R_DC_0_WARP>,
			 <SC_R_DC_0_VIDEO0>,
			 <SC_R_DC_0_VIDEO1>,
			 <SC_R_DC_0_FRAC0>,
			 <SC_R_DC_0>;
};

&dpu2 {
	fsl,sc_rsrc_id = <SC_R_DC_1_BLIT0>,
			 <SC_R_DC_1_BLIT1>,
			 <SC_R_DC_1_BLIT2>,
			 <SC_R_DC_1_BLIT_OUT>,
			 <SC_R_DC_1_WARP>,
			 <SC_R_DC_1_VIDEO0>,
			 <SC_R_DC_1_VIDEO1>,
			 <SC_R_DC_1_FRAC0>,
			 <SC_R_DC_1>;
};
