/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [30:0] _00_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [22:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 31'h00000000;
    else _00_ <= { in_data[68:51], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_6z = in_data[37:26] >= { _00_[2], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[123:104] >= { in_data[179:161], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[164:153], celloutsig_1_0z } >= { in_data[174:171], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[126:101], celloutsig_1_6z, celloutsig_1_2z } >= { in_data[159:134], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_10z[19], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_8z } >= celloutsig_1_10z[18:0];
  assign celloutsig_1_18z = in_data[173:159] && { celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_7z = { in_data[28:24], celloutsig_0_1z } && { _00_[22:18], celloutsig_0_2z };
  assign celloutsig_0_17z = { in_data[32:29], celloutsig_0_10z, celloutsig_0_6z } && { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } && { in_data[123:122], celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_14z[5:0], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_11z } && { celloutsig_1_14z[3:0], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_11z = celloutsig_0_0z[5:2] !== { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_14z = { in_data[30:23], celloutsig_0_2z } !== celloutsig_0_0z[8:0];
  assign celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_11z } !== { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z } !== { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_12z = { in_data[168:150], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z } !== { celloutsig_1_10z[20:6], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_1_0z = | in_data[151:143];
  assign celloutsig_1_1z = | { in_data[125:121], celloutsig_1_0z };
  assign celloutsig_0_2z = | { celloutsig_0_0z[7:2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = | { in_data[90:83], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_9z = | { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_2z & in_data[23];
  assign celloutsig_0_8z = in_data[10] & _00_[26];
  assign celloutsig_0_10z = _00_[8] & celloutsig_0_7z;
  assign celloutsig_0_12z = celloutsig_0_4z & in_data[89];
  assign celloutsig_1_5z = celloutsig_1_3z & celloutsig_1_4z;
  assign celloutsig_1_13z = celloutsig_1_4z & celloutsig_1_8z;
  assign celloutsig_1_19z = ~^ { celloutsig_1_10z[10:9], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_1z = ~^ { in_data[31:28], celloutsig_0_0z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[87:78] ^ in_data[95:86];
  assign celloutsig_1_10z = { in_data[128:110], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z } ^ in_data[168:146];
  assign celloutsig_1_14z = { celloutsig_1_10z[11:3], celloutsig_1_13z } ^ { celloutsig_1_10z[17:16], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z };
  always_latch
    if (clkin_data[32]) celloutsig_1_6z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
