Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 02 Dec 2018 19:21:27 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga006.jf.intel.com (orsmga006.jf.intel.com [10.7.209.51])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 5CA2E580224
	for <like.xu@linux.intel.com>; Fri, 30 Nov 2018 10:19:40 -0800 (PST)
Received: from fmsmga103.fm.intel.com ([10.1.193.90])
  by orsmga006-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 30 Nov 2018 10:19:40 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AWDVNPBW2NoxxwxPznlRMlcmLTFXV8LGtZVwlr6E/?=
 =?us-ascii?q?grcLSJyIuqrYZRSFvqdThVPEFb/W9+hDw7KP9fy4CSpYud6oizMrSNR0TRgLiM?=
 =?us-ascii?q?EbzUQLIfWuLgnFFsPsdDEwB89YVVVorDmROElRH9viNRWJ+iXhpTEdFQ/iOgVr?=
 =?us-ascii?q?O+/7BpDdj9it1+C15pbffxhEiCCybL9uLxi6txndutULioZ+N6g9zQfErGFVcO?=
 =?us-ascii?q?pM32NoIlyTnxf45siu+ZNo7jpdtfE8+cNeSKv2Z6s3Q6BWAzQgKGA1+dbktQLf?=
 =?us-ascii?q?QguV53sTSXsZnxxVCAXY9h76X5Pxsizntuph3SSRIMP7QawoVTmk8qxmUwHjhj?=
 =?us-ascii?q?sZODEl8WHXks1wg7xdoBK9vBx03orYbJiIOPZiYq/ReNUXTndDUMlMTSxMGp2y?=
 =?us-ascii?q?b4UPAeQCM+hXoYbyqFkSohWxGAesHOHixD1Hi3Pr06A2z/ouERrd0Qw8Hd8Dqm?=
 =?us-ascii?q?jYoMn7OaoQV+2+0anGzS/Eb/NTwTrz9InIfQwhof6WR7J/bNfax0sxGAPDk1qf?=
 =?us-ascii?q?t5blPyiS1uQLrmOW6PBgVeOzhG4nsQ5xuCWgyt0siobXgIIa107L9T9iwIYyI9?=
 =?us-ascii?q?21U0p7Yd+iEJRKrSGaMJF6QsQ4Q2FnoSs3zKANt52jfCUS1pgr2x3SZ+aaf4SV?=
 =?us-ascii?q?4R/vTvidLDl4iX5/Zb6yhQ6+/Eyix+HmS8W4zVhHojBYntTOqnwBzQHf58ubRv?=
 =?us-ascii?q?Z740yvwyyA1xrJ5eFBOU00lbTUK5omwrMokpoTsF/DHjPtmEnsg6+WcFgk9vKv?=
 =?us-ascii?q?6+T9bbXqvp6cN4lqhQHiKqkihNCzDOciPgQTQmSW+v6w2KPt8ED5WrlGk/87nr?=
 =?us-ascii?q?HcsJ/AJMQboqC5AxVS0oYm8xu/Fimp0NEFnXUeMV1KZgyHgJbtO13XO//4Cuq/?=
 =?us-ascii?q?g1Kwnzh13PDKObnhApTOLnfdirvgcqt95lZYyAoyy9Bf+p1VBqsAIPL1Rk/+qt?=
 =?us-ascii?q?jYAgUlPAyzxubqE9N91oQYWWKABK+ZLbnesViS5uIgO+WMfpMauC7hK/g54P7j?=
 =?us-ascii?q?lXs5mV4efaa3x5cWZ224E+9iI0WYZ3rsn9gAHX0Lvgo4UOzlllmCXSRPaHa1Wq?=
 =?us-ascii?q?Jvrgw9E5+sWIffWpi20vvG2CagAoYQYGdABVaRV3DyeMKBUvYIbSuUZch5jj0D?=
 =?us-ascii?q?U6PmUoIkyFSiuRH3z+laKPHJ8HgdvJPnyN8n/uDWiFQ++CJ5C4GH3niQQnpotm?=
 =?us-ascii?q?UPQTAwweZ4u0Mq0UqJ06Vzn6lFE8dO7ehCSAYwOM3gyLlTAsr1XErlf9GFU1+3?=
 =?us-ascii?q?CoGvCCs2SPo22JkHZl5wAdipiRXbwjarBbBTnLuOUs8a6KXZikLwLMZ00XqO9K?=
 =?us-ascii?q?Qng1Q8WcxJfTm8h6V//hLfQY7ElUmUjb2tc4wY3SjE7mDFynCB6hILGDVsWLnI?=
 =?us-ascii?q?CChMLnDdqs70swabF+ej?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AgAAA9fgFchxHrdtBjHAEBAQQBAQcEA?=
 =?us-ascii?q?QGBUgYBAQsBgTCBOYEpg3mId4srgWAtfJZMgXEUAQEYAxGHdiI1CA0BAwEBAQE?=
 =?us-ascii?q?BAQIBEwEBAQoLCQgbDiMMgjYFAgMaAQaCWwEBAQECAQECIAQZAQEECikBAgIBA?=
 =?us-ascii?q?QIGAQEKGAICGAoEAgIDATABBQEcBg0GAgEBAYMcAYF5CAEEmxA8ih1wfDOCdgE?=
 =?us-ascii?q?BBYJDhGMIEnmJc4EcgVc/gREBJoI2NYgFgleJC4IThFQ2hTKKDVAHAoIeBIRdi?=
 =?us-ascii?q?jIGGIIohzGHRpg2AgQCBAUCBQ8hgSYBggtNMIMvCYISDBcShnWBV4VgUYEHi1K?=
 =?us-ascii?q?BdwEB?=
X-IPAS-Result: =?us-ascii?q?A0AgAAA9fgFchxHrdtBjHAEBAQQBAQcEAQGBUgYBAQsBgTC?=
 =?us-ascii?q?BOYEpg3mId4srgWAtfJZMgXEUAQEYAxGHdiI1CA0BAwEBAQEBAQIBEwEBAQoLC?=
 =?us-ascii?q?QgbDiMMgjYFAgMaAQaCWwEBAQECAQECIAQZAQEECikBAgIBAQIGAQEKGAICGAo?=
 =?us-ascii?q?EAgIDATABBQEcBg0GAgEBAYMcAYF5CAEEmxA8ih1wfDOCdgEBBYJDhGMIEnmJc?=
 =?us-ascii?q?4EcgVc/gREBJoI2NYgFgleJC4IThFQ2hTKKDVAHAoIeBIRdijIGGIIohzGHRpg?=
 =?us-ascii?q?2AgQCBAUCBQ8hgSYBggtNMIMvCYISDBcShnWBV4VgUYEHi1KBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,299,1539673200"; 
   d="scan'208";a="54050782"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 30 Nov 2018 10:19:39 -0800
Received: from localhost ([::1]:34146 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gSnO6-0007SD-KJ
	for like.xu@linux.intel.com; Fri, 30 Nov 2018 13:19:38 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:52323)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gSnNi-0007Qn-64
	for qemu-devel@nongnu.org; Fri, 30 Nov 2018 13:19:15 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <richard.henderson@linaro.org>) id 1gSnNd-0007OC-Ex
	for qemu-devel@nongnu.org; Fri, 30 Nov 2018 13:19:14 -0500
Received: from mail-pg1-x542.google.com ([2607:f8b0:4864:20::542]:33379)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <richard.henderson@linaro.org>)
	id 1gSnNc-0007MD-TU
	for qemu-devel@nongnu.org; Fri, 30 Nov 2018 13:19:09 -0500
Received: by mail-pg1-x542.google.com with SMTP id z11so2853437pgu.0
	for <qemu-devel@nongnu.org>; Fri, 30 Nov 2018 10:19:08 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=subject:to:cc:references:from:openpgp:message-id:date:user-agent
	:mime-version:in-reply-to:content-language:content-transfer-encoding;
	bh=fxTHUAXfp4CpxDcb1yaveak3i7CCrtjHPdlyFC29K+o=;
	b=HXJAJfj4NJxiHQyXKDz3OdJhq4NA31ph3ivV2/i7I8yR/8DCOENmaUxd7+poU+XDjx
	aNICSnO6SM8elA9iGJuJhXf3w9iayztRhh7JQBmQou+nSVeJpVGbdHkBvWgaPuVmt79w
	0GWosSrpCF1XnCxDwg4RozMtXnJW30FBXCJw8=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:to:cc:references:from:openpgp:message-id
	:date:user-agent:mime-version:in-reply-to:content-language
	:content-transfer-encoding;
	bh=fxTHUAXfp4CpxDcb1yaveak3i7CCrtjHPdlyFC29K+o=;
	b=LIRwOiAJqNwo0be3gDQx5uvzdcRsgCdv8G4Lre2Q82e/2Ugd8g2E3sQkSxjxI/UEPa
	qWGfIYqB1z2QENwdNEptWhVA22bUVHuLVdEGlW+TvaTBJqugb73cf1Fa/3Y0xw1XlCmf
	l9CvyLyOpFZnwooJbXTQkzU96qj9yj4DHsFGYU1izrMAAGX3WlvG/elx6x6uCjGeal7t
	hAVzHJltTBA66HH7tJjeyyFZ5fqmgHcu3xgTJLjx+Ru0J4hNL3SlW4WoNtkndrz8mnqC
	KXWkyuLebtz/06z8NZwgTo0DQUHAIi+g8iZ6j4J4Zuur0wtaqtL0TZ4tG0QbgyY/ruIH
	5agw==
X-Gm-Message-State: AA+aEWYUEBlefxaIdf9MvljHfH7uiEGGykzPLBWTsbM9Lwq+a8b5bc4k
	vWGJx25CgGdQLNHlmGYQnBqlJQ==
X-Google-Smtp-Source: AFSGD/WIzAc6SOO/41hbFwBfm1yUrchLhfFvsQCyKfRpzCk0TTWFI8vuF7wz1Dj4ClzGQmnou63R9w==
X-Received: by 2002:a63:2263:: with SMTP id t35mr5673205pgm.69.1543601946487; 
	Fri, 30 Nov 2018 10:19:06 -0800 (PST)
Received: from cloudburst.twiddle.net (97-113-170-180.tukw.qwest.net.
	[97.113.170.180]) by smtp.gmail.com with ESMTPSA id
	i4sm12854722pfj.82.2018.11.30.10.19.05
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Fri, 30 Nov 2018 10:19:05 -0800 (PST)
To: Aaron Lindsay <aaron@os.amperecomputing.com>
References: <20181120212553.8480-1-aaron@os.amperecomputing.com>
	<20181120212553.8480-14-aaron@os.amperecomputing.com>
	<d6fde9c7-b72e-ae9d-817b-71c3d6369dbc@linaro.org>
	<20181130175629.GB24714@quinoa.localdomain>
From: Richard Henderson <richard.henderson@linaro.org>
Openpgp: preference=signencrypt
Message-ID: <fb2e45b2-463d-aefe-e3d7-f3027f662c12@linaro.org>
Date: Fri, 30 Nov 2018 10:19:03 -0800
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
	Thunderbird/60.3.1
MIME-Version: 1.0
In-Reply-To: <20181130175629.GB24714@quinoa.localdomain>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::542
Subject: Re: [Qemu-devel] [PATCH v8 13/13] target/arm: Send interrupts on
 PMU counter overflow
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Wei Huang <wei@redhat.com>, Peter Maydell <peter.maydell@linaro.org>,
	Michael Spradling <mspradli@codeaurora.org>,
	Digant Desai <digantd@codeaurora.org>,
	Peter Crosthwaite <crosthwaite.peter@gmail.com>,
	"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
	Alistair Francis <alistair.francis@xilinx.com>,
	"qemu-arm@nongnu.org" <qemu-arm@nongnu.org>,
	SM-Aaron Lindsay <alindsay@os.amperecomputing.com>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On 11/30/18 9:56 AM, Aaron Lindsay wrote:
> On Nov 30 09:13, Richard Henderson wrote:
>> On 11/20/18 1:26 PM, Aaron Lindsay wrote:
>>> Setup a QEMUTimer to get a callback when we expect counters to next
>>> overflow and trigger an interrupt at that time.
>>>
>>> Signed-off-by: Aaron Lindsay <alindsay@codeaurora.org>
>>> Signed-off-by: Aaron Lindsay <alindsay@os.amperecomputing.com>
>>> ---
>>>  target/arm/cpu.c    |  12 +++++
>>>  target/arm/cpu.h    |   7 +++
>>>  target/arm/helper.c | 126 +++++++++++++++++++++++++++++++++++++++++---
>>>  3 files changed, 139 insertions(+), 6 deletions(-)
>>>
>>> diff --git a/target/arm/cpu.c b/target/arm/cpu.c
>>> index 208a08e867..7311a48e3c 100644
>>> --- a/target/arm/cpu.c
>>> +++ b/target/arm/cpu.c
>>> @@ -827,6 +827,13 @@ static void arm_cpu_finalizefn(Object *obj)
>>>          QLIST_REMOVE(hook, node);
>>>          g_free(hook);
>>>      }
>>> +#ifndef CONFIG_USER_ONLY
>>> +    if (arm_feature(&cpu->env, ARM_FEATURE_PMU) && cpu->pmu_timer) {
>>
>> No need for two tests here.  Just check cpu->pmu_timer.
>> (If it's set for any reason it should be freed, surely.)
>>
>>> @@ -1305,7 +1338,18 @@ void pmccntr_op_start(CPUARMState *env)
>>>              eff_cycles /= 64;
>>>          }
>>>  
>>> -        env->cp15.c15_ccnt = eff_cycles - env->cp15.c15_ccnt_delta;
>>> +        uint64_t new_pmccntr = eff_cycles - env->cp15.c15_ccnt_delta;
>>> +
>>> +        unsigned int overflow_bit = (env->cp15.c9_pmcr & PMCRLC) ? 63 : 31;
>>> +        uint64_t overflow_mask = (uint64_t)1 << overflow_bit;
>>> +        if (!(new_pmccntr & overflow_mask) &&
>>> +                (env->cp15.c15_ccnt & overflow_mask)) {
>>
>> Fyi, this expression is
>>
>>     env->cp15.c15_ccnt & ~new_pmccntr & overflow_mask
>>
>>> +            env->cp15.c9_pmovsr |= (1 << 31);
>>> +            new_pmccntr &= ~overflow_mask;
>>
>> Why this line?  You just checked that overflow_mask was unset in new_pmccntr above.
> 
> This ensures that when overflow_bit == 31 (because PMCR.LC is not set)
> the high 32 bits remain 0 even after an overflow has occurred. As you
> point out, it's silly when overflow_bit == 64, but I didn't think it was
> worth the extra conditional to avoid it.

Eh?  But we've set overflow_mask based on PMCR.LC, so what you say here doesn't
make sense.

> Thanks for your review. I'll take a look at your suggested logic
> simplifications for v9, do you think that this patch looks OK at the
> big-picture level?

Yes, big picture looks good.


r~


