
14_Sincronizando_Tarefas_Com_Queues.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d7c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000030c  08005f1c  08005f1c  00006f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006228  08006228  00008060  2**0
                  CONTENTS
  4 .ARM          00000008  08006228  08006228  00007228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006230  08006230  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006230  08006230  00007230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006234  08006234  00007234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006238  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bec  20000060  08006298  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004c4c  08006298  00008c4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017c1a  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032c8  00000000  00000000  0001fcaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001430  00000000  00000000  00022f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fb3  00000000  00000000  000243a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003848  00000000  00000000  0002535b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015e59  00000000  00000000  00028ba3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098317  00000000  00000000  0003e9fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000d6d13  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a38  00000000  00000000  000d6d9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000dc7d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005f04 	.word	0x08005f04

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08005f04 	.word	0x08005f04

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000576:	f000 fb93 	bl	8000ca0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057a:	f000 f84f 	bl	800061c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057e:	f000 f8e3 	bl	8000748 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000582:	f000 f8b7 	bl	80006f4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000586:	f002 f9db 	bl	8002940 <osKernelInitialize>
  /* USER CODE BEGIN RTOS_QUEUES */

  /* xQueue é uma variável que está sendo criada como uma fila (queue) usando a função xQueueCreate().
   * A fila tem capacidade para armazenar 5 elementos, e cada elemento é do tipo int32_t (um inteiro de 32 bits).
   * Isso significa que a fila pode armazenar até 5 valores inteiros de 32 bits. */
  yearQueue = xQueueCreate( QUEUE_LENGTH, sizeof(int32_t));
 800058a:	2200      	movs	r2, #0
 800058c:	2104      	movs	r1, #4
 800058e:	2005      	movs	r0, #5
 8000590:	f002 fc9d 	bl	8002ece <xQueueGenericCreate>
 8000594:	4603      	mov	r3, r0
 8000596:	4a17      	ldr	r2, [pc, #92]	@ (80005f4 <main+0x84>)
 8000598:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800059a:	4a17      	ldr	r2, [pc, #92]	@ (80005f8 <main+0x88>)
 800059c:	2100      	movs	r1, #0
 800059e:	4817      	ldr	r0, [pc, #92]	@ (80005fc <main+0x8c>)
 80005a0:	f002 fa18 	bl	80029d4 <osThreadNew>
 80005a4:	4603      	mov	r3, r0
 80005a6:	4a16      	ldr	r2, [pc, #88]	@ (8000600 <main+0x90>)
 80005a8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  // CRIAÇÃO DA TAREFA DO RECEPTOR
  /* CRIAÇÃO DA TAREFA DO RECEPTOR -----------------------------------------*/
  xTaskCreate(ReceiverTask, "Tarefa_Receptor", 128, NULL, osPriorityAboveNormal, NULL);
 80005aa:	2300      	movs	r3, #0
 80005ac:	9301      	str	r3, [sp, #4]
 80005ae:	2320      	movs	r3, #32
 80005b0:	9300      	str	r3, [sp, #0]
 80005b2:	2300      	movs	r3, #0
 80005b4:	2280      	movs	r2, #128	@ 0x80
 80005b6:	4913      	ldr	r1, [pc, #76]	@ (8000604 <main+0x94>)
 80005b8:	4813      	ldr	r0, [pc, #76]	@ (8000608 <main+0x98>)
 80005ba:	f003 f937 	bl	800382c <xTaskCreate>

  /* CRIAÇÃO DA TAREFA DO TRANSMISSOR 1 -------------------------------------*/
  xTaskCreate(SenderTask1, "Tarefa_Transmissor1", 128, NULL, osPriorityNormal, NULL);
 80005be:	2300      	movs	r3, #0
 80005c0:	9301      	str	r3, [sp, #4]
 80005c2:	2318      	movs	r3, #24
 80005c4:	9300      	str	r3, [sp, #0]
 80005c6:	2300      	movs	r3, #0
 80005c8:	2280      	movs	r2, #128	@ 0x80
 80005ca:	4910      	ldr	r1, [pc, #64]	@ (800060c <main+0x9c>)
 80005cc:	4810      	ldr	r0, [pc, #64]	@ (8000610 <main+0xa0>)
 80005ce:	f003 f92d 	bl	800382c <xTaskCreate>

  /* CRIAÇÃO DA TAREFA DO TRANSMISSOR 2 -------------------------------------*/
  xTaskCreate(SenderTask2, "Tarefa_Transmissor2", 128, NULL, osPriorityNormal, NULL);
 80005d2:	2300      	movs	r3, #0
 80005d4:	9301      	str	r3, [sp, #4]
 80005d6:	2318      	movs	r3, #24
 80005d8:	9300      	str	r3, [sp, #0]
 80005da:	2300      	movs	r3, #0
 80005dc:	2280      	movs	r2, #128	@ 0x80
 80005de:	490d      	ldr	r1, [pc, #52]	@ (8000614 <main+0xa4>)
 80005e0:	480d      	ldr	r0, [pc, #52]	@ (8000618 <main+0xa8>)
 80005e2:	f003 f923 	bl	800382c <xTaskCreate>

  vTaskStartScheduler(); // Inicia o escalonador de tarefas - Scheduler
 80005e6:	f003 fab5 	bl	8003b54 <vTaskStartScheduler>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005ea:	f002 f9cd 	bl	8002988 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005ee:	bf00      	nop
 80005f0:	e7fd      	b.n	80005ee <main+0x7e>
 80005f2:	bf00      	nop
 80005f4:	200000c8 	.word	0x200000c8
 80005f8:	080061b8 	.word	0x080061b8
 80005fc:	08000965 	.word	0x08000965
 8000600:	200000c4 	.word	0x200000c4
 8000604:	08005f28 	.word	0x08005f28
 8000608:	080008ed 	.word	0x080008ed
 800060c:	08005f38 	.word	0x08005f38
 8000610:	08000825 	.word	0x08000825
 8000614:	08005f4c 	.word	0x08005f4c
 8000618:	08000889 	.word	0x08000889

0800061c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b094      	sub	sp, #80	@ 0x50
 8000620:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000622:	f107 0320 	add.w	r3, r7, #32
 8000626:	2230      	movs	r2, #48	@ 0x30
 8000628:	2100      	movs	r1, #0
 800062a:	4618      	mov	r0, r3
 800062c:	f004 ff94 	bl	8005558 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000630:	f107 030c 	add.w	r3, r7, #12
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
 8000638:	605a      	str	r2, [r3, #4]
 800063a:	609a      	str	r2, [r3, #8]
 800063c:	60da      	str	r2, [r3, #12]
 800063e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000640:	2300      	movs	r3, #0
 8000642:	60bb      	str	r3, [r7, #8]
 8000644:	4b29      	ldr	r3, [pc, #164]	@ (80006ec <SystemClock_Config+0xd0>)
 8000646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000648:	4a28      	ldr	r2, [pc, #160]	@ (80006ec <SystemClock_Config+0xd0>)
 800064a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800064e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000650:	4b26      	ldr	r3, [pc, #152]	@ (80006ec <SystemClock_Config+0xd0>)
 8000652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000654:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000658:	60bb      	str	r3, [r7, #8]
 800065a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800065c:	2300      	movs	r3, #0
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	4b23      	ldr	r3, [pc, #140]	@ (80006f0 <SystemClock_Config+0xd4>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000668:	4a21      	ldr	r2, [pc, #132]	@ (80006f0 <SystemClock_Config+0xd4>)
 800066a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800066e:	6013      	str	r3, [r2, #0]
 8000670:	4b1f      	ldr	r3, [pc, #124]	@ (80006f0 <SystemClock_Config+0xd4>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800067c:	2302      	movs	r3, #2
 800067e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000680:	2301      	movs	r3, #1
 8000682:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000684:	2310      	movs	r3, #16
 8000686:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000688:	2302      	movs	r3, #2
 800068a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800068c:	2300      	movs	r3, #0
 800068e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000690:	2310      	movs	r3, #16
 8000692:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000694:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000698:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800069a:	2304      	movs	r3, #4
 800069c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800069e:	2307      	movs	r3, #7
 80006a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a2:	f107 0320 	add.w	r3, r7, #32
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 fdbc 	bl	8001224 <HAL_RCC_OscConfig>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006b2:	f000 f971 	bl	8000998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b6:	230f      	movs	r3, #15
 80006b8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ba:	2302      	movs	r3, #2
 80006bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006be:	2300      	movs	r3, #0
 80006c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006cc:	f107 030c 	add.w	r3, r7, #12
 80006d0:	2102      	movs	r1, #2
 80006d2:	4618      	mov	r0, r3
 80006d4:	f001 f81e 	bl	8001714 <HAL_RCC_ClockConfig>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006de:	f000 f95b 	bl	8000998 <Error_Handler>
  }
}
 80006e2:	bf00      	nop
 80006e4:	3750      	adds	r7, #80	@ 0x50
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40023800 	.word	0x40023800
 80006f0:	40007000 	.word	0x40007000

080006f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006f8:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 80006fa:	4a12      	ldr	r2, [pc, #72]	@ (8000744 <MX_USART2_UART_Init+0x50>)
 80006fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006fe:	4b10      	ldr	r3, [pc, #64]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 8000700:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000704:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000706:	4b0e      	ldr	r3, [pc, #56]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800070c:	4b0c      	ldr	r3, [pc, #48]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 800070e:	2200      	movs	r2, #0
 8000710:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000712:	4b0b      	ldr	r3, [pc, #44]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 8000714:	2200      	movs	r2, #0
 8000716:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000718:	4b09      	ldr	r3, [pc, #36]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 800071a:	220c      	movs	r2, #12
 800071c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800071e:	4b08      	ldr	r3, [pc, #32]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 8000720:	2200      	movs	r2, #0
 8000722:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000724:	4b06      	ldr	r3, [pc, #24]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 8000726:	2200      	movs	r2, #0
 8000728:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800072a:	4805      	ldr	r0, [pc, #20]	@ (8000740 <MX_USART2_UART_Init+0x4c>)
 800072c:	f001 fcb8 	bl	80020a0 <HAL_UART_Init>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000736:	f000 f92f 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	2000007c 	.word	0x2000007c
 8000744:	40004400 	.word	0x40004400

08000748 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b08a      	sub	sp, #40	@ 0x28
 800074c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074e:	f107 0314 	add.w	r3, r7, #20
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
 8000756:	605a      	str	r2, [r3, #4]
 8000758:	609a      	str	r2, [r3, #8]
 800075a:	60da      	str	r2, [r3, #12]
 800075c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	613b      	str	r3, [r7, #16]
 8000762:	4b2d      	ldr	r3, [pc, #180]	@ (8000818 <MX_GPIO_Init+0xd0>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	4a2c      	ldr	r2, [pc, #176]	@ (8000818 <MX_GPIO_Init+0xd0>)
 8000768:	f043 0304 	orr.w	r3, r3, #4
 800076c:	6313      	str	r3, [r2, #48]	@ 0x30
 800076e:	4b2a      	ldr	r3, [pc, #168]	@ (8000818 <MX_GPIO_Init+0xd0>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	f003 0304 	and.w	r3, r3, #4
 8000776:	613b      	str	r3, [r7, #16]
 8000778:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	60fb      	str	r3, [r7, #12]
 800077e:	4b26      	ldr	r3, [pc, #152]	@ (8000818 <MX_GPIO_Init+0xd0>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	4a25      	ldr	r2, [pc, #148]	@ (8000818 <MX_GPIO_Init+0xd0>)
 8000784:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000788:	6313      	str	r3, [r2, #48]	@ 0x30
 800078a:	4b23      	ldr	r3, [pc, #140]	@ (8000818 <MX_GPIO_Init+0xd0>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000792:	60fb      	str	r3, [r7, #12]
 8000794:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	60bb      	str	r3, [r7, #8]
 800079a:	4b1f      	ldr	r3, [pc, #124]	@ (8000818 <MX_GPIO_Init+0xd0>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	4a1e      	ldr	r2, [pc, #120]	@ (8000818 <MX_GPIO_Init+0xd0>)
 80007a0:	f043 0301 	orr.w	r3, r3, #1
 80007a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000818 <MX_GPIO_Init+0xd0>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	f003 0301 	and.w	r3, r3, #1
 80007ae:	60bb      	str	r3, [r7, #8]
 80007b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	607b      	str	r3, [r7, #4]
 80007b6:	4b18      	ldr	r3, [pc, #96]	@ (8000818 <MX_GPIO_Init+0xd0>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	4a17      	ldr	r2, [pc, #92]	@ (8000818 <MX_GPIO_Init+0xd0>)
 80007bc:	f043 0302 	orr.w	r3, r3, #2
 80007c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c2:	4b15      	ldr	r3, [pc, #84]	@ (8000818 <MX_GPIO_Init+0xd0>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	f003 0302 	and.w	r3, r3, #2
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007ce:	2200      	movs	r2, #0
 80007d0:	2120      	movs	r1, #32
 80007d2:	4812      	ldr	r0, [pc, #72]	@ (800081c <MX_GPIO_Init+0xd4>)
 80007d4:	f000 fd0c 	bl	80011f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007de:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007e8:	f107 0314 	add.w	r3, r7, #20
 80007ec:	4619      	mov	r1, r3
 80007ee:	480c      	ldr	r0, [pc, #48]	@ (8000820 <MX_GPIO_Init+0xd8>)
 80007f0:	f000 fb7a 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007f4:	2320      	movs	r3, #32
 80007f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f8:	2301      	movs	r3, #1
 80007fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fc:	2300      	movs	r3, #0
 80007fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000800:	2300      	movs	r3, #0
 8000802:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	4619      	mov	r1, r3
 800080a:	4804      	ldr	r0, [pc, #16]	@ (800081c <MX_GPIO_Init+0xd4>)
 800080c:	f000 fb6c 	bl	8000ee8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000810:	bf00      	nop
 8000812:	3728      	adds	r7, #40	@ 0x28
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	40023800 	.word	0x40023800
 800081c:	40020000 	.word	0x40020000
 8000820:	40020800 	.word	0x40020800

08000824 <SenderTask1>:

/* FUNÇÃO DA TAREFA DO TRANSMISSOR --------------------------------------------*/

/* FUNÇÃO DA TAREFA DO TRANSMISSOR 1 ---------------------------- */
void SenderTask1 (void *pvParameters)
{
 8000824:	b5b0      	push	{r4, r5, r7, lr}
 8000826:	b090      	sub	sp, #64	@ 0x40
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
    int32_t value_to_send = 2222;
 800082c:	f640 03ae 	movw	r3, #2222	@ 0x8ae
 8000830:	63bb      	str	r3, [r7, #56]	@ 0x38
    BaseType_t qStatus;

    while(1)
    {
        qStatus = xQueueSend(yearQueue, &value_to_send, 0);
 8000832:	4b12      	ldr	r3, [pc, #72]	@ (800087c <SenderTask1+0x58>)
 8000834:	6818      	ldr	r0, [r3, #0]
 8000836:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800083a:	2300      	movs	r3, #0
 800083c:	2200      	movs	r2, #0
 800083e:	f002 fba5 	bl	8002f8c <xQueueGenericSend>
 8000842:	63f8      	str	r0, [r7, #60]	@ 0x3c
        if (qStatus != pdPASS)
 8000844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000846:	2b01      	cmp	r3, #1
 8000848:	d012      	beq.n	8000870 <SenderTask1+0x4c>
        {
            uint8_t txt1[] = "Erro: dado da tarefa 1 nao pode ser enviado\n";
 800084a:	4b0d      	ldr	r3, [pc, #52]	@ (8000880 <SenderTask1+0x5c>)
 800084c:	f107 0408 	add.w	r4, r7, #8
 8000850:	461d      	mov	r5, r3
 8000852:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000854:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000856:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000858:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800085a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800085e:	c407      	stmia	r4!, {r0, r1, r2}
 8000860:	7023      	strb	r3, [r4, #0]
            HAL_UART_Transmit(&huart2, txt1, sizeof(txt1), 100);
 8000862:	f107 0108 	add.w	r1, r7, #8
 8000866:	2364      	movs	r3, #100	@ 0x64
 8000868:	222d      	movs	r2, #45	@ 0x2d
 800086a:	4806      	ldr	r0, [pc, #24]	@ (8000884 <SenderTask1+0x60>)
 800086c:	f001 fc68 	bl	8002140 <HAL_UART_Transmit>
        }
        osDelay(500);
 8000870:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000874:	f002 f940 	bl	8002af8 <osDelay>
        qStatus = xQueueSend(yearQueue, &value_to_send, 0);
 8000878:	e7db      	b.n	8000832 <SenderTask1+0xe>
 800087a:	bf00      	nop
 800087c:	200000c8 	.word	0x200000c8
 8000880:	08005f60 	.word	0x08005f60
 8000884:	2000007c 	.word	0x2000007c

08000888 <SenderTask2>:
    }
}

/* FUNÇÃO DA TAREFA DO TRANSMISSOR 2 ---------------------------- */
void SenderTask2 (void *pvParameters)
{
 8000888:	b5b0      	push	{r4, r5, r7, lr}
 800088a:	b090      	sub	sp, #64	@ 0x40
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
    int32_t value_to_send = 5555;
 8000890:	f241 53b3 	movw	r3, #5555	@ 0x15b3
 8000894:	63bb      	str	r3, [r7, #56]	@ 0x38
    BaseType_t qStatus;

    while(1)
    {
        qStatus = xQueueSend(yearQueue, &value_to_send, 0);
 8000896:	4b12      	ldr	r3, [pc, #72]	@ (80008e0 <SenderTask2+0x58>)
 8000898:	6818      	ldr	r0, [r3, #0]
 800089a:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800089e:	2300      	movs	r3, #0
 80008a0:	2200      	movs	r2, #0
 80008a2:	f002 fb73 	bl	8002f8c <xQueueGenericSend>
 80008a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        if (qStatus != pdPASS)
 80008a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80008aa:	2b01      	cmp	r3, #1
 80008ac:	d012      	beq.n	80008d4 <SenderTask2+0x4c>
        {
            uint8_t txt1[] = "Erro: dado da tarefa 2 nao pode ser enviado\n";
 80008ae:	4b0d      	ldr	r3, [pc, #52]	@ (80008e4 <SenderTask2+0x5c>)
 80008b0:	f107 0408 	add.w	r4, r7, #8
 80008b4:	461d      	mov	r5, r3
 80008b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008be:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80008c2:	c407      	stmia	r4!, {r0, r1, r2}
 80008c4:	7023      	strb	r3, [r4, #0]
            HAL_UART_Transmit(&huart2, txt1, sizeof(txt1), 100);
 80008c6:	f107 0108 	add.w	r1, r7, #8
 80008ca:	2364      	movs	r3, #100	@ 0x64
 80008cc:	222d      	movs	r2, #45	@ 0x2d
 80008ce:	4806      	ldr	r0, [pc, #24]	@ (80008e8 <SenderTask2+0x60>)
 80008d0:	f001 fc36 	bl	8002140 <HAL_UART_Transmit>
        }
        osDelay(500);
 80008d4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80008d8:	f002 f90e 	bl	8002af8 <osDelay>
        qStatus = xQueueSend(yearQueue, &value_to_send, 0);
 80008dc:	e7db      	b.n	8000896 <SenderTask2+0xe>
 80008de:	bf00      	nop
 80008e0:	200000c8 	.word	0x200000c8
 80008e4:	08005f90 	.word	0x08005f90
 80008e8:	2000007c 	.word	0x2000007c

080008ec <ReceiverTask>:
}


/* FUNÇÃO DA TAREFA DO RECEPTOR ---------------------------- */
void ReceiverTask (void *pvParameters)
{
 80008ec:	b5b0      	push	{r4, r5, r7, lr}
 80008ee:	b094      	sub	sp, #80	@ 0x50
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
    int value_received;
    const TickType_t wait_time = pdMS_TO_TICKS(800);
 80008f4:	f44f 7348 	mov.w	r3, #800	@ 0x320
 80008f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    BaseType_t qStatus;
    uint8_t txt1[28];

    while(1)
    {
        qStatus = xQueueReceive(yearQueue, &value_received, wait_time);
 80008fa:	4b16      	ldr	r3, [pc, #88]	@ (8000954 <ReceiverTask+0x68>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8000902:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000904:	4618      	mov	r0, r3
 8000906:	f002 fce1 	bl	80032cc <xQueueReceive>
 800090a:	64b8      	str	r0, [r7, #72]	@ 0x48
        if (qStatus == pdPASS)
 800090c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800090e:	2b01      	cmp	r3, #1
 8000910:	d10e      	bne.n	8000930 <ReceiverTask+0x44>
        {
            sprintf((char*)txt1, "O valor recebido foi: %d\n", value_received);
 8000912:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000914:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000918:	490f      	ldr	r1, [pc, #60]	@ (8000958 <ReceiverTask+0x6c>)
 800091a:	4618      	mov	r0, r3
 800091c:	f004 fdfc 	bl	8005518 <siprintf>
            HAL_UART_Transmit(&huart2, txt1, sizeof(txt1), 100);
 8000920:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000924:	2364      	movs	r3, #100	@ 0x64
 8000926:	221c      	movs	r2, #28
 8000928:	480c      	ldr	r0, [pc, #48]	@ (800095c <ReceiverTask+0x70>)
 800092a:	f001 fc09 	bl	8002140 <HAL_UART_Transmit>
 800092e:	e7e4      	b.n	80008fa <ReceiverTask+0xe>
        }
        else
        {
            uint8_t txt1[] = "Erro, nao foi possivel receber\n";
 8000930:	4b0b      	ldr	r3, [pc, #44]	@ (8000960 <ReceiverTask+0x74>)
 8000932:	f107 0408 	add.w	r4, r7, #8
 8000936:	461d      	mov	r5, r3
 8000938:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800093a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800093c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000940:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            HAL_UART_Transmit(&huart2, txt1, sizeof(txt1), 100);
 8000944:	f107 0108 	add.w	r1, r7, #8
 8000948:	2364      	movs	r3, #100	@ 0x64
 800094a:	2220      	movs	r2, #32
 800094c:	4803      	ldr	r0, [pc, #12]	@ (800095c <ReceiverTask+0x70>)
 800094e:	f001 fbf7 	bl	8002140 <HAL_UART_Transmit>
        qStatus = xQueueReceive(yearQueue, &value_received, wait_time);
 8000952:	e7d2      	b.n	80008fa <ReceiverTask+0xe>
 8000954:	200000c8 	.word	0x200000c8
 8000958:	08005fc0 	.word	0x08005fc0
 800095c:	2000007c 	.word	0x2000007c
 8000960:	08005fdc 	.word	0x08005fdc

08000964 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800096c:	2001      	movs	r0, #1
 800096e:	f002 f8c3 	bl	8002af8 <osDelay>
 8000972:	e7fb      	b.n	800096c <StartDefaultTask+0x8>

08000974 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a04      	ldr	r2, [pc, #16]	@ (8000994 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d101      	bne.n	800098a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000986:	f000 f9ad 	bl	8000ce4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40010000 	.word	0x40010000

08000998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800099c:	b672      	cpsid	i
}
 800099e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <Error_Handler+0x8>

080009a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	607b      	str	r3, [r7, #4]
 80009ae:	4b12      	ldr	r3, [pc, #72]	@ (80009f8 <HAL_MspInit+0x54>)
 80009b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009b2:	4a11      	ldr	r2, [pc, #68]	@ (80009f8 <HAL_MspInit+0x54>)
 80009b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80009ba:	4b0f      	ldr	r3, [pc, #60]	@ (80009f8 <HAL_MspInit+0x54>)
 80009bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	603b      	str	r3, [r7, #0]
 80009ca:	4b0b      	ldr	r3, [pc, #44]	@ (80009f8 <HAL_MspInit+0x54>)
 80009cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ce:	4a0a      	ldr	r2, [pc, #40]	@ (80009f8 <HAL_MspInit+0x54>)
 80009d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80009d6:	4b08      	ldr	r3, [pc, #32]	@ (80009f8 <HAL_MspInit+0x54>)
 80009d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009de:	603b      	str	r3, [r7, #0]
 80009e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009e2:	2200      	movs	r2, #0
 80009e4:	210f      	movs	r1, #15
 80009e6:	f06f 0001 	mvn.w	r0, #1
 80009ea:	f000 fa53 	bl	8000e94 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40023800 	.word	0x40023800

080009fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b08a      	sub	sp, #40	@ 0x28
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a04:	f107 0314 	add.w	r3, r7, #20
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]
 8000a10:	60da      	str	r2, [r3, #12]
 8000a12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a19      	ldr	r2, [pc, #100]	@ (8000a80 <HAL_UART_MspInit+0x84>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d12b      	bne.n	8000a76 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	613b      	str	r3, [r7, #16]
 8000a22:	4b18      	ldr	r3, [pc, #96]	@ (8000a84 <HAL_UART_MspInit+0x88>)
 8000a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a26:	4a17      	ldr	r2, [pc, #92]	@ (8000a84 <HAL_UART_MspInit+0x88>)
 8000a28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a2e:	4b15      	ldr	r3, [pc, #84]	@ (8000a84 <HAL_UART_MspInit+0x88>)
 8000a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a36:	613b      	str	r3, [r7, #16]
 8000a38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	4b11      	ldr	r3, [pc, #68]	@ (8000a84 <HAL_UART_MspInit+0x88>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	4a10      	ldr	r2, [pc, #64]	@ (8000a84 <HAL_UART_MspInit+0x88>)
 8000a44:	f043 0301 	orr.w	r3, r3, #1
 8000a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a84 <HAL_UART_MspInit+0x88>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a56:	230c      	movs	r3, #12
 8000a58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5a:	2302      	movs	r3, #2
 8000a5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a62:	2300      	movs	r3, #0
 8000a64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a66:	2307      	movs	r3, #7
 8000a68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6a:	f107 0314 	add.w	r3, r7, #20
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4805      	ldr	r0, [pc, #20]	@ (8000a88 <HAL_UART_MspInit+0x8c>)
 8000a72:	f000 fa39 	bl	8000ee8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a76:	bf00      	nop
 8000a78:	3728      	adds	r7, #40	@ 0x28
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40004400 	.word	0x40004400
 8000a84:	40023800 	.word	0x40023800
 8000a88:	40020000 	.word	0x40020000

08000a8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08c      	sub	sp, #48	@ 0x30
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000a94:	2300      	movs	r3, #0
 8000a96:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60bb      	str	r3, [r7, #8]
 8000aa0:	4b2e      	ldr	r3, [pc, #184]	@ (8000b5c <HAL_InitTick+0xd0>)
 8000aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aa4:	4a2d      	ldr	r2, [pc, #180]	@ (8000b5c <HAL_InitTick+0xd0>)
 8000aa6:	f043 0301 	orr.w	r3, r3, #1
 8000aaa:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aac:	4b2b      	ldr	r3, [pc, #172]	@ (8000b5c <HAL_InitTick+0xd0>)
 8000aae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ab0:	f003 0301 	and.w	r3, r3, #1
 8000ab4:	60bb      	str	r3, [r7, #8]
 8000ab6:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ab8:	f107 020c 	add.w	r2, r7, #12
 8000abc:	f107 0310 	add.w	r3, r7, #16
 8000ac0:	4611      	mov	r1, r2
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f001 f846 	bl	8001b54 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000ac8:	f001 f830 	bl	8001b2c <HAL_RCC_GetPCLK2Freq>
 8000acc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ad0:	4a23      	ldr	r2, [pc, #140]	@ (8000b60 <HAL_InitTick+0xd4>)
 8000ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ad6:	0c9b      	lsrs	r3, r3, #18
 8000ad8:	3b01      	subs	r3, #1
 8000ada:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000adc:	4b21      	ldr	r3, [pc, #132]	@ (8000b64 <HAL_InitTick+0xd8>)
 8000ade:	4a22      	ldr	r2, [pc, #136]	@ (8000b68 <HAL_InitTick+0xdc>)
 8000ae0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000ae2:	4b20      	ldr	r3, [pc, #128]	@ (8000b64 <HAL_InitTick+0xd8>)
 8000ae4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ae8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000aea:	4a1e      	ldr	r2, [pc, #120]	@ (8000b64 <HAL_InitTick+0xd8>)
 8000aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aee:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000af0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b64 <HAL_InitTick+0xd8>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000af6:	4b1b      	ldr	r3, [pc, #108]	@ (8000b64 <HAL_InitTick+0xd8>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000afc:	4b19      	ldr	r3, [pc, #100]	@ (8000b64 <HAL_InitTick+0xd8>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000b02:	4818      	ldr	r0, [pc, #96]	@ (8000b64 <HAL_InitTick+0xd8>)
 8000b04:	f001 f858 	bl	8001bb8 <HAL_TIM_Base_Init>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000b0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d11b      	bne.n	8000b4e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000b16:	4813      	ldr	r0, [pc, #76]	@ (8000b64 <HAL_InitTick+0xd8>)
 8000b18:	f001 f8a8 	bl	8001c6c <HAL_TIM_Base_Start_IT>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000b22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d111      	bne.n	8000b4e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000b2a:	2019      	movs	r0, #25
 8000b2c:	f000 f9ce 	bl	8000ecc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	2b0f      	cmp	r3, #15
 8000b34:	d808      	bhi.n	8000b48 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000b36:	2200      	movs	r2, #0
 8000b38:	6879      	ldr	r1, [r7, #4]
 8000b3a:	2019      	movs	r0, #25
 8000b3c:	f000 f9aa 	bl	8000e94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b40:	4a0a      	ldr	r2, [pc, #40]	@ (8000b6c <HAL_InitTick+0xe0>)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6013      	str	r3, [r2, #0]
 8000b46:	e002      	b.n	8000b4e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000b4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3730      	adds	r7, #48	@ 0x30
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	40023800 	.word	0x40023800
 8000b60:	431bde83 	.word	0x431bde83
 8000b64:	200000cc 	.word	0x200000cc
 8000b68:	40010000 	.word	0x40010000
 8000b6c:	20000004 	.word	0x20000004

08000b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <NMI_Handler+0x4>

08000b78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <HardFault_Handler+0x4>

08000b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <MemManage_Handler+0x4>

08000b88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <BusFault_Handler+0x4>

08000b90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <UsageFault_Handler+0x4>

08000b98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
	...

08000ba8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000bac:	4802      	ldr	r0, [pc, #8]	@ (8000bb8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000bae:	f001 f8bf 	bl	8001d30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	200000cc 	.word	0x200000cc

08000bbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bc4:	4a14      	ldr	r2, [pc, #80]	@ (8000c18 <_sbrk+0x5c>)
 8000bc6:	4b15      	ldr	r3, [pc, #84]	@ (8000c1c <_sbrk+0x60>)
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bd0:	4b13      	ldr	r3, [pc, #76]	@ (8000c20 <_sbrk+0x64>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d102      	bne.n	8000bde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bd8:	4b11      	ldr	r3, [pc, #68]	@ (8000c20 <_sbrk+0x64>)
 8000bda:	4a12      	ldr	r2, [pc, #72]	@ (8000c24 <_sbrk+0x68>)
 8000bdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bde:	4b10      	ldr	r3, [pc, #64]	@ (8000c20 <_sbrk+0x64>)
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4413      	add	r3, r2
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d207      	bcs.n	8000bfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bec:	f004 fd12 	bl	8005614 <__errno>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	220c      	movs	r2, #12
 8000bf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bfa:	e009      	b.n	8000c10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bfc:	4b08      	ldr	r3, [pc, #32]	@ (8000c20 <_sbrk+0x64>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c02:	4b07      	ldr	r3, [pc, #28]	@ (8000c20 <_sbrk+0x64>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4413      	add	r3, r2
 8000c0a:	4a05      	ldr	r2, [pc, #20]	@ (8000c20 <_sbrk+0x64>)
 8000c0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c0e:	68fb      	ldr	r3, [r7, #12]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3718      	adds	r7, #24
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	20018000 	.word	0x20018000
 8000c1c:	00000400 	.word	0x00000400
 8000c20:	20000114 	.word	0x20000114
 8000c24:	20004c50 	.word	0x20004c50

08000c28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c2c:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <SystemInit+0x20>)
 8000c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c32:	4a05      	ldr	r2, [pc, #20]	@ (8000c48 <SystemInit+0x20>)
 8000c34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	e000ed00 	.word	0xe000ed00

08000c4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c84 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c50:	f7ff ffea 	bl	8000c28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c54:	480c      	ldr	r0, [pc, #48]	@ (8000c88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c56:	490d      	ldr	r1, [pc, #52]	@ (8000c8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c58:	4a0d      	ldr	r2, [pc, #52]	@ (8000c90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c5c:	e002      	b.n	8000c64 <LoopCopyDataInit>

08000c5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c62:	3304      	adds	r3, #4

08000c64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c68:	d3f9      	bcc.n	8000c5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c6c:	4c0a      	ldr	r4, [pc, #40]	@ (8000c98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c70:	e001      	b.n	8000c76 <LoopFillZerobss>

08000c72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c74:	3204      	adds	r2, #4

08000c76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c78:	d3fb      	bcc.n	8000c72 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000c7a:	f004 fcd1 	bl	8005620 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c7e:	f7ff fc77 	bl	8000570 <main>
  bx  lr    
 8000c82:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c84:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c8c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000c90:	08006238 	.word	0x08006238
  ldr r2, =_sbss
 8000c94:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000c98:	20004c4c 	.word	0x20004c4c

08000c9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c9c:	e7fe      	b.n	8000c9c <ADC_IRQHandler>
	...

08000ca0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ca4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce0 <HAL_Init+0x40>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ce0 <HAL_Init+0x40>)
 8000caa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce0 <HAL_Init+0x40>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce0 <HAL_Init+0x40>)
 8000cb6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cbc:	4b08      	ldr	r3, [pc, #32]	@ (8000ce0 <HAL_Init+0x40>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a07      	ldr	r2, [pc, #28]	@ (8000ce0 <HAL_Init+0x40>)
 8000cc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cc8:	2003      	movs	r0, #3
 8000cca:	f000 f8d8 	bl	8000e7e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cce:	200f      	movs	r0, #15
 8000cd0:	f7ff fedc 	bl	8000a8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cd4:	f7ff fe66 	bl	80009a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cd8:	2300      	movs	r3, #0
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40023c00 	.word	0x40023c00

08000ce4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ce8:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <HAL_IncTick+0x20>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	461a      	mov	r2, r3
 8000cee:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <HAL_IncTick+0x24>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	4a04      	ldr	r2, [pc, #16]	@ (8000d08 <HAL_IncTick+0x24>)
 8000cf6:	6013      	str	r3, [r2, #0]
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	20000008 	.word	0x20000008
 8000d08:	20000118 	.word	0x20000118

08000d0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d10:	4b03      	ldr	r3, [pc, #12]	@ (8000d20 <HAL_GetTick+0x14>)
 8000d12:	681b      	ldr	r3, [r3, #0]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	20000118 	.word	0x20000118

08000d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f003 0307 	and.w	r3, r3, #7
 8000d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d34:	4b0c      	ldr	r3, [pc, #48]	@ (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d3a:	68ba      	ldr	r2, [r7, #8]
 8000d3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d40:	4013      	ands	r3, r2
 8000d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d56:	4a04      	ldr	r2, [pc, #16]	@ (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	60d3      	str	r3, [r2, #12]
}
 8000d5c:	bf00      	nop
 8000d5e:	3714      	adds	r7, #20
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d70:	4b04      	ldr	r3, [pc, #16]	@ (8000d84 <__NVIC_GetPriorityGrouping+0x18>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	f003 0307 	and.w	r3, r3, #7
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	db0b      	blt.n	8000db2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	f003 021f 	and.w	r2, r3, #31
 8000da0:	4907      	ldr	r1, [pc, #28]	@ (8000dc0 <__NVIC_EnableIRQ+0x38>)
 8000da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da6:	095b      	lsrs	r3, r3, #5
 8000da8:	2001      	movs	r0, #1
 8000daa:	fa00 f202 	lsl.w	r2, r0, r2
 8000dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000db2:	bf00      	nop
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	e000e100 	.word	0xe000e100

08000dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	6039      	str	r1, [r7, #0]
 8000dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	db0a      	blt.n	8000dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	490c      	ldr	r1, [pc, #48]	@ (8000e10 <__NVIC_SetPriority+0x4c>)
 8000dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de2:	0112      	lsls	r2, r2, #4
 8000de4:	b2d2      	uxtb	r2, r2
 8000de6:	440b      	add	r3, r1
 8000de8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dec:	e00a      	b.n	8000e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	b2da      	uxtb	r2, r3
 8000df2:	4908      	ldr	r1, [pc, #32]	@ (8000e14 <__NVIC_SetPriority+0x50>)
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	f003 030f 	and.w	r3, r3, #15
 8000dfa:	3b04      	subs	r3, #4
 8000dfc:	0112      	lsls	r2, r2, #4
 8000dfe:	b2d2      	uxtb	r2, r2
 8000e00:	440b      	add	r3, r1
 8000e02:	761a      	strb	r2, [r3, #24]
}
 8000e04:	bf00      	nop
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	e000e100 	.word	0xe000e100
 8000e14:	e000ed00 	.word	0xe000ed00

08000e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b089      	sub	sp, #36	@ 0x24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	f003 0307 	and.w	r3, r3, #7
 8000e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	f1c3 0307 	rsb	r3, r3, #7
 8000e32:	2b04      	cmp	r3, #4
 8000e34:	bf28      	it	cs
 8000e36:	2304      	movcs	r3, #4
 8000e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	2b06      	cmp	r3, #6
 8000e40:	d902      	bls.n	8000e48 <NVIC_EncodePriority+0x30>
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	3b03      	subs	r3, #3
 8000e46:	e000      	b.n	8000e4a <NVIC_EncodePriority+0x32>
 8000e48:	2300      	movs	r3, #0
 8000e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	43da      	mvns	r2, r3
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	401a      	ands	r2, r3
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e60:	f04f 31ff 	mov.w	r1, #4294967295
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6a:	43d9      	mvns	r1, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e70:	4313      	orrs	r3, r2
         );
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3724      	adds	r7, #36	@ 0x24
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr

08000e7e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b082      	sub	sp, #8
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e86:	6878      	ldr	r0, [r7, #4]
 8000e88:	f7ff ff4c 	bl	8000d24 <__NVIC_SetPriorityGrouping>
}
 8000e8c:	bf00      	nop
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
 8000ea0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ea6:	f7ff ff61 	bl	8000d6c <__NVIC_GetPriorityGrouping>
 8000eaa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	68b9      	ldr	r1, [r7, #8]
 8000eb0:	6978      	ldr	r0, [r7, #20]
 8000eb2:	f7ff ffb1 	bl	8000e18 <NVIC_EncodePriority>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ebc:	4611      	mov	r1, r2
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff ff80 	bl	8000dc4 <__NVIC_SetPriority>
}
 8000ec4:	bf00      	nop
 8000ec6:	3718      	adds	r7, #24
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff ff54 	bl	8000d88 <__NVIC_EnableIRQ>
}
 8000ee0:	bf00      	nop
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b089      	sub	sp, #36	@ 0x24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000efe:	2300      	movs	r3, #0
 8000f00:	61fb      	str	r3, [r7, #28]
 8000f02:	e159      	b.n	80011b8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f04:	2201      	movs	r2, #1
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	697a      	ldr	r2, [r7, #20]
 8000f14:	4013      	ands	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	f040 8148 	bne.w	80011b2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	f003 0303 	and.w	r3, r3, #3
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d005      	beq.n	8000f3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d130      	bne.n	8000f9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	689b      	ldr	r3, [r3, #8]
 8000f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	2203      	movs	r2, #3
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	43db      	mvns	r3, r3
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	4013      	ands	r3, r2
 8000f50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	68da      	ldr	r2, [r3, #12]
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5e:	69ba      	ldr	r2, [r7, #24]
 8000f60:	4313      	orrs	r3, r2
 8000f62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f70:	2201      	movs	r2, #1
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	69ba      	ldr	r2, [r7, #24]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	091b      	lsrs	r3, r3, #4
 8000f86:	f003 0201 	and.w	r2, r3, #1
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	4313      	orrs	r3, r2
 8000f94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	f003 0303 	and.w	r3, r3, #3
 8000fa4:	2b03      	cmp	r3, #3
 8000fa6:	d017      	beq.n	8000fd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	2203      	movs	r2, #3
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	689a      	ldr	r2, [r3, #8]
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f003 0303 	and.w	r3, r3, #3
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d123      	bne.n	800102c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	08da      	lsrs	r2, r3, #3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	3208      	adds	r2, #8
 8000fec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	f003 0307 	and.w	r3, r3, #7
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	220f      	movs	r2, #15
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	43db      	mvns	r3, r3
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4013      	ands	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	691a      	ldr	r2, [r3, #16]
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	f003 0307 	and.w	r3, r3, #7
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	4313      	orrs	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	08da      	lsrs	r2, r3, #3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	3208      	adds	r2, #8
 8001026:	69b9      	ldr	r1, [r7, #24]
 8001028:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	2203      	movs	r2, #3
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	43db      	mvns	r3, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4013      	ands	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f003 0203 	and.w	r2, r3, #3
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4313      	orrs	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001068:	2b00      	cmp	r3, #0
 800106a:	f000 80a2 	beq.w	80011b2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	4b57      	ldr	r3, [pc, #348]	@ (80011d0 <HAL_GPIO_Init+0x2e8>)
 8001074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001076:	4a56      	ldr	r2, [pc, #344]	@ (80011d0 <HAL_GPIO_Init+0x2e8>)
 8001078:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800107c:	6453      	str	r3, [r2, #68]	@ 0x44
 800107e:	4b54      	ldr	r3, [pc, #336]	@ (80011d0 <HAL_GPIO_Init+0x2e8>)
 8001080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001082:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800108a:	4a52      	ldr	r2, [pc, #328]	@ (80011d4 <HAL_GPIO_Init+0x2ec>)
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	089b      	lsrs	r3, r3, #2
 8001090:	3302      	adds	r3, #2
 8001092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001096:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	f003 0303 	and.w	r3, r3, #3
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	220f      	movs	r2, #15
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	43db      	mvns	r3, r3
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	4013      	ands	r3, r2
 80010ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a49      	ldr	r2, [pc, #292]	@ (80011d8 <HAL_GPIO_Init+0x2f0>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d019      	beq.n	80010ea <HAL_GPIO_Init+0x202>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a48      	ldr	r2, [pc, #288]	@ (80011dc <HAL_GPIO_Init+0x2f4>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d013      	beq.n	80010e6 <HAL_GPIO_Init+0x1fe>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a47      	ldr	r2, [pc, #284]	@ (80011e0 <HAL_GPIO_Init+0x2f8>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d00d      	beq.n	80010e2 <HAL_GPIO_Init+0x1fa>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a46      	ldr	r2, [pc, #280]	@ (80011e4 <HAL_GPIO_Init+0x2fc>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d007      	beq.n	80010de <HAL_GPIO_Init+0x1f6>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a45      	ldr	r2, [pc, #276]	@ (80011e8 <HAL_GPIO_Init+0x300>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d101      	bne.n	80010da <HAL_GPIO_Init+0x1f2>
 80010d6:	2304      	movs	r3, #4
 80010d8:	e008      	b.n	80010ec <HAL_GPIO_Init+0x204>
 80010da:	2307      	movs	r3, #7
 80010dc:	e006      	b.n	80010ec <HAL_GPIO_Init+0x204>
 80010de:	2303      	movs	r3, #3
 80010e0:	e004      	b.n	80010ec <HAL_GPIO_Init+0x204>
 80010e2:	2302      	movs	r3, #2
 80010e4:	e002      	b.n	80010ec <HAL_GPIO_Init+0x204>
 80010e6:	2301      	movs	r3, #1
 80010e8:	e000      	b.n	80010ec <HAL_GPIO_Init+0x204>
 80010ea:	2300      	movs	r3, #0
 80010ec:	69fa      	ldr	r2, [r7, #28]
 80010ee:	f002 0203 	and.w	r2, r2, #3
 80010f2:	0092      	lsls	r2, r2, #2
 80010f4:	4093      	lsls	r3, r2
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010fc:	4935      	ldr	r1, [pc, #212]	@ (80011d4 <HAL_GPIO_Init+0x2ec>)
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	089b      	lsrs	r3, r3, #2
 8001102:	3302      	adds	r3, #2
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800110a:	4b38      	ldr	r3, [pc, #224]	@ (80011ec <HAL_GPIO_Init+0x304>)
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	43db      	mvns	r3, r3
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	4013      	ands	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001122:	2b00      	cmp	r3, #0
 8001124:	d003      	beq.n	800112e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	4313      	orrs	r3, r2
 800112c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800112e:	4a2f      	ldr	r2, [pc, #188]	@ (80011ec <HAL_GPIO_Init+0x304>)
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001134:	4b2d      	ldr	r3, [pc, #180]	@ (80011ec <HAL_GPIO_Init+0x304>)
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	43db      	mvns	r3, r3
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	4013      	ands	r3, r2
 8001142:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800114c:	2b00      	cmp	r3, #0
 800114e:	d003      	beq.n	8001158 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	4313      	orrs	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001158:	4a24      	ldr	r2, [pc, #144]	@ (80011ec <HAL_GPIO_Init+0x304>)
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800115e:	4b23      	ldr	r3, [pc, #140]	@ (80011ec <HAL_GPIO_Init+0x304>)
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	43db      	mvns	r3, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4013      	ands	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d003      	beq.n	8001182 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	4313      	orrs	r3, r2
 8001180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001182:	4a1a      	ldr	r2, [pc, #104]	@ (80011ec <HAL_GPIO_Init+0x304>)
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001188:	4b18      	ldr	r3, [pc, #96]	@ (80011ec <HAL_GPIO_Init+0x304>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	43db      	mvns	r3, r3
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4013      	ands	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d003      	beq.n	80011ac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011ac:	4a0f      	ldr	r2, [pc, #60]	@ (80011ec <HAL_GPIO_Init+0x304>)
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	3301      	adds	r3, #1
 80011b6:	61fb      	str	r3, [r7, #28]
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	2b0f      	cmp	r3, #15
 80011bc:	f67f aea2 	bls.w	8000f04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011c0:	bf00      	nop
 80011c2:	bf00      	nop
 80011c4:	3724      	adds	r7, #36	@ 0x24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	40023800 	.word	0x40023800
 80011d4:	40013800 	.word	0x40013800
 80011d8:	40020000 	.word	0x40020000
 80011dc:	40020400 	.word	0x40020400
 80011e0:	40020800 	.word	0x40020800
 80011e4:	40020c00 	.word	0x40020c00
 80011e8:	40021000 	.word	0x40021000
 80011ec:	40013c00 	.word	0x40013c00

080011f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	460b      	mov	r3, r1
 80011fa:	807b      	strh	r3, [r7, #2]
 80011fc:	4613      	mov	r3, r2
 80011fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001200:	787b      	ldrb	r3, [r7, #1]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d003      	beq.n	800120e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001206:	887a      	ldrh	r2, [r7, #2]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800120c:	e003      	b.n	8001216 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800120e:	887b      	ldrh	r3, [r7, #2]
 8001210:	041a      	lsls	r2, r3, #16
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	619a      	str	r2, [r3, #24]
}
 8001216:	bf00      	nop
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
	...

08001224 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d101      	bne.n	8001236 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e267      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	2b00      	cmp	r3, #0
 8001240:	d075      	beq.n	800132e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001242:	4b88      	ldr	r3, [pc, #544]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	f003 030c 	and.w	r3, r3, #12
 800124a:	2b04      	cmp	r3, #4
 800124c:	d00c      	beq.n	8001268 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800124e:	4b85      	ldr	r3, [pc, #532]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001256:	2b08      	cmp	r3, #8
 8001258:	d112      	bne.n	8001280 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800125a:	4b82      	ldr	r3, [pc, #520]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001262:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001266:	d10b      	bne.n	8001280 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001268:	4b7e      	ldr	r3, [pc, #504]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001270:	2b00      	cmp	r3, #0
 8001272:	d05b      	beq.n	800132c <HAL_RCC_OscConfig+0x108>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d157      	bne.n	800132c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e242      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001288:	d106      	bne.n	8001298 <HAL_RCC_OscConfig+0x74>
 800128a:	4b76      	ldr	r3, [pc, #472]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a75      	ldr	r2, [pc, #468]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 8001290:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001294:	6013      	str	r3, [r2, #0]
 8001296:	e01d      	b.n	80012d4 <HAL_RCC_OscConfig+0xb0>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012a0:	d10c      	bne.n	80012bc <HAL_RCC_OscConfig+0x98>
 80012a2:	4b70      	ldr	r3, [pc, #448]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a6f      	ldr	r2, [pc, #444]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 80012a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012ac:	6013      	str	r3, [r2, #0]
 80012ae:	4b6d      	ldr	r3, [pc, #436]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a6c      	ldr	r2, [pc, #432]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 80012b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012b8:	6013      	str	r3, [r2, #0]
 80012ba:	e00b      	b.n	80012d4 <HAL_RCC_OscConfig+0xb0>
 80012bc:	4b69      	ldr	r3, [pc, #420]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a68      	ldr	r2, [pc, #416]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 80012c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012c6:	6013      	str	r3, [r2, #0]
 80012c8:	4b66      	ldr	r3, [pc, #408]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a65      	ldr	r2, [pc, #404]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 80012ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d013      	beq.n	8001304 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012dc:	f7ff fd16 	bl	8000d0c <HAL_GetTick>
 80012e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012e2:	e008      	b.n	80012f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012e4:	f7ff fd12 	bl	8000d0c <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	2b64      	cmp	r3, #100	@ 0x64
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e207      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012f6:	4b5b      	ldr	r3, [pc, #364]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d0f0      	beq.n	80012e4 <HAL_RCC_OscConfig+0xc0>
 8001302:	e014      	b.n	800132e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001304:	f7ff fd02 	bl	8000d0c <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800130c:	f7ff fcfe 	bl	8000d0c <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b64      	cmp	r3, #100	@ 0x64
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e1f3      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800131e:	4b51      	ldr	r3, [pc, #324]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1f0      	bne.n	800130c <HAL_RCC_OscConfig+0xe8>
 800132a:	e000      	b.n	800132e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800132c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	2b00      	cmp	r3, #0
 8001338:	d063      	beq.n	8001402 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800133a:	4b4a      	ldr	r3, [pc, #296]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	f003 030c 	and.w	r3, r3, #12
 8001342:	2b00      	cmp	r3, #0
 8001344:	d00b      	beq.n	800135e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001346:	4b47      	ldr	r3, [pc, #284]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800134e:	2b08      	cmp	r3, #8
 8001350:	d11c      	bne.n	800138c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001352:	4b44      	ldr	r3, [pc, #272]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800135a:	2b00      	cmp	r3, #0
 800135c:	d116      	bne.n	800138c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800135e:	4b41      	ldr	r3, [pc, #260]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d005      	beq.n	8001376 <HAL_RCC_OscConfig+0x152>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	68db      	ldr	r3, [r3, #12]
 800136e:	2b01      	cmp	r3, #1
 8001370:	d001      	beq.n	8001376 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e1c7      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001376:	4b3b      	ldr	r3, [pc, #236]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	691b      	ldr	r3, [r3, #16]
 8001382:	00db      	lsls	r3, r3, #3
 8001384:	4937      	ldr	r1, [pc, #220]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 8001386:	4313      	orrs	r3, r2
 8001388:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800138a:	e03a      	b.n	8001402 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d020      	beq.n	80013d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001394:	4b34      	ldr	r3, [pc, #208]	@ (8001468 <HAL_RCC_OscConfig+0x244>)
 8001396:	2201      	movs	r2, #1
 8001398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800139a:	f7ff fcb7 	bl	8000d0c <HAL_GetTick>
 800139e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a0:	e008      	b.n	80013b4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013a2:	f7ff fcb3 	bl	8000d0c <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d901      	bls.n	80013b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013b0:	2303      	movs	r3, #3
 80013b2:	e1a8      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 0302 	and.w	r3, r3, #2
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d0f0      	beq.n	80013a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013c0:	4b28      	ldr	r3, [pc, #160]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	691b      	ldr	r3, [r3, #16]
 80013cc:	00db      	lsls	r3, r3, #3
 80013ce:	4925      	ldr	r1, [pc, #148]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 80013d0:	4313      	orrs	r3, r2
 80013d2:	600b      	str	r3, [r1, #0]
 80013d4:	e015      	b.n	8001402 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013d6:	4b24      	ldr	r3, [pc, #144]	@ (8001468 <HAL_RCC_OscConfig+0x244>)
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013dc:	f7ff fc96 	bl	8000d0c <HAL_GetTick>
 80013e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013e2:	e008      	b.n	80013f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013e4:	f7ff fc92 	bl	8000d0c <HAL_GetTick>
 80013e8:	4602      	mov	r2, r0
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d901      	bls.n	80013f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e187      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d1f0      	bne.n	80013e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0308 	and.w	r3, r3, #8
 800140a:	2b00      	cmp	r3, #0
 800140c:	d036      	beq.n	800147c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	695b      	ldr	r3, [r3, #20]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d016      	beq.n	8001444 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001416:	4b15      	ldr	r3, [pc, #84]	@ (800146c <HAL_RCC_OscConfig+0x248>)
 8001418:	2201      	movs	r2, #1
 800141a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800141c:	f7ff fc76 	bl	8000d0c <HAL_GetTick>
 8001420:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001422:	e008      	b.n	8001436 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001424:	f7ff fc72 	bl	8000d0c <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	2b02      	cmp	r3, #2
 8001430:	d901      	bls.n	8001436 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e167      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001436:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <HAL_RCC_OscConfig+0x240>)
 8001438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	2b00      	cmp	r3, #0
 8001440:	d0f0      	beq.n	8001424 <HAL_RCC_OscConfig+0x200>
 8001442:	e01b      	b.n	800147c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001444:	4b09      	ldr	r3, [pc, #36]	@ (800146c <HAL_RCC_OscConfig+0x248>)
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800144a:	f7ff fc5f 	bl	8000d0c <HAL_GetTick>
 800144e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001450:	e00e      	b.n	8001470 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001452:	f7ff fc5b 	bl	8000d0c <HAL_GetTick>
 8001456:	4602      	mov	r2, r0
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d907      	bls.n	8001470 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e150      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
 8001464:	40023800 	.word	0x40023800
 8001468:	42470000 	.word	0x42470000
 800146c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001470:	4b88      	ldr	r3, [pc, #544]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 8001472:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001474:	f003 0302 	and.w	r3, r3, #2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d1ea      	bne.n	8001452 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0304 	and.w	r3, r3, #4
 8001484:	2b00      	cmp	r3, #0
 8001486:	f000 8097 	beq.w	80015b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800148a:	2300      	movs	r3, #0
 800148c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800148e:	4b81      	ldr	r3, [pc, #516]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 8001490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d10f      	bne.n	80014ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	60bb      	str	r3, [r7, #8]
 800149e:	4b7d      	ldr	r3, [pc, #500]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 80014a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a2:	4a7c      	ldr	r2, [pc, #496]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 80014a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014aa:	4b7a      	ldr	r3, [pc, #488]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 80014ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014b2:	60bb      	str	r3, [r7, #8]
 80014b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014b6:	2301      	movs	r3, #1
 80014b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ba:	4b77      	ldr	r3, [pc, #476]	@ (8001698 <HAL_RCC_OscConfig+0x474>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d118      	bne.n	80014f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014c6:	4b74      	ldr	r3, [pc, #464]	@ (8001698 <HAL_RCC_OscConfig+0x474>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a73      	ldr	r2, [pc, #460]	@ (8001698 <HAL_RCC_OscConfig+0x474>)
 80014cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014d2:	f7ff fc1b 	bl	8000d0c <HAL_GetTick>
 80014d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014d8:	e008      	b.n	80014ec <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014da:	f7ff fc17 	bl	8000d0c <HAL_GetTick>
 80014de:	4602      	mov	r2, r0
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d901      	bls.n	80014ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e10c      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ec:	4b6a      	ldr	r3, [pc, #424]	@ (8001698 <HAL_RCC_OscConfig+0x474>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d0f0      	beq.n	80014da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d106      	bne.n	800150e <HAL_RCC_OscConfig+0x2ea>
 8001500:	4b64      	ldr	r3, [pc, #400]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 8001502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001504:	4a63      	ldr	r2, [pc, #396]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 8001506:	f043 0301 	orr.w	r3, r3, #1
 800150a:	6713      	str	r3, [r2, #112]	@ 0x70
 800150c:	e01c      	b.n	8001548 <HAL_RCC_OscConfig+0x324>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	2b05      	cmp	r3, #5
 8001514:	d10c      	bne.n	8001530 <HAL_RCC_OscConfig+0x30c>
 8001516:	4b5f      	ldr	r3, [pc, #380]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 8001518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800151a:	4a5e      	ldr	r2, [pc, #376]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 800151c:	f043 0304 	orr.w	r3, r3, #4
 8001520:	6713      	str	r3, [r2, #112]	@ 0x70
 8001522:	4b5c      	ldr	r3, [pc, #368]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 8001524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001526:	4a5b      	ldr	r2, [pc, #364]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	6713      	str	r3, [r2, #112]	@ 0x70
 800152e:	e00b      	b.n	8001548 <HAL_RCC_OscConfig+0x324>
 8001530:	4b58      	ldr	r3, [pc, #352]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 8001532:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001534:	4a57      	ldr	r2, [pc, #348]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 8001536:	f023 0301 	bic.w	r3, r3, #1
 800153a:	6713      	str	r3, [r2, #112]	@ 0x70
 800153c:	4b55      	ldr	r3, [pc, #340]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 800153e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001540:	4a54      	ldr	r2, [pc, #336]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 8001542:	f023 0304 	bic.w	r3, r3, #4
 8001546:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d015      	beq.n	800157c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001550:	f7ff fbdc 	bl	8000d0c <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001556:	e00a      	b.n	800156e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001558:	f7ff fbd8 	bl	8000d0c <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001566:	4293      	cmp	r3, r2
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e0cb      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800156e:	4b49      	ldr	r3, [pc, #292]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 8001570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	2b00      	cmp	r3, #0
 8001578:	d0ee      	beq.n	8001558 <HAL_RCC_OscConfig+0x334>
 800157a:	e014      	b.n	80015a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800157c:	f7ff fbc6 	bl	8000d0c <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001582:	e00a      	b.n	800159a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001584:	f7ff fbc2 	bl	8000d0c <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001592:	4293      	cmp	r3, r2
 8001594:	d901      	bls.n	800159a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001596:	2303      	movs	r3, #3
 8001598:	e0b5      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800159a:	4b3e      	ldr	r3, [pc, #248]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 800159c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1ee      	bne.n	8001584 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80015a6:	7dfb      	ldrb	r3, [r7, #23]
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d105      	bne.n	80015b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015ac:	4b39      	ldr	r3, [pc, #228]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 80015ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b0:	4a38      	ldr	r2, [pc, #224]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 80015b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	f000 80a1 	beq.w	8001704 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015c2:	4b34      	ldr	r3, [pc, #208]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	f003 030c 	and.w	r3, r3, #12
 80015ca:	2b08      	cmp	r3, #8
 80015cc:	d05c      	beq.n	8001688 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d141      	bne.n	800165a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015d6:	4b31      	ldr	r3, [pc, #196]	@ (800169c <HAL_RCC_OscConfig+0x478>)
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015dc:	f7ff fb96 	bl	8000d0c <HAL_GetTick>
 80015e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015e2:	e008      	b.n	80015f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015e4:	f7ff fb92 	bl	8000d0c <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d901      	bls.n	80015f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e087      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015f6:	4b27      	ldr	r3, [pc, #156]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d1f0      	bne.n	80015e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	69da      	ldr	r2, [r3, #28]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a1b      	ldr	r3, [r3, #32]
 800160a:	431a      	orrs	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001610:	019b      	lsls	r3, r3, #6
 8001612:	431a      	orrs	r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001618:	085b      	lsrs	r3, r3, #1
 800161a:	3b01      	subs	r3, #1
 800161c:	041b      	lsls	r3, r3, #16
 800161e:	431a      	orrs	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001624:	061b      	lsls	r3, r3, #24
 8001626:	491b      	ldr	r1, [pc, #108]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 8001628:	4313      	orrs	r3, r2
 800162a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800162c:	4b1b      	ldr	r3, [pc, #108]	@ (800169c <HAL_RCC_OscConfig+0x478>)
 800162e:	2201      	movs	r2, #1
 8001630:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001632:	f7ff fb6b 	bl	8000d0c <HAL_GetTick>
 8001636:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001638:	e008      	b.n	800164c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800163a:	f7ff fb67 	bl	8000d0c <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d901      	bls.n	800164c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e05c      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800164c:	4b11      	ldr	r3, [pc, #68]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d0f0      	beq.n	800163a <HAL_RCC_OscConfig+0x416>
 8001658:	e054      	b.n	8001704 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800165a:	4b10      	ldr	r3, [pc, #64]	@ (800169c <HAL_RCC_OscConfig+0x478>)
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001660:	f7ff fb54 	bl	8000d0c <HAL_GetTick>
 8001664:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001666:	e008      	b.n	800167a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001668:	f7ff fb50 	bl	8000d0c <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	2b02      	cmp	r3, #2
 8001674:	d901      	bls.n	800167a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e045      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800167a:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <HAL_RCC_OscConfig+0x470>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001682:	2b00      	cmp	r3, #0
 8001684:	d1f0      	bne.n	8001668 <HAL_RCC_OscConfig+0x444>
 8001686:	e03d      	b.n	8001704 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d107      	bne.n	80016a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e038      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
 8001694:	40023800 	.word	0x40023800
 8001698:	40007000 	.word	0x40007000
 800169c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001710 <HAL_RCC_OscConfig+0x4ec>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d028      	beq.n	8001700 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d121      	bne.n	8001700 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d11a      	bne.n	8001700 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016ca:	68fa      	ldr	r2, [r7, #12]
 80016cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80016d0:	4013      	ands	r3, r2
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80016d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016d8:	4293      	cmp	r3, r2
 80016da:	d111      	bne.n	8001700 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016e6:	085b      	lsrs	r3, r3, #1
 80016e8:	3b01      	subs	r3, #1
 80016ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d107      	bne.n	8001700 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d001      	beq.n	8001704 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001700:	2301      	movs	r3, #1
 8001702:	e000      	b.n	8001706 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3718      	adds	r7, #24
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40023800 	.word	0x40023800

08001714 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d101      	bne.n	8001728 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e0cc      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001728:	4b68      	ldr	r3, [pc, #416]	@ (80018cc <HAL_RCC_ClockConfig+0x1b8>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 0307 	and.w	r3, r3, #7
 8001730:	683a      	ldr	r2, [r7, #0]
 8001732:	429a      	cmp	r2, r3
 8001734:	d90c      	bls.n	8001750 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001736:	4b65      	ldr	r3, [pc, #404]	@ (80018cc <HAL_RCC_ClockConfig+0x1b8>)
 8001738:	683a      	ldr	r2, [r7, #0]
 800173a:	b2d2      	uxtb	r2, r2
 800173c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800173e:	4b63      	ldr	r3, [pc, #396]	@ (80018cc <HAL_RCC_ClockConfig+0x1b8>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	683a      	ldr	r2, [r7, #0]
 8001748:	429a      	cmp	r2, r3
 800174a:	d001      	beq.n	8001750 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e0b8      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 0302 	and.w	r3, r3, #2
 8001758:	2b00      	cmp	r3, #0
 800175a:	d020      	beq.n	800179e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0304 	and.w	r3, r3, #4
 8001764:	2b00      	cmp	r3, #0
 8001766:	d005      	beq.n	8001774 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001768:	4b59      	ldr	r3, [pc, #356]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	4a58      	ldr	r2, [pc, #352]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 800176e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001772:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0308 	and.w	r3, r3, #8
 800177c:	2b00      	cmp	r3, #0
 800177e:	d005      	beq.n	800178c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001780:	4b53      	ldr	r3, [pc, #332]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	4a52      	ldr	r2, [pc, #328]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001786:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800178a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800178c:	4b50      	ldr	r3, [pc, #320]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	494d      	ldr	r1, [pc, #308]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 800179a:	4313      	orrs	r3, r2
 800179c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d044      	beq.n	8001834 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d107      	bne.n	80017c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017b2:	4b47      	ldr	r3, [pc, #284]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d119      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e07f      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d003      	beq.n	80017d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ce:	2b03      	cmp	r3, #3
 80017d0:	d107      	bne.n	80017e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017d2:	4b3f      	ldr	r3, [pc, #252]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d109      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e06f      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017e2:	4b3b      	ldr	r3, [pc, #236]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e067      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017f2:	4b37      	ldr	r3, [pc, #220]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	f023 0203 	bic.w	r2, r3, #3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	4934      	ldr	r1, [pc, #208]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001800:	4313      	orrs	r3, r2
 8001802:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001804:	f7ff fa82 	bl	8000d0c <HAL_GetTick>
 8001808:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800180a:	e00a      	b.n	8001822 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800180c:	f7ff fa7e 	bl	8000d0c <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	f241 3288 	movw	r2, #5000	@ 0x1388
 800181a:	4293      	cmp	r3, r2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e04f      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001822:	4b2b      	ldr	r3, [pc, #172]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	f003 020c 	and.w	r2, r3, #12
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	429a      	cmp	r2, r3
 8001832:	d1eb      	bne.n	800180c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001834:	4b25      	ldr	r3, [pc, #148]	@ (80018cc <HAL_RCC_ClockConfig+0x1b8>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0307 	and.w	r3, r3, #7
 800183c:	683a      	ldr	r2, [r7, #0]
 800183e:	429a      	cmp	r2, r3
 8001840:	d20c      	bcs.n	800185c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001842:	4b22      	ldr	r3, [pc, #136]	@ (80018cc <HAL_RCC_ClockConfig+0x1b8>)
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	b2d2      	uxtb	r2, r2
 8001848:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800184a:	4b20      	ldr	r3, [pc, #128]	@ (80018cc <HAL_RCC_ClockConfig+0x1b8>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0307 	and.w	r3, r3, #7
 8001852:	683a      	ldr	r2, [r7, #0]
 8001854:	429a      	cmp	r2, r3
 8001856:	d001      	beq.n	800185c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e032      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0304 	and.w	r3, r3, #4
 8001864:	2b00      	cmp	r3, #0
 8001866:	d008      	beq.n	800187a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001868:	4b19      	ldr	r3, [pc, #100]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	4916      	ldr	r1, [pc, #88]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001876:	4313      	orrs	r3, r2
 8001878:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0308 	and.w	r3, r3, #8
 8001882:	2b00      	cmp	r3, #0
 8001884:	d009      	beq.n	800189a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001886:	4b12      	ldr	r3, [pc, #72]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	691b      	ldr	r3, [r3, #16]
 8001892:	00db      	lsls	r3, r3, #3
 8001894:	490e      	ldr	r1, [pc, #56]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001896:	4313      	orrs	r3, r2
 8001898:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800189a:	f000 f821 	bl	80018e0 <HAL_RCC_GetSysClockFreq>
 800189e:	4602      	mov	r2, r0
 80018a0:	4b0b      	ldr	r3, [pc, #44]	@ (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	091b      	lsrs	r3, r3, #4
 80018a6:	f003 030f 	and.w	r3, r3, #15
 80018aa:	490a      	ldr	r1, [pc, #40]	@ (80018d4 <HAL_RCC_ClockConfig+0x1c0>)
 80018ac:	5ccb      	ldrb	r3, [r1, r3]
 80018ae:	fa22 f303 	lsr.w	r3, r2, r3
 80018b2:	4a09      	ldr	r2, [pc, #36]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 80018b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80018b6:	4b09      	ldr	r3, [pc, #36]	@ (80018dc <HAL_RCC_ClockConfig+0x1c8>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff f8e6 	bl	8000a8c <HAL_InitTick>

  return HAL_OK;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40023c00 	.word	0x40023c00
 80018d0:	40023800 	.word	0x40023800
 80018d4:	080061dc 	.word	0x080061dc
 80018d8:	20000000 	.word	0x20000000
 80018dc:	20000004 	.word	0x20000004

080018e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018e4:	b094      	sub	sp, #80	@ 0x50
 80018e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80018e8:	2300      	movs	r3, #0
 80018ea:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80018ec:	2300      	movs	r3, #0
 80018ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80018f0:	2300      	movs	r3, #0
 80018f2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80018f4:	2300      	movs	r3, #0
 80018f6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018f8:	4b79      	ldr	r3, [pc, #484]	@ (8001ae0 <HAL_RCC_GetSysClockFreq+0x200>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	f003 030c 	and.w	r3, r3, #12
 8001900:	2b08      	cmp	r3, #8
 8001902:	d00d      	beq.n	8001920 <HAL_RCC_GetSysClockFreq+0x40>
 8001904:	2b08      	cmp	r3, #8
 8001906:	f200 80e1 	bhi.w	8001acc <HAL_RCC_GetSysClockFreq+0x1ec>
 800190a:	2b00      	cmp	r3, #0
 800190c:	d002      	beq.n	8001914 <HAL_RCC_GetSysClockFreq+0x34>
 800190e:	2b04      	cmp	r3, #4
 8001910:	d003      	beq.n	800191a <HAL_RCC_GetSysClockFreq+0x3a>
 8001912:	e0db      	b.n	8001acc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001914:	4b73      	ldr	r3, [pc, #460]	@ (8001ae4 <HAL_RCC_GetSysClockFreq+0x204>)
 8001916:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001918:	e0db      	b.n	8001ad2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800191a:	4b73      	ldr	r3, [pc, #460]	@ (8001ae8 <HAL_RCC_GetSysClockFreq+0x208>)
 800191c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800191e:	e0d8      	b.n	8001ad2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001920:	4b6f      	ldr	r3, [pc, #444]	@ (8001ae0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001928:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800192a:	4b6d      	ldr	r3, [pc, #436]	@ (8001ae0 <HAL_RCC_GetSysClockFreq+0x200>)
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d063      	beq.n	80019fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001936:	4b6a      	ldr	r3, [pc, #424]	@ (8001ae0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	099b      	lsrs	r3, r3, #6
 800193c:	2200      	movs	r2, #0
 800193e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001940:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001944:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001948:	633b      	str	r3, [r7, #48]	@ 0x30
 800194a:	2300      	movs	r3, #0
 800194c:	637b      	str	r3, [r7, #52]	@ 0x34
 800194e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001952:	4622      	mov	r2, r4
 8001954:	462b      	mov	r3, r5
 8001956:	f04f 0000 	mov.w	r0, #0
 800195a:	f04f 0100 	mov.w	r1, #0
 800195e:	0159      	lsls	r1, r3, #5
 8001960:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001964:	0150      	lsls	r0, r2, #5
 8001966:	4602      	mov	r2, r0
 8001968:	460b      	mov	r3, r1
 800196a:	4621      	mov	r1, r4
 800196c:	1a51      	subs	r1, r2, r1
 800196e:	6139      	str	r1, [r7, #16]
 8001970:	4629      	mov	r1, r5
 8001972:	eb63 0301 	sbc.w	r3, r3, r1
 8001976:	617b      	str	r3, [r7, #20]
 8001978:	f04f 0200 	mov.w	r2, #0
 800197c:	f04f 0300 	mov.w	r3, #0
 8001980:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001984:	4659      	mov	r1, fp
 8001986:	018b      	lsls	r3, r1, #6
 8001988:	4651      	mov	r1, sl
 800198a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800198e:	4651      	mov	r1, sl
 8001990:	018a      	lsls	r2, r1, #6
 8001992:	4651      	mov	r1, sl
 8001994:	ebb2 0801 	subs.w	r8, r2, r1
 8001998:	4659      	mov	r1, fp
 800199a:	eb63 0901 	sbc.w	r9, r3, r1
 800199e:	f04f 0200 	mov.w	r2, #0
 80019a2:	f04f 0300 	mov.w	r3, #0
 80019a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019b2:	4690      	mov	r8, r2
 80019b4:	4699      	mov	r9, r3
 80019b6:	4623      	mov	r3, r4
 80019b8:	eb18 0303 	adds.w	r3, r8, r3
 80019bc:	60bb      	str	r3, [r7, #8]
 80019be:	462b      	mov	r3, r5
 80019c0:	eb49 0303 	adc.w	r3, r9, r3
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	f04f 0200 	mov.w	r2, #0
 80019ca:	f04f 0300 	mov.w	r3, #0
 80019ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80019d2:	4629      	mov	r1, r5
 80019d4:	024b      	lsls	r3, r1, #9
 80019d6:	4621      	mov	r1, r4
 80019d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019dc:	4621      	mov	r1, r4
 80019de:	024a      	lsls	r2, r1, #9
 80019e0:	4610      	mov	r0, r2
 80019e2:	4619      	mov	r1, r3
 80019e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019e6:	2200      	movs	r2, #0
 80019e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80019ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80019f0:	f7fe fc46 	bl	8000280 <__aeabi_uldivmod>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4613      	mov	r3, r2
 80019fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019fc:	e058      	b.n	8001ab0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019fe:	4b38      	ldr	r3, [pc, #224]	@ (8001ae0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	099b      	lsrs	r3, r3, #6
 8001a04:	2200      	movs	r2, #0
 8001a06:	4618      	mov	r0, r3
 8001a08:	4611      	mov	r1, r2
 8001a0a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a0e:	623b      	str	r3, [r7, #32]
 8001a10:	2300      	movs	r3, #0
 8001a12:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a14:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a18:	4642      	mov	r2, r8
 8001a1a:	464b      	mov	r3, r9
 8001a1c:	f04f 0000 	mov.w	r0, #0
 8001a20:	f04f 0100 	mov.w	r1, #0
 8001a24:	0159      	lsls	r1, r3, #5
 8001a26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a2a:	0150      	lsls	r0, r2, #5
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	4641      	mov	r1, r8
 8001a32:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a36:	4649      	mov	r1, r9
 8001a38:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a3c:	f04f 0200 	mov.w	r2, #0
 8001a40:	f04f 0300 	mov.w	r3, #0
 8001a44:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a48:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a4c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a50:	ebb2 040a 	subs.w	r4, r2, sl
 8001a54:	eb63 050b 	sbc.w	r5, r3, fp
 8001a58:	f04f 0200 	mov.w	r2, #0
 8001a5c:	f04f 0300 	mov.w	r3, #0
 8001a60:	00eb      	lsls	r3, r5, #3
 8001a62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a66:	00e2      	lsls	r2, r4, #3
 8001a68:	4614      	mov	r4, r2
 8001a6a:	461d      	mov	r5, r3
 8001a6c:	4643      	mov	r3, r8
 8001a6e:	18e3      	adds	r3, r4, r3
 8001a70:	603b      	str	r3, [r7, #0]
 8001a72:	464b      	mov	r3, r9
 8001a74:	eb45 0303 	adc.w	r3, r5, r3
 8001a78:	607b      	str	r3, [r7, #4]
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	f04f 0300 	mov.w	r3, #0
 8001a82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a86:	4629      	mov	r1, r5
 8001a88:	028b      	lsls	r3, r1, #10
 8001a8a:	4621      	mov	r1, r4
 8001a8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a90:	4621      	mov	r1, r4
 8001a92:	028a      	lsls	r2, r1, #10
 8001a94:	4610      	mov	r0, r2
 8001a96:	4619      	mov	r1, r3
 8001a98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	61bb      	str	r3, [r7, #24]
 8001a9e:	61fa      	str	r2, [r7, #28]
 8001aa0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001aa4:	f7fe fbec 	bl	8000280 <__aeabi_uldivmod>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	4613      	mov	r3, r2
 8001aae:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	0c1b      	lsrs	r3, r3, #16
 8001ab6:	f003 0303 	and.w	r3, r3, #3
 8001aba:	3301      	adds	r3, #1
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001ac0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001ac2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001aca:	e002      	b.n	8001ad2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001acc:	4b05      	ldr	r3, [pc, #20]	@ (8001ae4 <HAL_RCC_GetSysClockFreq+0x204>)
 8001ace:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ad0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ad2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3750      	adds	r7, #80	@ 0x50
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ade:	bf00      	nop
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	00f42400 	.word	0x00f42400
 8001ae8:	007a1200 	.word	0x007a1200

08001aec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001af0:	4b03      	ldr	r3, [pc, #12]	@ (8001b00 <HAL_RCC_GetHCLKFreq+0x14>)
 8001af2:	681b      	ldr	r3, [r3, #0]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	20000000 	.word	0x20000000

08001b04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b08:	f7ff fff0 	bl	8001aec <HAL_RCC_GetHCLKFreq>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	4b05      	ldr	r3, [pc, #20]	@ (8001b24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	0a9b      	lsrs	r3, r3, #10
 8001b14:	f003 0307 	and.w	r3, r3, #7
 8001b18:	4903      	ldr	r1, [pc, #12]	@ (8001b28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b1a:	5ccb      	ldrb	r3, [r1, r3]
 8001b1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40023800 	.word	0x40023800
 8001b28:	080061ec 	.word	0x080061ec

08001b2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b30:	f7ff ffdc 	bl	8001aec <HAL_RCC_GetHCLKFreq>
 8001b34:	4602      	mov	r2, r0
 8001b36:	4b05      	ldr	r3, [pc, #20]	@ (8001b4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	0b5b      	lsrs	r3, r3, #13
 8001b3c:	f003 0307 	and.w	r3, r3, #7
 8001b40:	4903      	ldr	r1, [pc, #12]	@ (8001b50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b42:	5ccb      	ldrb	r3, [r1, r3]
 8001b44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40023800 	.word	0x40023800
 8001b50:	080061ec 	.word	0x080061ec

08001b54 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	220f      	movs	r2, #15
 8001b62:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b64:	4b12      	ldr	r3, [pc, #72]	@ (8001bb0 <HAL_RCC_GetClockConfig+0x5c>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f003 0203 	and.w	r2, r3, #3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b70:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb0 <HAL_RCC_GetClockConfig+0x5c>)
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb0 <HAL_RCC_GetClockConfig+0x5c>)
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b88:	4b09      	ldr	r3, [pc, #36]	@ (8001bb0 <HAL_RCC_GetClockConfig+0x5c>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	08db      	lsrs	r3, r3, #3
 8001b8e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b96:	4b07      	ldr	r3, [pc, #28]	@ (8001bb4 <HAL_RCC_GetClockConfig+0x60>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0207 	and.w	r2, r3, #7
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	601a      	str	r2, [r3, #0]
}
 8001ba2:	bf00      	nop
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	40023c00 	.word	0x40023c00

08001bb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d101      	bne.n	8001bca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e041      	b.n	8001c4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d106      	bne.n	8001be4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f000 f839 	bl	8001c56 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2202      	movs	r2, #2
 8001be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	3304      	adds	r3, #4
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4610      	mov	r0, r2
 8001bf8:	f000 f9b2 	bl	8001f60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2201      	movs	r2, #1
 8001c18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2201      	movs	r2, #1
 8001c38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2201      	movs	r2, #1
 8001c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c56:	b480      	push	{r7}
 8001c58:	b083      	sub	sp, #12
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
	...

08001c6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d001      	beq.n	8001c84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e044      	b.n	8001d0e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2202      	movs	r2, #2
 8001c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	68da      	ldr	r2, [r3, #12]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f042 0201 	orr.w	r2, r2, #1
 8001c9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a1e      	ldr	r2, [pc, #120]	@ (8001d1c <HAL_TIM_Base_Start_IT+0xb0>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d018      	beq.n	8001cd8 <HAL_TIM_Base_Start_IT+0x6c>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cae:	d013      	beq.n	8001cd8 <HAL_TIM_Base_Start_IT+0x6c>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a1a      	ldr	r2, [pc, #104]	@ (8001d20 <HAL_TIM_Base_Start_IT+0xb4>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d00e      	beq.n	8001cd8 <HAL_TIM_Base_Start_IT+0x6c>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a19      	ldr	r2, [pc, #100]	@ (8001d24 <HAL_TIM_Base_Start_IT+0xb8>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d009      	beq.n	8001cd8 <HAL_TIM_Base_Start_IT+0x6c>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a17      	ldr	r2, [pc, #92]	@ (8001d28 <HAL_TIM_Base_Start_IT+0xbc>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d004      	beq.n	8001cd8 <HAL_TIM_Base_Start_IT+0x6c>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a16      	ldr	r2, [pc, #88]	@ (8001d2c <HAL_TIM_Base_Start_IT+0xc0>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d111      	bne.n	8001cfc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2b06      	cmp	r3, #6
 8001ce8:	d010      	beq.n	8001d0c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f042 0201 	orr.w	r2, r2, #1
 8001cf8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cfa:	e007      	b.n	8001d0c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f042 0201 	orr.w	r2, r2, #1
 8001d0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3714      	adds	r7, #20
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	40010000 	.word	0x40010000
 8001d20:	40000400 	.word	0x40000400
 8001d24:	40000800 	.word	0x40000800
 8001d28:	40000c00 	.word	0x40000c00
 8001d2c:	40014000 	.word	0x40014000

08001d30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	691b      	ldr	r3, [r3, #16]
 8001d46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d020      	beq.n	8001d94 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f003 0302 	and.w	r3, r3, #2
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d01b      	beq.n	8001d94 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f06f 0202 	mvn.w	r2, #2
 8001d64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2201      	movs	r2, #1
 8001d6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d003      	beq.n	8001d82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f000 f8d2 	bl	8001f24 <HAL_TIM_IC_CaptureCallback>
 8001d80:	e005      	b.n	8001d8e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f000 f8c4 	bl	8001f10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f000 f8d5 	bl	8001f38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2200      	movs	r2, #0
 8001d92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	f003 0304 	and.w	r3, r3, #4
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d020      	beq.n	8001de0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	f003 0304 	and.w	r3, r3, #4
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d01b      	beq.n	8001de0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f06f 0204 	mvn.w	r2, #4
 8001db0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2202      	movs	r2, #2
 8001db6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f000 f8ac 	bl	8001f24 <HAL_TIM_IC_CaptureCallback>
 8001dcc:	e005      	b.n	8001dda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f000 f89e 	bl	8001f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f000 f8af 	bl	8001f38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	f003 0308 	and.w	r3, r3, #8
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d020      	beq.n	8001e2c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f003 0308 	and.w	r3, r3, #8
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d01b      	beq.n	8001e2c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f06f 0208 	mvn.w	r2, #8
 8001dfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2204      	movs	r2, #4
 8001e02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	69db      	ldr	r3, [r3, #28]
 8001e0a:	f003 0303 	and.w	r3, r3, #3
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d003      	beq.n	8001e1a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f000 f886 	bl	8001f24 <HAL_TIM_IC_CaptureCallback>
 8001e18:	e005      	b.n	8001e26 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f000 f878 	bl	8001f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f000 f889 	bl	8001f38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	f003 0310 	and.w	r3, r3, #16
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d020      	beq.n	8001e78 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f003 0310 	and.w	r3, r3, #16
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d01b      	beq.n	8001e78 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f06f 0210 	mvn.w	r2, #16
 8001e48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2208      	movs	r2, #8
 8001e4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d003      	beq.n	8001e66 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f000 f860 	bl	8001f24 <HAL_TIM_IC_CaptureCallback>
 8001e64:	e005      	b.n	8001e72 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f000 f852 	bl	8001f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f000 f863 	bl	8001f38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d00c      	beq.n	8001e9c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	f003 0301 	and.w	r3, r3, #1
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d007      	beq.n	8001e9c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f06f 0201 	mvn.w	r2, #1
 8001e94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f7fe fd6c 	bl	8000974 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d00c      	beq.n	8001ec0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d007      	beq.n	8001ec0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 f8e6 	bl	800208c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d00c      	beq.n	8001ee4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d007      	beq.n	8001ee4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001edc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f000 f834 	bl	8001f4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	f003 0320 	and.w	r3, r3, #32
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d00c      	beq.n	8001f08 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f003 0320 	and.w	r3, r3, #32
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d007      	beq.n	8001f08 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f06f 0220 	mvn.w	r2, #32
 8001f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 f8b8 	bl	8002078 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f08:	bf00      	nop
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4a3a      	ldr	r2, [pc, #232]	@ (800205c <TIM_Base_SetConfig+0xfc>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d00f      	beq.n	8001f98 <TIM_Base_SetConfig+0x38>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f7e:	d00b      	beq.n	8001f98 <TIM_Base_SetConfig+0x38>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a37      	ldr	r2, [pc, #220]	@ (8002060 <TIM_Base_SetConfig+0x100>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d007      	beq.n	8001f98 <TIM_Base_SetConfig+0x38>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	4a36      	ldr	r2, [pc, #216]	@ (8002064 <TIM_Base_SetConfig+0x104>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d003      	beq.n	8001f98 <TIM_Base_SetConfig+0x38>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a35      	ldr	r2, [pc, #212]	@ (8002068 <TIM_Base_SetConfig+0x108>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d108      	bne.n	8001faa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	68fa      	ldr	r2, [r7, #12]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a2b      	ldr	r2, [pc, #172]	@ (800205c <TIM_Base_SetConfig+0xfc>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d01b      	beq.n	8001fea <TIM_Base_SetConfig+0x8a>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fb8:	d017      	beq.n	8001fea <TIM_Base_SetConfig+0x8a>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a28      	ldr	r2, [pc, #160]	@ (8002060 <TIM_Base_SetConfig+0x100>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d013      	beq.n	8001fea <TIM_Base_SetConfig+0x8a>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a27      	ldr	r2, [pc, #156]	@ (8002064 <TIM_Base_SetConfig+0x104>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d00f      	beq.n	8001fea <TIM_Base_SetConfig+0x8a>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a26      	ldr	r2, [pc, #152]	@ (8002068 <TIM_Base_SetConfig+0x108>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d00b      	beq.n	8001fea <TIM_Base_SetConfig+0x8a>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a25      	ldr	r2, [pc, #148]	@ (800206c <TIM_Base_SetConfig+0x10c>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d007      	beq.n	8001fea <TIM_Base_SetConfig+0x8a>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a24      	ldr	r2, [pc, #144]	@ (8002070 <TIM_Base_SetConfig+0x110>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d003      	beq.n	8001fea <TIM_Base_SetConfig+0x8a>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a23      	ldr	r2, [pc, #140]	@ (8002074 <TIM_Base_SetConfig+0x114>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d108      	bne.n	8001ffc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ff0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	695b      	ldr	r3, [r3, #20]
 8002006:	4313      	orrs	r3, r2
 8002008:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	68fa      	ldr	r2, [r7, #12]
 800200e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a0e      	ldr	r2, [pc, #56]	@ (800205c <TIM_Base_SetConfig+0xfc>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d103      	bne.n	8002030 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	691a      	ldr	r2, [r3, #16]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2201      	movs	r2, #1
 8002034:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	2b01      	cmp	r3, #1
 8002040:	d105      	bne.n	800204e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	f023 0201 	bic.w	r2, r3, #1
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	611a      	str	r2, [r3, #16]
  }
}
 800204e:	bf00      	nop
 8002050:	3714      	adds	r7, #20
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	40010000 	.word	0x40010000
 8002060:	40000400 	.word	0x40000400
 8002064:	40000800 	.word	0x40000800
 8002068:	40000c00 	.word	0x40000c00
 800206c:	40014000 	.word	0x40014000
 8002070:	40014400 	.word	0x40014400
 8002074:	40014800 	.word	0x40014800

08002078 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d101      	bne.n	80020b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e042      	b.n	8002138 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d106      	bne.n	80020cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f7fe fc98 	bl	80009fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2224      	movs	r2, #36	@ 0x24
 80020d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	68da      	ldr	r2, [r3, #12]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80020e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f000 f973 	bl	80023d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	691a      	ldr	r2, [r3, #16]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80020f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	695a      	ldr	r2, [r3, #20]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002108:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	68da      	ldr	r2, [r3, #12]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002118:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2220      	movs	r2, #32
 8002124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2220      	movs	r2, #32
 800212c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002136:	2300      	movs	r3, #0
}
 8002138:	4618      	mov	r0, r3
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b08a      	sub	sp, #40	@ 0x28
 8002144:	af02      	add	r7, sp, #8
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	603b      	str	r3, [r7, #0]
 800214c:	4613      	mov	r3, r2
 800214e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800215a:	b2db      	uxtb	r3, r3
 800215c:	2b20      	cmp	r3, #32
 800215e:	d175      	bne.n	800224c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d002      	beq.n	800216c <HAL_UART_Transmit+0x2c>
 8002166:	88fb      	ldrh	r3, [r7, #6]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d101      	bne.n	8002170 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e06e      	b.n	800224e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2200      	movs	r2, #0
 8002174:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2221      	movs	r2, #33	@ 0x21
 800217a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800217e:	f7fe fdc5 	bl	8000d0c <HAL_GetTick>
 8002182:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	88fa      	ldrh	r2, [r7, #6]
 8002188:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	88fa      	ldrh	r2, [r7, #6]
 800218e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002198:	d108      	bne.n	80021ac <HAL_UART_Transmit+0x6c>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	691b      	ldr	r3, [r3, #16]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d104      	bne.n	80021ac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80021a2:	2300      	movs	r3, #0
 80021a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	61bb      	str	r3, [r7, #24]
 80021aa:	e003      	b.n	80021b4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021b0:	2300      	movs	r3, #0
 80021b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80021b4:	e02e      	b.n	8002214 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	9300      	str	r3, [sp, #0]
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	2200      	movs	r2, #0
 80021be:	2180      	movs	r1, #128	@ 0x80
 80021c0:	68f8      	ldr	r0, [r7, #12]
 80021c2:	f000 f848 	bl	8002256 <UART_WaitOnFlagUntilTimeout>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d005      	beq.n	80021d8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2220      	movs	r2, #32
 80021d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e03a      	b.n	800224e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d10b      	bne.n	80021f6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	881b      	ldrh	r3, [r3, #0]
 80021e2:	461a      	mov	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80021ec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	3302      	adds	r3, #2
 80021f2:	61bb      	str	r3, [r7, #24]
 80021f4:	e007      	b.n	8002206 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	781a      	ldrb	r2, [r3, #0]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	3301      	adds	r3, #1
 8002204:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800220a:	b29b      	uxth	r3, r3
 800220c:	3b01      	subs	r3, #1
 800220e:	b29a      	uxth	r2, r3
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002218:	b29b      	uxth	r3, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	d1cb      	bne.n	80021b6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	9300      	str	r3, [sp, #0]
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	2200      	movs	r2, #0
 8002226:	2140      	movs	r1, #64	@ 0x40
 8002228:	68f8      	ldr	r0, [r7, #12]
 800222a:	f000 f814 	bl	8002256 <UART_WaitOnFlagUntilTimeout>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d005      	beq.n	8002240 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2220      	movs	r2, #32
 8002238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e006      	b.n	800224e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2220      	movs	r2, #32
 8002244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002248:	2300      	movs	r3, #0
 800224a:	e000      	b.n	800224e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800224c:	2302      	movs	r3, #2
  }
}
 800224e:	4618      	mov	r0, r3
 8002250:	3720      	adds	r7, #32
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b086      	sub	sp, #24
 800225a:	af00      	add	r7, sp, #0
 800225c:	60f8      	str	r0, [r7, #12]
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	603b      	str	r3, [r7, #0]
 8002262:	4613      	mov	r3, r2
 8002264:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002266:	e03b      	b.n	80022e0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002268:	6a3b      	ldr	r3, [r7, #32]
 800226a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800226e:	d037      	beq.n	80022e0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002270:	f7fe fd4c 	bl	8000d0c <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	6a3a      	ldr	r2, [r7, #32]
 800227c:	429a      	cmp	r2, r3
 800227e:	d302      	bcc.n	8002286 <UART_WaitOnFlagUntilTimeout+0x30>
 8002280:	6a3b      	ldr	r3, [r7, #32]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e03a      	b.n	8002300 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	f003 0304 	and.w	r3, r3, #4
 8002294:	2b00      	cmp	r3, #0
 8002296:	d023      	beq.n	80022e0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	2b80      	cmp	r3, #128	@ 0x80
 800229c:	d020      	beq.n	80022e0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	2b40      	cmp	r3, #64	@ 0x40
 80022a2:	d01d      	beq.n	80022e0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0308 	and.w	r3, r3, #8
 80022ae:	2b08      	cmp	r3, #8
 80022b0:	d116      	bne.n	80022e0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80022b2:	2300      	movs	r3, #0
 80022b4:	617b      	str	r3, [r7, #20]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	617b      	str	r3, [r7, #20]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	617b      	str	r3, [r7, #20]
 80022c6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80022c8:	68f8      	ldr	r0, [r7, #12]
 80022ca:	f000 f81d 	bl	8002308 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2208      	movs	r2, #8
 80022d2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e00f      	b.n	8002300 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	4013      	ands	r3, r2
 80022ea:	68ba      	ldr	r2, [r7, #8]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	bf0c      	ite	eq
 80022f0:	2301      	moveq	r3, #1
 80022f2:	2300      	movne	r3, #0
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	461a      	mov	r2, r3
 80022f8:	79fb      	ldrb	r3, [r7, #7]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d0b4      	beq.n	8002268 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80022fe:	2300      	movs	r3, #0
}
 8002300:	4618      	mov	r0, r3
 8002302:	3718      	adds	r7, #24
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}

08002308 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002308:	b480      	push	{r7}
 800230a:	b095      	sub	sp, #84	@ 0x54
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	330c      	adds	r3, #12
 8002316:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800231a:	e853 3f00 	ldrex	r3, [r3]
 800231e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002322:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002326:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	330c      	adds	r3, #12
 800232e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002330:	643a      	str	r2, [r7, #64]	@ 0x40
 8002332:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002334:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002336:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002338:	e841 2300 	strex	r3, r2, [r1]
 800233c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800233e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1e5      	bne.n	8002310 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	3314      	adds	r3, #20
 800234a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800234c:	6a3b      	ldr	r3, [r7, #32]
 800234e:	e853 3f00 	ldrex	r3, [r3]
 8002352:	61fb      	str	r3, [r7, #28]
   return(result);
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	f023 0301 	bic.w	r3, r3, #1
 800235a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	3314      	adds	r3, #20
 8002362:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002364:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002366:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002368:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800236a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800236c:	e841 2300 	strex	r3, r2, [r1]
 8002370:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002374:	2b00      	cmp	r3, #0
 8002376:	d1e5      	bne.n	8002344 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237c:	2b01      	cmp	r3, #1
 800237e:	d119      	bne.n	80023b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	330c      	adds	r3, #12
 8002386:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	e853 3f00 	ldrex	r3, [r3]
 800238e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	f023 0310 	bic.w	r3, r3, #16
 8002396:	647b      	str	r3, [r7, #68]	@ 0x44
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	330c      	adds	r3, #12
 800239e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80023a0:	61ba      	str	r2, [r7, #24]
 80023a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023a4:	6979      	ldr	r1, [r7, #20]
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	e841 2300 	strex	r3, r2, [r1]
 80023ac:	613b      	str	r3, [r7, #16]
   return(result);
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d1e5      	bne.n	8002380 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2220      	movs	r2, #32
 80023b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2200      	movs	r2, #0
 80023c0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80023c2:	bf00      	nop
 80023c4:	3754      	adds	r7, #84	@ 0x54
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
	...

080023d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023d4:	b0c0      	sub	sp, #256	@ 0x100
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	691b      	ldr	r3, [r3, #16]
 80023e4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80023e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023ec:	68d9      	ldr	r1, [r3, #12]
 80023ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	ea40 0301 	orr.w	r3, r0, r1
 80023f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80023fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	431a      	orrs	r2, r3
 8002408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800240c:	695b      	ldr	r3, [r3, #20]
 800240e:	431a      	orrs	r2, r3
 8002410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002414:	69db      	ldr	r3, [r3, #28]
 8002416:	4313      	orrs	r3, r2
 8002418:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800241c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002428:	f021 010c 	bic.w	r1, r1, #12
 800242c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002436:	430b      	orrs	r3, r1
 8002438:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800243a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	695b      	ldr	r3, [r3, #20]
 8002442:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002446:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800244a:	6999      	ldr	r1, [r3, #24]
 800244c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	ea40 0301 	orr.w	r3, r0, r1
 8002456:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	4b8f      	ldr	r3, [pc, #572]	@ (800269c <UART_SetConfig+0x2cc>)
 8002460:	429a      	cmp	r2, r3
 8002462:	d005      	beq.n	8002470 <UART_SetConfig+0xa0>
 8002464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	4b8d      	ldr	r3, [pc, #564]	@ (80026a0 <UART_SetConfig+0x2d0>)
 800246c:	429a      	cmp	r2, r3
 800246e:	d104      	bne.n	800247a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002470:	f7ff fb5c 	bl	8001b2c <HAL_RCC_GetPCLK2Freq>
 8002474:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002478:	e003      	b.n	8002482 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800247a:	f7ff fb43 	bl	8001b04 <HAL_RCC_GetPCLK1Freq>
 800247e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002486:	69db      	ldr	r3, [r3, #28]
 8002488:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800248c:	f040 810c 	bne.w	80026a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002490:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002494:	2200      	movs	r2, #0
 8002496:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800249a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800249e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80024a2:	4622      	mov	r2, r4
 80024a4:	462b      	mov	r3, r5
 80024a6:	1891      	adds	r1, r2, r2
 80024a8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80024aa:	415b      	adcs	r3, r3
 80024ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80024ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80024b2:	4621      	mov	r1, r4
 80024b4:	eb12 0801 	adds.w	r8, r2, r1
 80024b8:	4629      	mov	r1, r5
 80024ba:	eb43 0901 	adc.w	r9, r3, r1
 80024be:	f04f 0200 	mov.w	r2, #0
 80024c2:	f04f 0300 	mov.w	r3, #0
 80024c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024d2:	4690      	mov	r8, r2
 80024d4:	4699      	mov	r9, r3
 80024d6:	4623      	mov	r3, r4
 80024d8:	eb18 0303 	adds.w	r3, r8, r3
 80024dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80024e0:	462b      	mov	r3, r5
 80024e2:	eb49 0303 	adc.w	r3, r9, r3
 80024e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80024ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80024f6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80024fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80024fe:	460b      	mov	r3, r1
 8002500:	18db      	adds	r3, r3, r3
 8002502:	653b      	str	r3, [r7, #80]	@ 0x50
 8002504:	4613      	mov	r3, r2
 8002506:	eb42 0303 	adc.w	r3, r2, r3
 800250a:	657b      	str	r3, [r7, #84]	@ 0x54
 800250c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002510:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002514:	f7fd feb4 	bl	8000280 <__aeabi_uldivmod>
 8002518:	4602      	mov	r2, r0
 800251a:	460b      	mov	r3, r1
 800251c:	4b61      	ldr	r3, [pc, #388]	@ (80026a4 <UART_SetConfig+0x2d4>)
 800251e:	fba3 2302 	umull	r2, r3, r3, r2
 8002522:	095b      	lsrs	r3, r3, #5
 8002524:	011c      	lsls	r4, r3, #4
 8002526:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800252a:	2200      	movs	r2, #0
 800252c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002530:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002534:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002538:	4642      	mov	r2, r8
 800253a:	464b      	mov	r3, r9
 800253c:	1891      	adds	r1, r2, r2
 800253e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002540:	415b      	adcs	r3, r3
 8002542:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002544:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002548:	4641      	mov	r1, r8
 800254a:	eb12 0a01 	adds.w	sl, r2, r1
 800254e:	4649      	mov	r1, r9
 8002550:	eb43 0b01 	adc.w	fp, r3, r1
 8002554:	f04f 0200 	mov.w	r2, #0
 8002558:	f04f 0300 	mov.w	r3, #0
 800255c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002560:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002564:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002568:	4692      	mov	sl, r2
 800256a:	469b      	mov	fp, r3
 800256c:	4643      	mov	r3, r8
 800256e:	eb1a 0303 	adds.w	r3, sl, r3
 8002572:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002576:	464b      	mov	r3, r9
 8002578:	eb4b 0303 	adc.w	r3, fp, r3
 800257c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800258c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002590:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002594:	460b      	mov	r3, r1
 8002596:	18db      	adds	r3, r3, r3
 8002598:	643b      	str	r3, [r7, #64]	@ 0x40
 800259a:	4613      	mov	r3, r2
 800259c:	eb42 0303 	adc.w	r3, r2, r3
 80025a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80025a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80025a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80025aa:	f7fd fe69 	bl	8000280 <__aeabi_uldivmod>
 80025ae:	4602      	mov	r2, r0
 80025b0:	460b      	mov	r3, r1
 80025b2:	4611      	mov	r1, r2
 80025b4:	4b3b      	ldr	r3, [pc, #236]	@ (80026a4 <UART_SetConfig+0x2d4>)
 80025b6:	fba3 2301 	umull	r2, r3, r3, r1
 80025ba:	095b      	lsrs	r3, r3, #5
 80025bc:	2264      	movs	r2, #100	@ 0x64
 80025be:	fb02 f303 	mul.w	r3, r2, r3
 80025c2:	1acb      	subs	r3, r1, r3
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80025ca:	4b36      	ldr	r3, [pc, #216]	@ (80026a4 <UART_SetConfig+0x2d4>)
 80025cc:	fba3 2302 	umull	r2, r3, r3, r2
 80025d0:	095b      	lsrs	r3, r3, #5
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80025d8:	441c      	add	r4, r3
 80025da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025de:	2200      	movs	r2, #0
 80025e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80025e4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80025e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80025ec:	4642      	mov	r2, r8
 80025ee:	464b      	mov	r3, r9
 80025f0:	1891      	adds	r1, r2, r2
 80025f2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80025f4:	415b      	adcs	r3, r3
 80025f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80025fc:	4641      	mov	r1, r8
 80025fe:	1851      	adds	r1, r2, r1
 8002600:	6339      	str	r1, [r7, #48]	@ 0x30
 8002602:	4649      	mov	r1, r9
 8002604:	414b      	adcs	r3, r1
 8002606:	637b      	str	r3, [r7, #52]	@ 0x34
 8002608:	f04f 0200 	mov.w	r2, #0
 800260c:	f04f 0300 	mov.w	r3, #0
 8002610:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002614:	4659      	mov	r1, fp
 8002616:	00cb      	lsls	r3, r1, #3
 8002618:	4651      	mov	r1, sl
 800261a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800261e:	4651      	mov	r1, sl
 8002620:	00ca      	lsls	r2, r1, #3
 8002622:	4610      	mov	r0, r2
 8002624:	4619      	mov	r1, r3
 8002626:	4603      	mov	r3, r0
 8002628:	4642      	mov	r2, r8
 800262a:	189b      	adds	r3, r3, r2
 800262c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002630:	464b      	mov	r3, r9
 8002632:	460a      	mov	r2, r1
 8002634:	eb42 0303 	adc.w	r3, r2, r3
 8002638:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800263c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002648:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800264c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002650:	460b      	mov	r3, r1
 8002652:	18db      	adds	r3, r3, r3
 8002654:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002656:	4613      	mov	r3, r2
 8002658:	eb42 0303 	adc.w	r3, r2, r3
 800265c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800265e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002662:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002666:	f7fd fe0b 	bl	8000280 <__aeabi_uldivmod>
 800266a:	4602      	mov	r2, r0
 800266c:	460b      	mov	r3, r1
 800266e:	4b0d      	ldr	r3, [pc, #52]	@ (80026a4 <UART_SetConfig+0x2d4>)
 8002670:	fba3 1302 	umull	r1, r3, r3, r2
 8002674:	095b      	lsrs	r3, r3, #5
 8002676:	2164      	movs	r1, #100	@ 0x64
 8002678:	fb01 f303 	mul.w	r3, r1, r3
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	3332      	adds	r3, #50	@ 0x32
 8002682:	4a08      	ldr	r2, [pc, #32]	@ (80026a4 <UART_SetConfig+0x2d4>)
 8002684:	fba2 2303 	umull	r2, r3, r2, r3
 8002688:	095b      	lsrs	r3, r3, #5
 800268a:	f003 0207 	and.w	r2, r3, #7
 800268e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4422      	add	r2, r4
 8002696:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002698:	e106      	b.n	80028a8 <UART_SetConfig+0x4d8>
 800269a:	bf00      	nop
 800269c:	40011000 	.word	0x40011000
 80026a0:	40011400 	.word	0x40011400
 80026a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026ac:	2200      	movs	r2, #0
 80026ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80026b2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80026b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80026ba:	4642      	mov	r2, r8
 80026bc:	464b      	mov	r3, r9
 80026be:	1891      	adds	r1, r2, r2
 80026c0:	6239      	str	r1, [r7, #32]
 80026c2:	415b      	adcs	r3, r3
 80026c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80026c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80026ca:	4641      	mov	r1, r8
 80026cc:	1854      	adds	r4, r2, r1
 80026ce:	4649      	mov	r1, r9
 80026d0:	eb43 0501 	adc.w	r5, r3, r1
 80026d4:	f04f 0200 	mov.w	r2, #0
 80026d8:	f04f 0300 	mov.w	r3, #0
 80026dc:	00eb      	lsls	r3, r5, #3
 80026de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026e2:	00e2      	lsls	r2, r4, #3
 80026e4:	4614      	mov	r4, r2
 80026e6:	461d      	mov	r5, r3
 80026e8:	4643      	mov	r3, r8
 80026ea:	18e3      	adds	r3, r4, r3
 80026ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80026f0:	464b      	mov	r3, r9
 80026f2:	eb45 0303 	adc.w	r3, r5, r3
 80026f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80026fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002706:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800270a:	f04f 0200 	mov.w	r2, #0
 800270e:	f04f 0300 	mov.w	r3, #0
 8002712:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002716:	4629      	mov	r1, r5
 8002718:	008b      	lsls	r3, r1, #2
 800271a:	4621      	mov	r1, r4
 800271c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002720:	4621      	mov	r1, r4
 8002722:	008a      	lsls	r2, r1, #2
 8002724:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002728:	f7fd fdaa 	bl	8000280 <__aeabi_uldivmod>
 800272c:	4602      	mov	r2, r0
 800272e:	460b      	mov	r3, r1
 8002730:	4b60      	ldr	r3, [pc, #384]	@ (80028b4 <UART_SetConfig+0x4e4>)
 8002732:	fba3 2302 	umull	r2, r3, r3, r2
 8002736:	095b      	lsrs	r3, r3, #5
 8002738:	011c      	lsls	r4, r3, #4
 800273a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800273e:	2200      	movs	r2, #0
 8002740:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002744:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002748:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800274c:	4642      	mov	r2, r8
 800274e:	464b      	mov	r3, r9
 8002750:	1891      	adds	r1, r2, r2
 8002752:	61b9      	str	r1, [r7, #24]
 8002754:	415b      	adcs	r3, r3
 8002756:	61fb      	str	r3, [r7, #28]
 8002758:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800275c:	4641      	mov	r1, r8
 800275e:	1851      	adds	r1, r2, r1
 8002760:	6139      	str	r1, [r7, #16]
 8002762:	4649      	mov	r1, r9
 8002764:	414b      	adcs	r3, r1
 8002766:	617b      	str	r3, [r7, #20]
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	f04f 0300 	mov.w	r3, #0
 8002770:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002774:	4659      	mov	r1, fp
 8002776:	00cb      	lsls	r3, r1, #3
 8002778:	4651      	mov	r1, sl
 800277a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800277e:	4651      	mov	r1, sl
 8002780:	00ca      	lsls	r2, r1, #3
 8002782:	4610      	mov	r0, r2
 8002784:	4619      	mov	r1, r3
 8002786:	4603      	mov	r3, r0
 8002788:	4642      	mov	r2, r8
 800278a:	189b      	adds	r3, r3, r2
 800278c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002790:	464b      	mov	r3, r9
 8002792:	460a      	mov	r2, r1
 8002794:	eb42 0303 	adc.w	r3, r2, r3
 8002798:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800279c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80027a6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80027a8:	f04f 0200 	mov.w	r2, #0
 80027ac:	f04f 0300 	mov.w	r3, #0
 80027b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80027b4:	4649      	mov	r1, r9
 80027b6:	008b      	lsls	r3, r1, #2
 80027b8:	4641      	mov	r1, r8
 80027ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027be:	4641      	mov	r1, r8
 80027c0:	008a      	lsls	r2, r1, #2
 80027c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80027c6:	f7fd fd5b 	bl	8000280 <__aeabi_uldivmod>
 80027ca:	4602      	mov	r2, r0
 80027cc:	460b      	mov	r3, r1
 80027ce:	4611      	mov	r1, r2
 80027d0:	4b38      	ldr	r3, [pc, #224]	@ (80028b4 <UART_SetConfig+0x4e4>)
 80027d2:	fba3 2301 	umull	r2, r3, r3, r1
 80027d6:	095b      	lsrs	r3, r3, #5
 80027d8:	2264      	movs	r2, #100	@ 0x64
 80027da:	fb02 f303 	mul.w	r3, r2, r3
 80027de:	1acb      	subs	r3, r1, r3
 80027e0:	011b      	lsls	r3, r3, #4
 80027e2:	3332      	adds	r3, #50	@ 0x32
 80027e4:	4a33      	ldr	r2, [pc, #204]	@ (80028b4 <UART_SetConfig+0x4e4>)
 80027e6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ea:	095b      	lsrs	r3, r3, #5
 80027ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027f0:	441c      	add	r4, r3
 80027f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027f6:	2200      	movs	r2, #0
 80027f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80027fa:	677a      	str	r2, [r7, #116]	@ 0x74
 80027fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002800:	4642      	mov	r2, r8
 8002802:	464b      	mov	r3, r9
 8002804:	1891      	adds	r1, r2, r2
 8002806:	60b9      	str	r1, [r7, #8]
 8002808:	415b      	adcs	r3, r3
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002810:	4641      	mov	r1, r8
 8002812:	1851      	adds	r1, r2, r1
 8002814:	6039      	str	r1, [r7, #0]
 8002816:	4649      	mov	r1, r9
 8002818:	414b      	adcs	r3, r1
 800281a:	607b      	str	r3, [r7, #4]
 800281c:	f04f 0200 	mov.w	r2, #0
 8002820:	f04f 0300 	mov.w	r3, #0
 8002824:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002828:	4659      	mov	r1, fp
 800282a:	00cb      	lsls	r3, r1, #3
 800282c:	4651      	mov	r1, sl
 800282e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002832:	4651      	mov	r1, sl
 8002834:	00ca      	lsls	r2, r1, #3
 8002836:	4610      	mov	r0, r2
 8002838:	4619      	mov	r1, r3
 800283a:	4603      	mov	r3, r0
 800283c:	4642      	mov	r2, r8
 800283e:	189b      	adds	r3, r3, r2
 8002840:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002842:	464b      	mov	r3, r9
 8002844:	460a      	mov	r2, r1
 8002846:	eb42 0303 	adc.w	r3, r2, r3
 800284a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800284c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	663b      	str	r3, [r7, #96]	@ 0x60
 8002856:	667a      	str	r2, [r7, #100]	@ 0x64
 8002858:	f04f 0200 	mov.w	r2, #0
 800285c:	f04f 0300 	mov.w	r3, #0
 8002860:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002864:	4649      	mov	r1, r9
 8002866:	008b      	lsls	r3, r1, #2
 8002868:	4641      	mov	r1, r8
 800286a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800286e:	4641      	mov	r1, r8
 8002870:	008a      	lsls	r2, r1, #2
 8002872:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002876:	f7fd fd03 	bl	8000280 <__aeabi_uldivmod>
 800287a:	4602      	mov	r2, r0
 800287c:	460b      	mov	r3, r1
 800287e:	4b0d      	ldr	r3, [pc, #52]	@ (80028b4 <UART_SetConfig+0x4e4>)
 8002880:	fba3 1302 	umull	r1, r3, r3, r2
 8002884:	095b      	lsrs	r3, r3, #5
 8002886:	2164      	movs	r1, #100	@ 0x64
 8002888:	fb01 f303 	mul.w	r3, r1, r3
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	011b      	lsls	r3, r3, #4
 8002890:	3332      	adds	r3, #50	@ 0x32
 8002892:	4a08      	ldr	r2, [pc, #32]	@ (80028b4 <UART_SetConfig+0x4e4>)
 8002894:	fba2 2303 	umull	r2, r3, r2, r3
 8002898:	095b      	lsrs	r3, r3, #5
 800289a:	f003 020f 	and.w	r2, r3, #15
 800289e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4422      	add	r2, r4
 80028a6:	609a      	str	r2, [r3, #8]
}
 80028a8:	bf00      	nop
 80028aa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80028ae:	46bd      	mov	sp, r7
 80028b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028b4:	51eb851f 	.word	0x51eb851f

080028b8 <__NVIC_SetPriority>:
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	6039      	str	r1, [r7, #0]
 80028c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	db0a      	blt.n	80028e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	b2da      	uxtb	r2, r3
 80028d0:	490c      	ldr	r1, [pc, #48]	@ (8002904 <__NVIC_SetPriority+0x4c>)
 80028d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d6:	0112      	lsls	r2, r2, #4
 80028d8:	b2d2      	uxtb	r2, r2
 80028da:	440b      	add	r3, r1
 80028dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80028e0:	e00a      	b.n	80028f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	b2da      	uxtb	r2, r3
 80028e6:	4908      	ldr	r1, [pc, #32]	@ (8002908 <__NVIC_SetPriority+0x50>)
 80028e8:	79fb      	ldrb	r3, [r7, #7]
 80028ea:	f003 030f 	and.w	r3, r3, #15
 80028ee:	3b04      	subs	r3, #4
 80028f0:	0112      	lsls	r2, r2, #4
 80028f2:	b2d2      	uxtb	r2, r2
 80028f4:	440b      	add	r3, r1
 80028f6:	761a      	strb	r2, [r3, #24]
}
 80028f8:	bf00      	nop
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr
 8002904:	e000e100 	.word	0xe000e100
 8002908:	e000ed00 	.word	0xe000ed00

0800290c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002910:	4b05      	ldr	r3, [pc, #20]	@ (8002928 <SysTick_Handler+0x1c>)
 8002912:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002914:	f001 fd82 	bl	800441c <xTaskGetSchedulerState>
 8002918:	4603      	mov	r3, r0
 800291a:	2b01      	cmp	r3, #1
 800291c:	d001      	beq.n	8002922 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800291e:	f002 fb7b 	bl	8005018 <xPortSysTickHandler>
  }
}
 8002922:	bf00      	nop
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	e000e010 	.word	0xe000e010

0800292c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002930:	2100      	movs	r1, #0
 8002932:	f06f 0004 	mvn.w	r0, #4
 8002936:	f7ff ffbf 	bl	80028b8 <__NVIC_SetPriority>
#endif
}
 800293a:	bf00      	nop
 800293c:	bd80      	pop	{r7, pc}
	...

08002940 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002946:	f3ef 8305 	mrs	r3, IPSR
 800294a:	603b      	str	r3, [r7, #0]
  return(result);
 800294c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800294e:	2b00      	cmp	r3, #0
 8002950:	d003      	beq.n	800295a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002952:	f06f 0305 	mvn.w	r3, #5
 8002956:	607b      	str	r3, [r7, #4]
 8002958:	e00c      	b.n	8002974 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800295a:	4b0a      	ldr	r3, [pc, #40]	@ (8002984 <osKernelInitialize+0x44>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d105      	bne.n	800296e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002962:	4b08      	ldr	r3, [pc, #32]	@ (8002984 <osKernelInitialize+0x44>)
 8002964:	2201      	movs	r2, #1
 8002966:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002968:	2300      	movs	r3, #0
 800296a:	607b      	str	r3, [r7, #4]
 800296c:	e002      	b.n	8002974 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800296e:	f04f 33ff 	mov.w	r3, #4294967295
 8002972:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002974:	687b      	ldr	r3, [r7, #4]
}
 8002976:	4618      	mov	r0, r3
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	2000011c 	.word	0x2000011c

08002988 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800298e:	f3ef 8305 	mrs	r3, IPSR
 8002992:	603b      	str	r3, [r7, #0]
  return(result);
 8002994:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800299a:	f06f 0305 	mvn.w	r3, #5
 800299e:	607b      	str	r3, [r7, #4]
 80029a0:	e010      	b.n	80029c4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80029a2:	4b0b      	ldr	r3, [pc, #44]	@ (80029d0 <osKernelStart+0x48>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d109      	bne.n	80029be <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80029aa:	f7ff ffbf 	bl	800292c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80029ae:	4b08      	ldr	r3, [pc, #32]	@ (80029d0 <osKernelStart+0x48>)
 80029b0:	2202      	movs	r2, #2
 80029b2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80029b4:	f001 f8ce 	bl	8003b54 <vTaskStartScheduler>
      stat = osOK;
 80029b8:	2300      	movs	r3, #0
 80029ba:	607b      	str	r3, [r7, #4]
 80029bc:	e002      	b.n	80029c4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80029be:	f04f 33ff 	mov.w	r3, #4294967295
 80029c2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80029c4:	687b      	ldr	r3, [r7, #4]
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	2000011c 	.word	0x2000011c

080029d4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08e      	sub	sp, #56	@ 0x38
 80029d8:	af04      	add	r7, sp, #16
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80029e0:	2300      	movs	r3, #0
 80029e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80029e4:	f3ef 8305 	mrs	r3, IPSR
 80029e8:	617b      	str	r3, [r7, #20]
  return(result);
 80029ea:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d17e      	bne.n	8002aee <osThreadNew+0x11a>
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d07b      	beq.n	8002aee <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80029f6:	2380      	movs	r3, #128	@ 0x80
 80029f8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80029fa:	2318      	movs	r3, #24
 80029fc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80029fe:	2300      	movs	r3, #0
 8002a00:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002a02:	f04f 33ff 	mov.w	r3, #4294967295
 8002a06:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d045      	beq.n	8002a9a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d002      	beq.n	8002a1c <osThreadNew+0x48>
        name = attr->name;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d002      	beq.n	8002a2a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d008      	beq.n	8002a42 <osThreadNew+0x6e>
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	2b38      	cmp	r3, #56	@ 0x38
 8002a34:	d805      	bhi.n	8002a42 <osThreadNew+0x6e>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <osThreadNew+0x72>
        return (NULL);
 8002a42:	2300      	movs	r3, #0
 8002a44:	e054      	b.n	8002af0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d003      	beq.n	8002a56 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	695b      	ldr	r3, [r3, #20]
 8002a52:	089b      	lsrs	r3, r3, #2
 8002a54:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d00e      	beq.n	8002a7c <osThreadNew+0xa8>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	2ba7      	cmp	r3, #167	@ 0xa7
 8002a64:	d90a      	bls.n	8002a7c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d006      	beq.n	8002a7c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d002      	beq.n	8002a7c <osThreadNew+0xa8>
        mem = 1;
 8002a76:	2301      	movs	r3, #1
 8002a78:	61bb      	str	r3, [r7, #24]
 8002a7a:	e010      	b.n	8002a9e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10c      	bne.n	8002a9e <osThreadNew+0xca>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d108      	bne.n	8002a9e <osThreadNew+0xca>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d104      	bne.n	8002a9e <osThreadNew+0xca>
          mem = 0;
 8002a94:	2300      	movs	r3, #0
 8002a96:	61bb      	str	r3, [r7, #24]
 8002a98:	e001      	b.n	8002a9e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d110      	bne.n	8002ac6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002aac:	9202      	str	r2, [sp, #8]
 8002aae:	9301      	str	r3, [sp, #4]
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	9300      	str	r3, [sp, #0]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	6a3a      	ldr	r2, [r7, #32]
 8002ab8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f000 fe56 	bl	800376c <xTaskCreateStatic>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	613b      	str	r3, [r7, #16]
 8002ac4:	e013      	b.n	8002aee <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d110      	bne.n	8002aee <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002acc:	6a3b      	ldr	r3, [r7, #32]
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	f107 0310 	add.w	r3, r7, #16
 8002ad4:	9301      	str	r3, [sp, #4]
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002ade:	68f8      	ldr	r0, [r7, #12]
 8002ae0:	f000 fea4 	bl	800382c <xTaskCreate>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d001      	beq.n	8002aee <osThreadNew+0x11a>
            hTask = NULL;
 8002aea:	2300      	movs	r3, #0
 8002aec:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002aee:	693b      	ldr	r3, [r7, #16]
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3728      	adds	r7, #40	@ 0x28
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b00:	f3ef 8305 	mrs	r3, IPSR
 8002b04:	60bb      	str	r3, [r7, #8]
  return(result);
 8002b06:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d003      	beq.n	8002b14 <osDelay+0x1c>
    stat = osErrorISR;
 8002b0c:	f06f 0305 	mvn.w	r3, #5
 8002b10:	60fb      	str	r3, [r7, #12]
 8002b12:	e007      	b.n	8002b24 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002b14:	2300      	movs	r3, #0
 8002b16:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d002      	beq.n	8002b24 <osDelay+0x2c>
      vTaskDelay(ticks);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 ffe2 	bl	8003ae8 <vTaskDelay>
    }
  }

  return (stat);
 8002b24:	68fb      	ldr	r3, [r7, #12]
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3710      	adds	r7, #16
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
	...

08002b30 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	4a07      	ldr	r2, [pc, #28]	@ (8002b5c <vApplicationGetIdleTaskMemory+0x2c>)
 8002b40:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	4a06      	ldr	r2, [pc, #24]	@ (8002b60 <vApplicationGetIdleTaskMemory+0x30>)
 8002b46:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2280      	movs	r2, #128	@ 0x80
 8002b4c:	601a      	str	r2, [r3, #0]
}
 8002b4e:	bf00      	nop
 8002b50:	3714      	adds	r7, #20
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	20000120 	.word	0x20000120
 8002b60:	200001c8 	.word	0x200001c8

08002b64 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002b64:	b480      	push	{r7}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	4a07      	ldr	r2, [pc, #28]	@ (8002b90 <vApplicationGetTimerTaskMemory+0x2c>)
 8002b74:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	4a06      	ldr	r2, [pc, #24]	@ (8002b94 <vApplicationGetTimerTaskMemory+0x30>)
 8002b7a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b82:	601a      	str	r2, [r3, #0]
}
 8002b84:	bf00      	nop
 8002b86:	3714      	adds	r7, #20
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr
 8002b90:	200003c8 	.word	0x200003c8
 8002b94:	20000470 	.word	0x20000470

08002b98 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f103 0208 	add.w	r2, r3, #8
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f04f 32ff 	mov.w	r2, #4294967295
 8002bb0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f103 0208 	add.w	r2, r3, #8
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f103 0208 	add.w	r2, r3, #8
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002be6:	bf00      	nop
 8002be8:	370c      	adds	r7, #12
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr

08002bf2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002bf2:	b480      	push	{r7}
 8002bf4:	b085      	sub	sp, #20
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
 8002bfa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	68fa      	ldr	r2, [r7, #12]
 8002c06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	689a      	ldr	r2, [r3, #8]
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	1c5a      	adds	r2, r3, #1
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	601a      	str	r2, [r3, #0]
}
 8002c2e:	bf00      	nop
 8002c30:	3714      	adds	r7, #20
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr

08002c3a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b085      	sub	sp, #20
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
 8002c42:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c50:	d103      	bne.n	8002c5a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	60fb      	str	r3, [r7, #12]
 8002c58:	e00c      	b.n	8002c74 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	3308      	adds	r3, #8
 8002c5e:	60fb      	str	r3, [r7, #12]
 8002c60:	e002      	b.n	8002c68 <vListInsert+0x2e>
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	68ba      	ldr	r2, [r7, #8]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d2f6      	bcs.n	8002c62 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	683a      	ldr	r2, [r7, #0]
 8002c82:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	1c5a      	adds	r2, r3, #1
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	601a      	str	r2, [r3, #0]
}
 8002ca0:	bf00      	nop
 8002ca2:	3714      	adds	r7, #20
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr

08002cac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	691b      	ldr	r3, [r3, #16]
 8002cb8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	6892      	ldr	r2, [r2, #8]
 8002cc2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6852      	ldr	r2, [r2, #4]
 8002ccc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d103      	bne.n	8002ce0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	1e5a      	subs	r2, r3, #1
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3714      	adds	r7, #20
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d10b      	bne.n	8002d2c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d18:	f383 8811 	msr	BASEPRI, r3
 8002d1c:	f3bf 8f6f 	isb	sy
 8002d20:	f3bf 8f4f 	dsb	sy
 8002d24:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002d26:	bf00      	nop
 8002d28:	bf00      	nop
 8002d2a:	e7fd      	b.n	8002d28 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002d2c:	f002 f8e4 	bl	8004ef8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d38:	68f9      	ldr	r1, [r7, #12]
 8002d3a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002d3c:	fb01 f303 	mul.w	r3, r1, r3
 8002d40:	441a      	add	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	68f9      	ldr	r1, [r7, #12]
 8002d60:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002d62:	fb01 f303 	mul.w	r3, r1, r3
 8002d66:	441a      	add	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	22ff      	movs	r2, #255	@ 0xff
 8002d70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	22ff      	movs	r2, #255	@ 0xff
 8002d78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d114      	bne.n	8002dac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d01a      	beq.n	8002dc0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	3310      	adds	r3, #16
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f001 f97e 	bl	8004090 <xTaskRemoveFromEventList>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d012      	beq.n	8002dc0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002dd0 <xQueueGenericReset+0xd0>)
 8002d9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	f3bf 8f4f 	dsb	sy
 8002da6:	f3bf 8f6f 	isb	sy
 8002daa:	e009      	b.n	8002dc0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	3310      	adds	r3, #16
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff fef1 	bl	8002b98 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	3324      	adds	r3, #36	@ 0x24
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff feec 	bl	8002b98 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002dc0:	f002 f8cc 	bl	8004f5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002dc4:	2301      	movs	r3, #1
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	e000ed04 	.word	0xe000ed04

08002dd4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b08e      	sub	sp, #56	@ 0x38
 8002dd8:	af02      	add	r7, sp, #8
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
 8002de0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10b      	bne.n	8002e00 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dec:	f383 8811 	msr	BASEPRI, r3
 8002df0:	f3bf 8f6f 	isb	sy
 8002df4:	f3bf 8f4f 	dsb	sy
 8002df8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002dfa:	bf00      	nop
 8002dfc:	bf00      	nop
 8002dfe:	e7fd      	b.n	8002dfc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10b      	bne.n	8002e1e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e0a:	f383 8811 	msr	BASEPRI, r3
 8002e0e:	f3bf 8f6f 	isb	sy
 8002e12:	f3bf 8f4f 	dsb	sy
 8002e16:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002e18:	bf00      	nop
 8002e1a:	bf00      	nop
 8002e1c:	e7fd      	b.n	8002e1a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d002      	beq.n	8002e2a <xQueueGenericCreateStatic+0x56>
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <xQueueGenericCreateStatic+0x5a>
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e000      	b.n	8002e30 <xQueueGenericCreateStatic+0x5c>
 8002e2e:	2300      	movs	r3, #0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10b      	bne.n	8002e4c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e38:	f383 8811 	msr	BASEPRI, r3
 8002e3c:	f3bf 8f6f 	isb	sy
 8002e40:	f3bf 8f4f 	dsb	sy
 8002e44:	623b      	str	r3, [r7, #32]
}
 8002e46:	bf00      	nop
 8002e48:	bf00      	nop
 8002e4a:	e7fd      	b.n	8002e48 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d102      	bne.n	8002e58 <xQueueGenericCreateStatic+0x84>
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d101      	bne.n	8002e5c <xQueueGenericCreateStatic+0x88>
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <xQueueGenericCreateStatic+0x8a>
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10b      	bne.n	8002e7a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e66:	f383 8811 	msr	BASEPRI, r3
 8002e6a:	f3bf 8f6f 	isb	sy
 8002e6e:	f3bf 8f4f 	dsb	sy
 8002e72:	61fb      	str	r3, [r7, #28]
}
 8002e74:	bf00      	nop
 8002e76:	bf00      	nop
 8002e78:	e7fd      	b.n	8002e76 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002e7a:	2350      	movs	r3, #80	@ 0x50
 8002e7c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	2b50      	cmp	r3, #80	@ 0x50
 8002e82:	d00b      	beq.n	8002e9c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e88:	f383 8811 	msr	BASEPRI, r3
 8002e8c:	f3bf 8f6f 	isb	sy
 8002e90:	f3bf 8f4f 	dsb	sy
 8002e94:	61bb      	str	r3, [r7, #24]
}
 8002e96:	bf00      	nop
 8002e98:	bf00      	nop
 8002e9a:	e7fd      	b.n	8002e98 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002e9c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d00d      	beq.n	8002ec4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002eb0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002eb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eb6:	9300      	str	r3, [sp, #0]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	68b9      	ldr	r1, [r7, #8]
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f000 f840 	bl	8002f44 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3730      	adds	r7, #48	@ 0x30
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b08a      	sub	sp, #40	@ 0x28
 8002ed2:	af02      	add	r7, sp, #8
 8002ed4:	60f8      	str	r0, [r7, #12]
 8002ed6:	60b9      	str	r1, [r7, #8]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10b      	bne.n	8002efa <xQueueGenericCreate+0x2c>
	__asm volatile
 8002ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ee6:	f383 8811 	msr	BASEPRI, r3
 8002eea:	f3bf 8f6f 	isb	sy
 8002eee:	f3bf 8f4f 	dsb	sy
 8002ef2:	613b      	str	r3, [r7, #16]
}
 8002ef4:	bf00      	nop
 8002ef6:	bf00      	nop
 8002ef8:	e7fd      	b.n	8002ef6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	68ba      	ldr	r2, [r7, #8]
 8002efe:	fb02 f303 	mul.w	r3, r2, r3
 8002f02:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	3350      	adds	r3, #80	@ 0x50
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f002 f917 	bl	800513c <pvPortMalloc>
 8002f0e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d011      	beq.n	8002f3a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	3350      	adds	r3, #80	@ 0x50
 8002f1e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002f28:	79fa      	ldrb	r2, [r7, #7]
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	9300      	str	r3, [sp, #0]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	697a      	ldr	r2, [r7, #20]
 8002f32:	68b9      	ldr	r1, [r7, #8]
 8002f34:	68f8      	ldr	r0, [r7, #12]
 8002f36:	f000 f805 	bl	8002f44 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002f3a:	69bb      	ldr	r3, [r7, #24]
	}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3720      	adds	r7, #32
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
 8002f50:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d103      	bne.n	8002f60 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	e002      	b.n	8002f66 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	68fa      	ldr	r2, [r7, #12]
 8002f6a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	68ba      	ldr	r2, [r7, #8]
 8002f70:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f72:	2101      	movs	r1, #1
 8002f74:	69b8      	ldr	r0, [r7, #24]
 8002f76:	f7ff fec3 	bl	8002d00 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	78fa      	ldrb	r2, [r7, #3]
 8002f7e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002f82:	bf00      	nop
 8002f84:	3710      	adds	r7, #16
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
	...

08002f8c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b08e      	sub	sp, #56	@ 0x38
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
 8002f98:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d10b      	bne.n	8002fc0 <xQueueGenericSend+0x34>
	__asm volatile
 8002fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fac:	f383 8811 	msr	BASEPRI, r3
 8002fb0:	f3bf 8f6f 	isb	sy
 8002fb4:	f3bf 8f4f 	dsb	sy
 8002fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002fba:	bf00      	nop
 8002fbc:	bf00      	nop
 8002fbe:	e7fd      	b.n	8002fbc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d103      	bne.n	8002fce <xQueueGenericSend+0x42>
 8002fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d101      	bne.n	8002fd2 <xQueueGenericSend+0x46>
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e000      	b.n	8002fd4 <xQueueGenericSend+0x48>
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d10b      	bne.n	8002ff0 <xQueueGenericSend+0x64>
	__asm volatile
 8002fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fdc:	f383 8811 	msr	BASEPRI, r3
 8002fe0:	f3bf 8f6f 	isb	sy
 8002fe4:	f3bf 8f4f 	dsb	sy
 8002fe8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002fea:	bf00      	nop
 8002fec:	bf00      	nop
 8002fee:	e7fd      	b.n	8002fec <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d103      	bne.n	8002ffe <xQueueGenericSend+0x72>
 8002ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d101      	bne.n	8003002 <xQueueGenericSend+0x76>
 8002ffe:	2301      	movs	r3, #1
 8003000:	e000      	b.n	8003004 <xQueueGenericSend+0x78>
 8003002:	2300      	movs	r3, #0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d10b      	bne.n	8003020 <xQueueGenericSend+0x94>
	__asm volatile
 8003008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800300c:	f383 8811 	msr	BASEPRI, r3
 8003010:	f3bf 8f6f 	isb	sy
 8003014:	f3bf 8f4f 	dsb	sy
 8003018:	623b      	str	r3, [r7, #32]
}
 800301a:	bf00      	nop
 800301c:	bf00      	nop
 800301e:	e7fd      	b.n	800301c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003020:	f001 f9fc 	bl	800441c <xTaskGetSchedulerState>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d102      	bne.n	8003030 <xQueueGenericSend+0xa4>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d101      	bne.n	8003034 <xQueueGenericSend+0xa8>
 8003030:	2301      	movs	r3, #1
 8003032:	e000      	b.n	8003036 <xQueueGenericSend+0xaa>
 8003034:	2300      	movs	r3, #0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d10b      	bne.n	8003052 <xQueueGenericSend+0xc6>
	__asm volatile
 800303a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800303e:	f383 8811 	msr	BASEPRI, r3
 8003042:	f3bf 8f6f 	isb	sy
 8003046:	f3bf 8f4f 	dsb	sy
 800304a:	61fb      	str	r3, [r7, #28]
}
 800304c:	bf00      	nop
 800304e:	bf00      	nop
 8003050:	e7fd      	b.n	800304e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003052:	f001 ff51 	bl	8004ef8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003058:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800305a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800305c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800305e:	429a      	cmp	r2, r3
 8003060:	d302      	bcc.n	8003068 <xQueueGenericSend+0xdc>
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	2b02      	cmp	r3, #2
 8003066:	d129      	bne.n	80030bc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003068:	683a      	ldr	r2, [r7, #0]
 800306a:	68b9      	ldr	r1, [r7, #8]
 800306c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800306e:	f000 fa0f 	bl	8003490 <prvCopyDataToQueue>
 8003072:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003078:	2b00      	cmp	r3, #0
 800307a:	d010      	beq.n	800309e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800307c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800307e:	3324      	adds	r3, #36	@ 0x24
 8003080:	4618      	mov	r0, r3
 8003082:	f001 f805 	bl	8004090 <xTaskRemoveFromEventList>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d013      	beq.n	80030b4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800308c:	4b3f      	ldr	r3, [pc, #252]	@ (800318c <xQueueGenericSend+0x200>)
 800308e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003092:	601a      	str	r2, [r3, #0]
 8003094:	f3bf 8f4f 	dsb	sy
 8003098:	f3bf 8f6f 	isb	sy
 800309c:	e00a      	b.n	80030b4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800309e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d007      	beq.n	80030b4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80030a4:	4b39      	ldr	r3, [pc, #228]	@ (800318c <xQueueGenericSend+0x200>)
 80030a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030aa:	601a      	str	r2, [r3, #0]
 80030ac:	f3bf 8f4f 	dsb	sy
 80030b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80030b4:	f001 ff52 	bl	8004f5c <vPortExitCritical>
				return pdPASS;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e063      	b.n	8003184 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d103      	bne.n	80030ca <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80030c2:	f001 ff4b 	bl	8004f5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80030c6:	2300      	movs	r3, #0
 80030c8:	e05c      	b.n	8003184 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80030ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d106      	bne.n	80030de <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80030d0:	f107 0314 	add.w	r3, r7, #20
 80030d4:	4618      	mov	r0, r3
 80030d6:	f001 f83f 	bl	8004158 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80030da:	2301      	movs	r3, #1
 80030dc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80030de:	f001 ff3d 	bl	8004f5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80030e2:	f000 fda7 	bl	8003c34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80030e6:	f001 ff07 	bl	8004ef8 <vPortEnterCritical>
 80030ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80030f0:	b25b      	sxtb	r3, r3
 80030f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f6:	d103      	bne.n	8003100 <xQueueGenericSend+0x174>
 80030f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003102:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003106:	b25b      	sxtb	r3, r3
 8003108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800310c:	d103      	bne.n	8003116 <xQueueGenericSend+0x18a>
 800310e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003110:	2200      	movs	r2, #0
 8003112:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003116:	f001 ff21 	bl	8004f5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800311a:	1d3a      	adds	r2, r7, #4
 800311c:	f107 0314 	add.w	r3, r7, #20
 8003120:	4611      	mov	r1, r2
 8003122:	4618      	mov	r0, r3
 8003124:	f001 f82e 	bl	8004184 <xTaskCheckForTimeOut>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d124      	bne.n	8003178 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800312e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003130:	f000 faa6 	bl	8003680 <prvIsQueueFull>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d018      	beq.n	800316c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800313a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800313c:	3310      	adds	r3, #16
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	4611      	mov	r1, r2
 8003142:	4618      	mov	r0, r3
 8003144:	f000 ff52 	bl	8003fec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003148:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800314a:	f000 fa31 	bl	80035b0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800314e:	f000 fd7f 	bl	8003c50 <xTaskResumeAll>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	f47f af7c 	bne.w	8003052 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800315a:	4b0c      	ldr	r3, [pc, #48]	@ (800318c <xQueueGenericSend+0x200>)
 800315c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003160:	601a      	str	r2, [r3, #0]
 8003162:	f3bf 8f4f 	dsb	sy
 8003166:	f3bf 8f6f 	isb	sy
 800316a:	e772      	b.n	8003052 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800316c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800316e:	f000 fa1f 	bl	80035b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003172:	f000 fd6d 	bl	8003c50 <xTaskResumeAll>
 8003176:	e76c      	b.n	8003052 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003178:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800317a:	f000 fa19 	bl	80035b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800317e:	f000 fd67 	bl	8003c50 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003182:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003184:	4618      	mov	r0, r3
 8003186:	3738      	adds	r7, #56	@ 0x38
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	e000ed04 	.word	0xe000ed04

08003190 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b090      	sub	sp, #64	@ 0x40
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
 800319c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80031a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d10b      	bne.n	80031c0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80031a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031ac:	f383 8811 	msr	BASEPRI, r3
 80031b0:	f3bf 8f6f 	isb	sy
 80031b4:	f3bf 8f4f 	dsb	sy
 80031b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80031ba:	bf00      	nop
 80031bc:	bf00      	nop
 80031be:	e7fd      	b.n	80031bc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d103      	bne.n	80031ce <xQueueGenericSendFromISR+0x3e>
 80031c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d101      	bne.n	80031d2 <xQueueGenericSendFromISR+0x42>
 80031ce:	2301      	movs	r3, #1
 80031d0:	e000      	b.n	80031d4 <xQueueGenericSendFromISR+0x44>
 80031d2:	2300      	movs	r3, #0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d10b      	bne.n	80031f0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80031d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031dc:	f383 8811 	msr	BASEPRI, r3
 80031e0:	f3bf 8f6f 	isb	sy
 80031e4:	f3bf 8f4f 	dsb	sy
 80031e8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80031ea:	bf00      	nop
 80031ec:	bf00      	nop
 80031ee:	e7fd      	b.n	80031ec <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	2b02      	cmp	r3, #2
 80031f4:	d103      	bne.n	80031fe <xQueueGenericSendFromISR+0x6e>
 80031f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d101      	bne.n	8003202 <xQueueGenericSendFromISR+0x72>
 80031fe:	2301      	movs	r3, #1
 8003200:	e000      	b.n	8003204 <xQueueGenericSendFromISR+0x74>
 8003202:	2300      	movs	r3, #0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d10b      	bne.n	8003220 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800320c:	f383 8811 	msr	BASEPRI, r3
 8003210:	f3bf 8f6f 	isb	sy
 8003214:	f3bf 8f4f 	dsb	sy
 8003218:	623b      	str	r3, [r7, #32]
}
 800321a:	bf00      	nop
 800321c:	bf00      	nop
 800321e:	e7fd      	b.n	800321c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003220:	f001 ff4a 	bl	80050b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003224:	f3ef 8211 	mrs	r2, BASEPRI
 8003228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800322c:	f383 8811 	msr	BASEPRI, r3
 8003230:	f3bf 8f6f 	isb	sy
 8003234:	f3bf 8f4f 	dsb	sy
 8003238:	61fa      	str	r2, [r7, #28]
 800323a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800323c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800323e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003242:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003248:	429a      	cmp	r2, r3
 800324a:	d302      	bcc.n	8003252 <xQueueGenericSendFromISR+0xc2>
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	2b02      	cmp	r3, #2
 8003250:	d12f      	bne.n	80032b2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003254:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003258:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800325c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800325e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003260:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003262:	683a      	ldr	r2, [r7, #0]
 8003264:	68b9      	ldr	r1, [r7, #8]
 8003266:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003268:	f000 f912 	bl	8003490 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800326c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003274:	d112      	bne.n	800329c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327a:	2b00      	cmp	r3, #0
 800327c:	d016      	beq.n	80032ac <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800327e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003280:	3324      	adds	r3, #36	@ 0x24
 8003282:	4618      	mov	r0, r3
 8003284:	f000 ff04 	bl	8004090 <xTaskRemoveFromEventList>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00e      	beq.n	80032ac <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d00b      	beq.n	80032ac <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	601a      	str	r2, [r3, #0]
 800329a:	e007      	b.n	80032ac <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800329c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80032a0:	3301      	adds	r3, #1
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	b25a      	sxtb	r2, r3
 80032a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80032ac:	2301      	movs	r3, #1
 80032ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80032b0:	e001      	b.n	80032b6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80032b2:	2300      	movs	r3, #0
 80032b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80032b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032b8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80032c0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80032c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3740      	adds	r7, #64	@ 0x40
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b08c      	sub	sp, #48	@ 0x30
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80032d8:	2300      	movs	r3, #0
 80032da:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80032e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10b      	bne.n	80032fe <xQueueReceive+0x32>
	__asm volatile
 80032e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032ea:	f383 8811 	msr	BASEPRI, r3
 80032ee:	f3bf 8f6f 	isb	sy
 80032f2:	f3bf 8f4f 	dsb	sy
 80032f6:	623b      	str	r3, [r7, #32]
}
 80032f8:	bf00      	nop
 80032fa:	bf00      	nop
 80032fc:	e7fd      	b.n	80032fa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d103      	bne.n	800330c <xQueueReceive+0x40>
 8003304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <xQueueReceive+0x44>
 800330c:	2301      	movs	r3, #1
 800330e:	e000      	b.n	8003312 <xQueueReceive+0x46>
 8003310:	2300      	movs	r3, #0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d10b      	bne.n	800332e <xQueueReceive+0x62>
	__asm volatile
 8003316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800331a:	f383 8811 	msr	BASEPRI, r3
 800331e:	f3bf 8f6f 	isb	sy
 8003322:	f3bf 8f4f 	dsb	sy
 8003326:	61fb      	str	r3, [r7, #28]
}
 8003328:	bf00      	nop
 800332a:	bf00      	nop
 800332c:	e7fd      	b.n	800332a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800332e:	f001 f875 	bl	800441c <xTaskGetSchedulerState>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d102      	bne.n	800333e <xQueueReceive+0x72>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d101      	bne.n	8003342 <xQueueReceive+0x76>
 800333e:	2301      	movs	r3, #1
 8003340:	e000      	b.n	8003344 <xQueueReceive+0x78>
 8003342:	2300      	movs	r3, #0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d10b      	bne.n	8003360 <xQueueReceive+0x94>
	__asm volatile
 8003348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800334c:	f383 8811 	msr	BASEPRI, r3
 8003350:	f3bf 8f6f 	isb	sy
 8003354:	f3bf 8f4f 	dsb	sy
 8003358:	61bb      	str	r3, [r7, #24]
}
 800335a:	bf00      	nop
 800335c:	bf00      	nop
 800335e:	e7fd      	b.n	800335c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003360:	f001 fdca 	bl	8004ef8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003368:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800336a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336c:	2b00      	cmp	r3, #0
 800336e:	d01f      	beq.n	80033b0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003370:	68b9      	ldr	r1, [r7, #8]
 8003372:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003374:	f000 f8f6 	bl	8003564 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337a:	1e5a      	subs	r2, r3, #1
 800337c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800337e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d00f      	beq.n	80033a8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800338a:	3310      	adds	r3, #16
 800338c:	4618      	mov	r0, r3
 800338e:	f000 fe7f 	bl	8004090 <xTaskRemoveFromEventList>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d007      	beq.n	80033a8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003398:	4b3c      	ldr	r3, [pc, #240]	@ (800348c <xQueueReceive+0x1c0>)
 800339a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800339e:	601a      	str	r2, [r3, #0]
 80033a0:	f3bf 8f4f 	dsb	sy
 80033a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80033a8:	f001 fdd8 	bl	8004f5c <vPortExitCritical>
				return pdPASS;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e069      	b.n	8003484 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d103      	bne.n	80033be <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80033b6:	f001 fdd1 	bl	8004f5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80033ba:	2300      	movs	r3, #0
 80033bc:	e062      	b.n	8003484 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80033be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d106      	bne.n	80033d2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80033c4:	f107 0310 	add.w	r3, r7, #16
 80033c8:	4618      	mov	r0, r3
 80033ca:	f000 fec5 	bl	8004158 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80033ce:	2301      	movs	r3, #1
 80033d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80033d2:	f001 fdc3 	bl	8004f5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80033d6:	f000 fc2d 	bl	8003c34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80033da:	f001 fd8d 	bl	8004ef8 <vPortEnterCritical>
 80033de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80033e4:	b25b      	sxtb	r3, r3
 80033e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ea:	d103      	bne.n	80033f4 <xQueueReceive+0x128>
 80033ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80033fa:	b25b      	sxtb	r3, r3
 80033fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003400:	d103      	bne.n	800340a <xQueueReceive+0x13e>
 8003402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003404:	2200      	movs	r2, #0
 8003406:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800340a:	f001 fda7 	bl	8004f5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800340e:	1d3a      	adds	r2, r7, #4
 8003410:	f107 0310 	add.w	r3, r7, #16
 8003414:	4611      	mov	r1, r2
 8003416:	4618      	mov	r0, r3
 8003418:	f000 feb4 	bl	8004184 <xTaskCheckForTimeOut>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d123      	bne.n	800346a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003422:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003424:	f000 f916 	bl	8003654 <prvIsQueueEmpty>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d017      	beq.n	800345e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800342e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003430:	3324      	adds	r3, #36	@ 0x24
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	4611      	mov	r1, r2
 8003436:	4618      	mov	r0, r3
 8003438:	f000 fdd8 	bl	8003fec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800343c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800343e:	f000 f8b7 	bl	80035b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003442:	f000 fc05 	bl	8003c50 <xTaskResumeAll>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d189      	bne.n	8003360 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800344c:	4b0f      	ldr	r3, [pc, #60]	@ (800348c <xQueueReceive+0x1c0>)
 800344e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	f3bf 8f4f 	dsb	sy
 8003458:	f3bf 8f6f 	isb	sy
 800345c:	e780      	b.n	8003360 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800345e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003460:	f000 f8a6 	bl	80035b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003464:	f000 fbf4 	bl	8003c50 <xTaskResumeAll>
 8003468:	e77a      	b.n	8003360 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800346a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800346c:	f000 f8a0 	bl	80035b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003470:	f000 fbee 	bl	8003c50 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003474:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003476:	f000 f8ed 	bl	8003654 <prvIsQueueEmpty>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	f43f af6f 	beq.w	8003360 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003482:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003484:	4618      	mov	r0, r3
 8003486:	3730      	adds	r7, #48	@ 0x30
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	e000ed04 	.word	0xe000ed04

08003490 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b086      	sub	sp, #24
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800349c:	2300      	movs	r3, #0
 800349e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10d      	bne.n	80034ca <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d14d      	bne.n	8003552 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f000 ffcc 	bl	8004458 <xTaskPriorityDisinherit>
 80034c0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	609a      	str	r2, [r3, #8]
 80034c8:	e043      	b.n	8003552 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d119      	bne.n	8003504 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6858      	ldr	r0, [r3, #4]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d8:	461a      	mov	r2, r3
 80034da:	68b9      	ldr	r1, [r7, #8]
 80034dc:	f002 f8c6 	bl	800566c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e8:	441a      	add	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	685a      	ldr	r2, [r3, #4]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d32b      	bcc.n	8003552 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	605a      	str	r2, [r3, #4]
 8003502:	e026      	b.n	8003552 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	68d8      	ldr	r0, [r3, #12]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350c:	461a      	mov	r2, r3
 800350e:	68b9      	ldr	r1, [r7, #8]
 8003510:	f002 f8ac 	bl	800566c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	68da      	ldr	r2, [r3, #12]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351c:	425b      	negs	r3, r3
 800351e:	441a      	add	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	68da      	ldr	r2, [r3, #12]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	429a      	cmp	r2, r3
 800352e:	d207      	bcs.n	8003540 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003538:	425b      	negs	r3, r3
 800353a:	441a      	add	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b02      	cmp	r3, #2
 8003544:	d105      	bne.n	8003552 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d002      	beq.n	8003552 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	3b01      	subs	r3, #1
 8003550:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	1c5a      	adds	r2, r3, #1
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800355a:	697b      	ldr	r3, [r7, #20]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3718      	adds	r7, #24
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003572:	2b00      	cmp	r3, #0
 8003574:	d018      	beq.n	80035a8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	68da      	ldr	r2, [r3, #12]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357e:	441a      	add	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68da      	ldr	r2, [r3, #12]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	429a      	cmp	r2, r3
 800358e:	d303      	bcc.n	8003598 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	68d9      	ldr	r1, [r3, #12]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a0:	461a      	mov	r2, r3
 80035a2:	6838      	ldr	r0, [r7, #0]
 80035a4:	f002 f862 	bl	800566c <memcpy>
	}
}
 80035a8:	bf00      	nop
 80035aa:	3708      	adds	r7, #8
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80035b8:	f001 fc9e 	bl	8004ef8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80035c2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80035c4:	e011      	b.n	80035ea <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d012      	beq.n	80035f4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	3324      	adds	r3, #36	@ 0x24
 80035d2:	4618      	mov	r0, r3
 80035d4:	f000 fd5c 	bl	8004090 <xTaskRemoveFromEventList>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80035de:	f000 fe35 	bl	800424c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80035e2:	7bfb      	ldrb	r3, [r7, #15]
 80035e4:	3b01      	subs	r3, #1
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80035ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	dce9      	bgt.n	80035c6 <prvUnlockQueue+0x16>
 80035f2:	e000      	b.n	80035f6 <prvUnlockQueue+0x46>
					break;
 80035f4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	22ff      	movs	r2, #255	@ 0xff
 80035fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80035fe:	f001 fcad 	bl	8004f5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003602:	f001 fc79 	bl	8004ef8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800360c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800360e:	e011      	b.n	8003634 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	691b      	ldr	r3, [r3, #16]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d012      	beq.n	800363e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3310      	adds	r3, #16
 800361c:	4618      	mov	r0, r3
 800361e:	f000 fd37 	bl	8004090 <xTaskRemoveFromEventList>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d001      	beq.n	800362c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003628:	f000 fe10 	bl	800424c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800362c:	7bbb      	ldrb	r3, [r7, #14]
 800362e:	3b01      	subs	r3, #1
 8003630:	b2db      	uxtb	r3, r3
 8003632:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003634:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003638:	2b00      	cmp	r3, #0
 800363a:	dce9      	bgt.n	8003610 <prvUnlockQueue+0x60>
 800363c:	e000      	b.n	8003640 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800363e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	22ff      	movs	r2, #255	@ 0xff
 8003644:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003648:	f001 fc88 	bl	8004f5c <vPortExitCritical>
}
 800364c:	bf00      	nop
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800365c:	f001 fc4c 	bl	8004ef8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003664:	2b00      	cmp	r3, #0
 8003666:	d102      	bne.n	800366e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003668:	2301      	movs	r3, #1
 800366a:	60fb      	str	r3, [r7, #12]
 800366c:	e001      	b.n	8003672 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800366e:	2300      	movs	r3, #0
 8003670:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003672:	f001 fc73 	bl	8004f5c <vPortExitCritical>

	return xReturn;
 8003676:	68fb      	ldr	r3, [r7, #12]
}
 8003678:	4618      	mov	r0, r3
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003688:	f001 fc36 	bl	8004ef8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003694:	429a      	cmp	r2, r3
 8003696:	d102      	bne.n	800369e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003698:	2301      	movs	r3, #1
 800369a:	60fb      	str	r3, [r7, #12]
 800369c:	e001      	b.n	80036a2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800369e:	2300      	movs	r3, #0
 80036a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80036a2:	f001 fc5b 	bl	8004f5c <vPortExitCritical>

	return xReturn;
 80036a6:	68fb      	ldr	r3, [r7, #12]
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3710      	adds	r7, #16
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80036b0:	b480      	push	{r7}
 80036b2:	b085      	sub	sp, #20
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80036ba:	2300      	movs	r3, #0
 80036bc:	60fb      	str	r3, [r7, #12]
 80036be:	e014      	b.n	80036ea <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80036c0:	4a0f      	ldr	r2, [pc, #60]	@ (8003700 <vQueueAddToRegistry+0x50>)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d10b      	bne.n	80036e4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80036cc:	490c      	ldr	r1, [pc, #48]	@ (8003700 <vQueueAddToRegistry+0x50>)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80036d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003700 <vQueueAddToRegistry+0x50>)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	00db      	lsls	r3, r3, #3
 80036dc:	4413      	add	r3, r2
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80036e2:	e006      	b.n	80036f2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	3301      	adds	r3, #1
 80036e8:	60fb      	str	r3, [r7, #12]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2b07      	cmp	r3, #7
 80036ee:	d9e7      	bls.n	80036c0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80036f0:	bf00      	nop
 80036f2:	bf00      	nop
 80036f4:	3714      	adds	r7, #20
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	20000870 	.word	0x20000870

08003704 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af00      	add	r7, sp, #0
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003714:	f001 fbf0 	bl	8004ef8 <vPortEnterCritical>
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800371e:	b25b      	sxtb	r3, r3
 8003720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003724:	d103      	bne.n	800372e <vQueueWaitForMessageRestricted+0x2a>
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003734:	b25b      	sxtb	r3, r3
 8003736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800373a:	d103      	bne.n	8003744 <vQueueWaitForMessageRestricted+0x40>
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003744:	f001 fc0a 	bl	8004f5c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800374c:	2b00      	cmp	r3, #0
 800374e:	d106      	bne.n	800375e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	3324      	adds	r3, #36	@ 0x24
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	68b9      	ldr	r1, [r7, #8]
 8003758:	4618      	mov	r0, r3
 800375a:	f000 fc6d 	bl	8004038 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800375e:	6978      	ldr	r0, [r7, #20]
 8003760:	f7ff ff26 	bl	80035b0 <prvUnlockQueue>
	}
 8003764:	bf00      	nop
 8003766:	3718      	adds	r7, #24
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800376c:	b580      	push	{r7, lr}
 800376e:	b08e      	sub	sp, #56	@ 0x38
 8003770:	af04      	add	r7, sp, #16
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]
 8003778:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800377a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800377c:	2b00      	cmp	r3, #0
 800377e:	d10b      	bne.n	8003798 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003784:	f383 8811 	msr	BASEPRI, r3
 8003788:	f3bf 8f6f 	isb	sy
 800378c:	f3bf 8f4f 	dsb	sy
 8003790:	623b      	str	r3, [r7, #32]
}
 8003792:	bf00      	nop
 8003794:	bf00      	nop
 8003796:	e7fd      	b.n	8003794 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800379a:	2b00      	cmp	r3, #0
 800379c:	d10b      	bne.n	80037b6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800379e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037a2:	f383 8811 	msr	BASEPRI, r3
 80037a6:	f3bf 8f6f 	isb	sy
 80037aa:	f3bf 8f4f 	dsb	sy
 80037ae:	61fb      	str	r3, [r7, #28]
}
 80037b0:	bf00      	nop
 80037b2:	bf00      	nop
 80037b4:	e7fd      	b.n	80037b2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80037b6:	23a8      	movs	r3, #168	@ 0xa8
 80037b8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	2ba8      	cmp	r3, #168	@ 0xa8
 80037be:	d00b      	beq.n	80037d8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80037c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037c4:	f383 8811 	msr	BASEPRI, r3
 80037c8:	f3bf 8f6f 	isb	sy
 80037cc:	f3bf 8f4f 	dsb	sy
 80037d0:	61bb      	str	r3, [r7, #24]
}
 80037d2:	bf00      	nop
 80037d4:	bf00      	nop
 80037d6:	e7fd      	b.n	80037d4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80037d8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80037da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d01e      	beq.n	800381e <xTaskCreateStatic+0xb2>
 80037e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d01b      	beq.n	800381e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80037e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037e8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80037ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80037ee:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80037f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80037f8:	2300      	movs	r3, #0
 80037fa:	9303      	str	r3, [sp, #12]
 80037fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fe:	9302      	str	r3, [sp, #8]
 8003800:	f107 0314 	add.w	r3, r7, #20
 8003804:	9301      	str	r3, [sp, #4]
 8003806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003808:	9300      	str	r3, [sp, #0]
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	68b9      	ldr	r1, [r7, #8]
 8003810:	68f8      	ldr	r0, [r7, #12]
 8003812:	f000 f851 	bl	80038b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003816:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003818:	f000 f8f6 	bl	8003a08 <prvAddNewTaskToReadyList>
 800381c:	e001      	b.n	8003822 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800381e:	2300      	movs	r3, #0
 8003820:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003822:	697b      	ldr	r3, [r7, #20]
	}
 8003824:	4618      	mov	r0, r3
 8003826:	3728      	adds	r7, #40	@ 0x28
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800382c:	b580      	push	{r7, lr}
 800382e:	b08c      	sub	sp, #48	@ 0x30
 8003830:	af04      	add	r7, sp, #16
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	603b      	str	r3, [r7, #0]
 8003838:	4613      	mov	r3, r2
 800383a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800383c:	88fb      	ldrh	r3, [r7, #6]
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	4618      	mov	r0, r3
 8003842:	f001 fc7b 	bl	800513c <pvPortMalloc>
 8003846:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00e      	beq.n	800386c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800384e:	20a8      	movs	r0, #168	@ 0xa8
 8003850:	f001 fc74 	bl	800513c <pvPortMalloc>
 8003854:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d003      	beq.n	8003864 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	631a      	str	r2, [r3, #48]	@ 0x30
 8003862:	e005      	b.n	8003870 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003864:	6978      	ldr	r0, [r7, #20]
 8003866:	f001 fd37 	bl	80052d8 <vPortFree>
 800386a:	e001      	b.n	8003870 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800386c:	2300      	movs	r3, #0
 800386e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d017      	beq.n	80038a6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800387e:	88fa      	ldrh	r2, [r7, #6]
 8003880:	2300      	movs	r3, #0
 8003882:	9303      	str	r3, [sp, #12]
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	9302      	str	r3, [sp, #8]
 8003888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800388a:	9301      	str	r3, [sp, #4]
 800388c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800388e:	9300      	str	r3, [sp, #0]
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	68b9      	ldr	r1, [r7, #8]
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f000 f80f 	bl	80038b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800389a:	69f8      	ldr	r0, [r7, #28]
 800389c:	f000 f8b4 	bl	8003a08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80038a0:	2301      	movs	r3, #1
 80038a2:	61bb      	str	r3, [r7, #24]
 80038a4:	e002      	b.n	80038ac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80038a6:	f04f 33ff 	mov.w	r3, #4294967295
 80038aa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80038ac:	69bb      	ldr	r3, [r7, #24]
	}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3720      	adds	r7, #32
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
	...

080038b8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b088      	sub	sp, #32
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
 80038c4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80038c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038c8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	461a      	mov	r2, r3
 80038d0:	21a5      	movs	r1, #165	@ 0xa5
 80038d2:	f001 fe41 	bl	8005558 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80038d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80038e0:	3b01      	subs	r3, #1
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4413      	add	r3, r2
 80038e6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	f023 0307 	bic.w	r3, r3, #7
 80038ee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80038f0:	69bb      	ldr	r3, [r7, #24]
 80038f2:	f003 0307 	and.w	r3, r3, #7
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00b      	beq.n	8003912 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80038fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038fe:	f383 8811 	msr	BASEPRI, r3
 8003902:	f3bf 8f6f 	isb	sy
 8003906:	f3bf 8f4f 	dsb	sy
 800390a:	617b      	str	r3, [r7, #20]
}
 800390c:	bf00      	nop
 800390e:	bf00      	nop
 8003910:	e7fd      	b.n	800390e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d01f      	beq.n	8003958 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003918:	2300      	movs	r3, #0
 800391a:	61fb      	str	r3, [r7, #28]
 800391c:	e012      	b.n	8003944 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800391e:	68ba      	ldr	r2, [r7, #8]
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	4413      	add	r3, r2
 8003924:	7819      	ldrb	r1, [r3, #0]
 8003926:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	4413      	add	r3, r2
 800392c:	3334      	adds	r3, #52	@ 0x34
 800392e:	460a      	mov	r2, r1
 8003930:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003932:	68ba      	ldr	r2, [r7, #8]
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	4413      	add	r3, r2
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d006      	beq.n	800394c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	3301      	adds	r3, #1
 8003942:	61fb      	str	r3, [r7, #28]
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	2b0f      	cmp	r3, #15
 8003948:	d9e9      	bls.n	800391e <prvInitialiseNewTask+0x66>
 800394a:	e000      	b.n	800394e <prvInitialiseNewTask+0x96>
			{
				break;
 800394c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800394e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003950:	2200      	movs	r2, #0
 8003952:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003956:	e003      	b.n	8003960 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800395a:	2200      	movs	r2, #0
 800395c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003962:	2b37      	cmp	r3, #55	@ 0x37
 8003964:	d901      	bls.n	800396a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003966:	2337      	movs	r3, #55	@ 0x37
 8003968:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800396a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800396c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800396e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003972:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003974:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003978:	2200      	movs	r2, #0
 800397a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800397c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800397e:	3304      	adds	r3, #4
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff f929 	bl	8002bd8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003988:	3318      	adds	r3, #24
 800398a:	4618      	mov	r0, r3
 800398c:	f7ff f924 	bl	8002bd8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003992:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003994:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003998:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800399c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800399e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80039a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039a4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80039a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039a8:	2200      	movs	r2, #0
 80039aa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80039ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80039b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b8:	3354      	adds	r3, #84	@ 0x54
 80039ba:	224c      	movs	r2, #76	@ 0x4c
 80039bc:	2100      	movs	r1, #0
 80039be:	4618      	mov	r0, r3
 80039c0:	f001 fdca 	bl	8005558 <memset>
 80039c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c6:	4a0d      	ldr	r2, [pc, #52]	@ (80039fc <prvInitialiseNewTask+0x144>)
 80039c8:	659a      	str	r2, [r3, #88]	@ 0x58
 80039ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039cc:	4a0c      	ldr	r2, [pc, #48]	@ (8003a00 <prvInitialiseNewTask+0x148>)
 80039ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80039d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d2:	4a0c      	ldr	r2, [pc, #48]	@ (8003a04 <prvInitialiseNewTask+0x14c>)
 80039d4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80039d6:	683a      	ldr	r2, [r7, #0]
 80039d8:	68f9      	ldr	r1, [r7, #12]
 80039da:	69b8      	ldr	r0, [r7, #24]
 80039dc:	f001 f95a 	bl	8004c94 <pxPortInitialiseStack>
 80039e0:	4602      	mov	r2, r0
 80039e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80039e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80039ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80039f2:	bf00      	nop
 80039f4:	3720      	adds	r7, #32
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	20004b04 	.word	0x20004b04
 8003a00:	20004b6c 	.word	0x20004b6c
 8003a04:	20004bd4 	.word	0x20004bd4

08003a08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003a10:	f001 fa72 	bl	8004ef8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003a14:	4b2d      	ldr	r3, [pc, #180]	@ (8003acc <prvAddNewTaskToReadyList+0xc4>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	3301      	adds	r3, #1
 8003a1a:	4a2c      	ldr	r2, [pc, #176]	@ (8003acc <prvAddNewTaskToReadyList+0xc4>)
 8003a1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003a1e:	4b2c      	ldr	r3, [pc, #176]	@ (8003ad0 <prvAddNewTaskToReadyList+0xc8>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d109      	bne.n	8003a3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003a26:	4a2a      	ldr	r2, [pc, #168]	@ (8003ad0 <prvAddNewTaskToReadyList+0xc8>)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003a2c:	4b27      	ldr	r3, [pc, #156]	@ (8003acc <prvAddNewTaskToReadyList+0xc4>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d110      	bne.n	8003a56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003a34:	f000 fc2e 	bl	8004294 <prvInitialiseTaskLists>
 8003a38:	e00d      	b.n	8003a56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003a3a:	4b26      	ldr	r3, [pc, #152]	@ (8003ad4 <prvAddNewTaskToReadyList+0xcc>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d109      	bne.n	8003a56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003a42:	4b23      	ldr	r3, [pc, #140]	@ (8003ad0 <prvAddNewTaskToReadyList+0xc8>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d802      	bhi.n	8003a56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003a50:	4a1f      	ldr	r2, [pc, #124]	@ (8003ad0 <prvAddNewTaskToReadyList+0xc8>)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003a56:	4b20      	ldr	r3, [pc, #128]	@ (8003ad8 <prvAddNewTaskToReadyList+0xd0>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	3301      	adds	r3, #1
 8003a5c:	4a1e      	ldr	r2, [pc, #120]	@ (8003ad8 <prvAddNewTaskToReadyList+0xd0>)
 8003a5e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003a60:	4b1d      	ldr	r3, [pc, #116]	@ (8003ad8 <prvAddNewTaskToReadyList+0xd0>)
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a6c:	4b1b      	ldr	r3, [pc, #108]	@ (8003adc <prvAddNewTaskToReadyList+0xd4>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d903      	bls.n	8003a7c <prvAddNewTaskToReadyList+0x74>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a78:	4a18      	ldr	r2, [pc, #96]	@ (8003adc <prvAddNewTaskToReadyList+0xd4>)
 8003a7a:	6013      	str	r3, [r2, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a80:	4613      	mov	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4413      	add	r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	4a15      	ldr	r2, [pc, #84]	@ (8003ae0 <prvAddNewTaskToReadyList+0xd8>)
 8003a8a:	441a      	add	r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	3304      	adds	r3, #4
 8003a90:	4619      	mov	r1, r3
 8003a92:	4610      	mov	r0, r2
 8003a94:	f7ff f8ad 	bl	8002bf2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003a98:	f001 fa60 	bl	8004f5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad4 <prvAddNewTaskToReadyList+0xcc>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d00e      	beq.n	8003ac2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ad0 <prvAddNewTaskToReadyList+0xc8>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d207      	bcs.n	8003ac2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae4 <prvAddNewTaskToReadyList+0xdc>)
 8003ab4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	f3bf 8f4f 	dsb	sy
 8003abe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ac2:	bf00      	nop
 8003ac4:	3708      	adds	r7, #8
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	20000d84 	.word	0x20000d84
 8003ad0:	200008b0 	.word	0x200008b0
 8003ad4:	20000d90 	.word	0x20000d90
 8003ad8:	20000da0 	.word	0x20000da0
 8003adc:	20000d8c 	.word	0x20000d8c
 8003ae0:	200008b4 	.word	0x200008b4
 8003ae4:	e000ed04 	.word	0xe000ed04

08003ae8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003af0:	2300      	movs	r3, #0
 8003af2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d018      	beq.n	8003b2c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003afa:	4b14      	ldr	r3, [pc, #80]	@ (8003b4c <vTaskDelay+0x64>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d00b      	beq.n	8003b1a <vTaskDelay+0x32>
	__asm volatile
 8003b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b06:	f383 8811 	msr	BASEPRI, r3
 8003b0a:	f3bf 8f6f 	isb	sy
 8003b0e:	f3bf 8f4f 	dsb	sy
 8003b12:	60bb      	str	r3, [r7, #8]
}
 8003b14:	bf00      	nop
 8003b16:	bf00      	nop
 8003b18:	e7fd      	b.n	8003b16 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003b1a:	f000 f88b 	bl	8003c34 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003b1e:	2100      	movs	r1, #0
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f000 fd09 	bl	8004538 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003b26:	f000 f893 	bl	8003c50 <xTaskResumeAll>
 8003b2a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d107      	bne.n	8003b42 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003b32:	4b07      	ldr	r3, [pc, #28]	@ (8003b50 <vTaskDelay+0x68>)
 8003b34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b38:	601a      	str	r2, [r3, #0]
 8003b3a:	f3bf 8f4f 	dsb	sy
 8003b3e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003b42:	bf00      	nop
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	20000dac 	.word	0x20000dac
 8003b50:	e000ed04 	.word	0xe000ed04

08003b54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b08a      	sub	sp, #40	@ 0x28
 8003b58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003b62:	463a      	mov	r2, r7
 8003b64:	1d39      	adds	r1, r7, #4
 8003b66:	f107 0308 	add.w	r3, r7, #8
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7fe ffe0 	bl	8002b30 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003b70:	6839      	ldr	r1, [r7, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	68ba      	ldr	r2, [r7, #8]
 8003b76:	9202      	str	r2, [sp, #8]
 8003b78:	9301      	str	r3, [sp, #4]
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	9300      	str	r3, [sp, #0]
 8003b7e:	2300      	movs	r3, #0
 8003b80:	460a      	mov	r2, r1
 8003b82:	4924      	ldr	r1, [pc, #144]	@ (8003c14 <vTaskStartScheduler+0xc0>)
 8003b84:	4824      	ldr	r0, [pc, #144]	@ (8003c18 <vTaskStartScheduler+0xc4>)
 8003b86:	f7ff fdf1 	bl	800376c <xTaskCreateStatic>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	4a23      	ldr	r2, [pc, #140]	@ (8003c1c <vTaskStartScheduler+0xc8>)
 8003b8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003b90:	4b22      	ldr	r3, [pc, #136]	@ (8003c1c <vTaskStartScheduler+0xc8>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d002      	beq.n	8003b9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	e001      	b.n	8003ba2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d102      	bne.n	8003bae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003ba8:	f000 fd1a 	bl	80045e0 <xTimerCreateTimerTask>
 8003bac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d11b      	bne.n	8003bec <vTaskStartScheduler+0x98>
	__asm volatile
 8003bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bb8:	f383 8811 	msr	BASEPRI, r3
 8003bbc:	f3bf 8f6f 	isb	sy
 8003bc0:	f3bf 8f4f 	dsb	sy
 8003bc4:	613b      	str	r3, [r7, #16]
}
 8003bc6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003bc8:	4b15      	ldr	r3, [pc, #84]	@ (8003c20 <vTaskStartScheduler+0xcc>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	3354      	adds	r3, #84	@ 0x54
 8003bce:	4a15      	ldr	r2, [pc, #84]	@ (8003c24 <vTaskStartScheduler+0xd0>)
 8003bd0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003bd2:	4b15      	ldr	r3, [pc, #84]	@ (8003c28 <vTaskStartScheduler+0xd4>)
 8003bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8003bd8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003bda:	4b14      	ldr	r3, [pc, #80]	@ (8003c2c <vTaskStartScheduler+0xd8>)
 8003bdc:	2201      	movs	r2, #1
 8003bde:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003be0:	4b13      	ldr	r3, [pc, #76]	@ (8003c30 <vTaskStartScheduler+0xdc>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003be6:	f001 f8e3 	bl	8004db0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003bea:	e00f      	b.n	8003c0c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf2:	d10b      	bne.n	8003c0c <vTaskStartScheduler+0xb8>
	__asm volatile
 8003bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bf8:	f383 8811 	msr	BASEPRI, r3
 8003bfc:	f3bf 8f6f 	isb	sy
 8003c00:	f3bf 8f4f 	dsb	sy
 8003c04:	60fb      	str	r3, [r7, #12]
}
 8003c06:	bf00      	nop
 8003c08:	bf00      	nop
 8003c0a:	e7fd      	b.n	8003c08 <vTaskStartScheduler+0xb4>
}
 8003c0c:	bf00      	nop
 8003c0e:	3718      	adds	r7, #24
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	080061a0 	.word	0x080061a0
 8003c18:	08004265 	.word	0x08004265
 8003c1c:	20000da8 	.word	0x20000da8
 8003c20:	200008b0 	.word	0x200008b0
 8003c24:	20000010 	.word	0x20000010
 8003c28:	20000da4 	.word	0x20000da4
 8003c2c:	20000d90 	.word	0x20000d90
 8003c30:	20000d88 	.word	0x20000d88

08003c34 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003c38:	4b04      	ldr	r3, [pc, #16]	@ (8003c4c <vTaskSuspendAll+0x18>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	4a03      	ldr	r2, [pc, #12]	@ (8003c4c <vTaskSuspendAll+0x18>)
 8003c40:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003c42:	bf00      	nop
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr
 8003c4c:	20000dac 	.word	0x20000dac

08003c50 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003c56:	2300      	movs	r3, #0
 8003c58:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003c5e:	4b42      	ldr	r3, [pc, #264]	@ (8003d68 <xTaskResumeAll+0x118>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d10b      	bne.n	8003c7e <xTaskResumeAll+0x2e>
	__asm volatile
 8003c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c6a:	f383 8811 	msr	BASEPRI, r3
 8003c6e:	f3bf 8f6f 	isb	sy
 8003c72:	f3bf 8f4f 	dsb	sy
 8003c76:	603b      	str	r3, [r7, #0]
}
 8003c78:	bf00      	nop
 8003c7a:	bf00      	nop
 8003c7c:	e7fd      	b.n	8003c7a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003c7e:	f001 f93b 	bl	8004ef8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003c82:	4b39      	ldr	r3, [pc, #228]	@ (8003d68 <xTaskResumeAll+0x118>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	3b01      	subs	r3, #1
 8003c88:	4a37      	ldr	r2, [pc, #220]	@ (8003d68 <xTaskResumeAll+0x118>)
 8003c8a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c8c:	4b36      	ldr	r3, [pc, #216]	@ (8003d68 <xTaskResumeAll+0x118>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d162      	bne.n	8003d5a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003c94:	4b35      	ldr	r3, [pc, #212]	@ (8003d6c <xTaskResumeAll+0x11c>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d05e      	beq.n	8003d5a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003c9c:	e02f      	b.n	8003cfe <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c9e:	4b34      	ldr	r3, [pc, #208]	@ (8003d70 <xTaskResumeAll+0x120>)
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	3318      	adds	r3, #24
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7fe fffe 	bl	8002cac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	3304      	adds	r3, #4
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7fe fff9 	bl	8002cac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cbe:	4b2d      	ldr	r3, [pc, #180]	@ (8003d74 <xTaskResumeAll+0x124>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d903      	bls.n	8003cce <xTaskResumeAll+0x7e>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cca:	4a2a      	ldr	r2, [pc, #168]	@ (8003d74 <xTaskResumeAll+0x124>)
 8003ccc:	6013      	str	r3, [r2, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	4413      	add	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	4a27      	ldr	r2, [pc, #156]	@ (8003d78 <xTaskResumeAll+0x128>)
 8003cdc:	441a      	add	r2, r3
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	3304      	adds	r3, #4
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	4610      	mov	r0, r2
 8003ce6:	f7fe ff84 	bl	8002bf2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cee:	4b23      	ldr	r3, [pc, #140]	@ (8003d7c <xTaskResumeAll+0x12c>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d302      	bcc.n	8003cfe <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003cf8:	4b21      	ldr	r3, [pc, #132]	@ (8003d80 <xTaskResumeAll+0x130>)
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003cfe:	4b1c      	ldr	r3, [pc, #112]	@ (8003d70 <xTaskResumeAll+0x120>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1cb      	bne.n	8003c9e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003d0c:	f000 fb66 	bl	80043dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003d10:	4b1c      	ldr	r3, [pc, #112]	@ (8003d84 <xTaskResumeAll+0x134>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d010      	beq.n	8003d3e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003d1c:	f000 f846 	bl	8003dac <xTaskIncrementTick>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d002      	beq.n	8003d2c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003d26:	4b16      	ldr	r3, [pc, #88]	@ (8003d80 <xTaskResumeAll+0x130>)
 8003d28:	2201      	movs	r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1f1      	bne.n	8003d1c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003d38:	4b12      	ldr	r3, [pc, #72]	@ (8003d84 <xTaskResumeAll+0x134>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003d3e:	4b10      	ldr	r3, [pc, #64]	@ (8003d80 <xTaskResumeAll+0x130>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d009      	beq.n	8003d5a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003d46:	2301      	movs	r3, #1
 8003d48:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8003d88 <xTaskResumeAll+0x138>)
 8003d4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d50:	601a      	str	r2, [r3, #0]
 8003d52:	f3bf 8f4f 	dsb	sy
 8003d56:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003d5a:	f001 f8ff 	bl	8004f5c <vPortExitCritical>

	return xAlreadyYielded;
 8003d5e:	68bb      	ldr	r3, [r7, #8]
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3710      	adds	r7, #16
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	20000dac 	.word	0x20000dac
 8003d6c:	20000d84 	.word	0x20000d84
 8003d70:	20000d44 	.word	0x20000d44
 8003d74:	20000d8c 	.word	0x20000d8c
 8003d78:	200008b4 	.word	0x200008b4
 8003d7c:	200008b0 	.word	0x200008b0
 8003d80:	20000d98 	.word	0x20000d98
 8003d84:	20000d94 	.word	0x20000d94
 8003d88:	e000ed04 	.word	0xe000ed04

08003d8c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003d92:	4b05      	ldr	r3, [pc, #20]	@ (8003da8 <xTaskGetTickCount+0x1c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003d98:	687b      	ldr	r3, [r7, #4]
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	20000d88 	.word	0x20000d88

08003dac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003db2:	2300      	movs	r3, #0
 8003db4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003db6:	4b4f      	ldr	r3, [pc, #316]	@ (8003ef4 <xTaskIncrementTick+0x148>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f040 8090 	bne.w	8003ee0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003dc0:	4b4d      	ldr	r3, [pc, #308]	@ (8003ef8 <xTaskIncrementTick+0x14c>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003dc8:	4a4b      	ldr	r2, [pc, #300]	@ (8003ef8 <xTaskIncrementTick+0x14c>)
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d121      	bne.n	8003e18 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003dd4:	4b49      	ldr	r3, [pc, #292]	@ (8003efc <xTaskIncrementTick+0x150>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00b      	beq.n	8003df6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003de2:	f383 8811 	msr	BASEPRI, r3
 8003de6:	f3bf 8f6f 	isb	sy
 8003dea:	f3bf 8f4f 	dsb	sy
 8003dee:	603b      	str	r3, [r7, #0]
}
 8003df0:	bf00      	nop
 8003df2:	bf00      	nop
 8003df4:	e7fd      	b.n	8003df2 <xTaskIncrementTick+0x46>
 8003df6:	4b41      	ldr	r3, [pc, #260]	@ (8003efc <xTaskIncrementTick+0x150>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	60fb      	str	r3, [r7, #12]
 8003dfc:	4b40      	ldr	r3, [pc, #256]	@ (8003f00 <xTaskIncrementTick+0x154>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a3e      	ldr	r2, [pc, #248]	@ (8003efc <xTaskIncrementTick+0x150>)
 8003e02:	6013      	str	r3, [r2, #0]
 8003e04:	4a3e      	ldr	r2, [pc, #248]	@ (8003f00 <xTaskIncrementTick+0x154>)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6013      	str	r3, [r2, #0]
 8003e0a:	4b3e      	ldr	r3, [pc, #248]	@ (8003f04 <xTaskIncrementTick+0x158>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	3301      	adds	r3, #1
 8003e10:	4a3c      	ldr	r2, [pc, #240]	@ (8003f04 <xTaskIncrementTick+0x158>)
 8003e12:	6013      	str	r3, [r2, #0]
 8003e14:	f000 fae2 	bl	80043dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003e18:	4b3b      	ldr	r3, [pc, #236]	@ (8003f08 <xTaskIncrementTick+0x15c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d349      	bcc.n	8003eb6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e22:	4b36      	ldr	r3, [pc, #216]	@ (8003efc <xTaskIncrementTick+0x150>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d104      	bne.n	8003e36 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e2c:	4b36      	ldr	r3, [pc, #216]	@ (8003f08 <xTaskIncrementTick+0x15c>)
 8003e2e:	f04f 32ff 	mov.w	r2, #4294967295
 8003e32:	601a      	str	r2, [r3, #0]
					break;
 8003e34:	e03f      	b.n	8003eb6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e36:	4b31      	ldr	r3, [pc, #196]	@ (8003efc <xTaskIncrementTick+0x150>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003e46:	693a      	ldr	r2, [r7, #16]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d203      	bcs.n	8003e56 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003e4e:	4a2e      	ldr	r2, [pc, #184]	@ (8003f08 <xTaskIncrementTick+0x15c>)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003e54:	e02f      	b.n	8003eb6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	3304      	adds	r3, #4
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7fe ff26 	bl	8002cac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d004      	beq.n	8003e72 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	3318      	adds	r3, #24
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7fe ff1d 	bl	8002cac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e76:	4b25      	ldr	r3, [pc, #148]	@ (8003f0c <xTaskIncrementTick+0x160>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d903      	bls.n	8003e86 <xTaskIncrementTick+0xda>
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e82:	4a22      	ldr	r2, [pc, #136]	@ (8003f0c <xTaskIncrementTick+0x160>)
 8003e84:	6013      	str	r3, [r2, #0]
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	4413      	add	r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	4a1f      	ldr	r2, [pc, #124]	@ (8003f10 <xTaskIncrementTick+0x164>)
 8003e94:	441a      	add	r2, r3
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	3304      	adds	r3, #4
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	4610      	mov	r0, r2
 8003e9e:	f7fe fea8 	bl	8002bf2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ea6:	4b1b      	ldr	r3, [pc, #108]	@ (8003f14 <xTaskIncrementTick+0x168>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d3b8      	bcc.n	8003e22 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003eb4:	e7b5      	b.n	8003e22 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003eb6:	4b17      	ldr	r3, [pc, #92]	@ (8003f14 <xTaskIncrementTick+0x168>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ebc:	4914      	ldr	r1, [pc, #80]	@ (8003f10 <xTaskIncrementTick+0x164>)
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	4413      	add	r3, r2
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	440b      	add	r3, r1
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d901      	bls.n	8003ed2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003ed2:	4b11      	ldr	r3, [pc, #68]	@ (8003f18 <xTaskIncrementTick+0x16c>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d007      	beq.n	8003eea <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003eda:	2301      	movs	r3, #1
 8003edc:	617b      	str	r3, [r7, #20]
 8003ede:	e004      	b.n	8003eea <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8003f1c <xTaskIncrementTick+0x170>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	4a0d      	ldr	r2, [pc, #52]	@ (8003f1c <xTaskIncrementTick+0x170>)
 8003ee8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003eea:	697b      	ldr	r3, [r7, #20]
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3718      	adds	r7, #24
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	20000dac 	.word	0x20000dac
 8003ef8:	20000d88 	.word	0x20000d88
 8003efc:	20000d3c 	.word	0x20000d3c
 8003f00:	20000d40 	.word	0x20000d40
 8003f04:	20000d9c 	.word	0x20000d9c
 8003f08:	20000da4 	.word	0x20000da4
 8003f0c:	20000d8c 	.word	0x20000d8c
 8003f10:	200008b4 	.word	0x200008b4
 8003f14:	200008b0 	.word	0x200008b0
 8003f18:	20000d98 	.word	0x20000d98
 8003f1c:	20000d94 	.word	0x20000d94

08003f20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003f20:	b480      	push	{r7}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003f26:	4b2b      	ldr	r3, [pc, #172]	@ (8003fd4 <vTaskSwitchContext+0xb4>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d003      	beq.n	8003f36 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003f2e:	4b2a      	ldr	r3, [pc, #168]	@ (8003fd8 <vTaskSwitchContext+0xb8>)
 8003f30:	2201      	movs	r2, #1
 8003f32:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003f34:	e047      	b.n	8003fc6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8003f36:	4b28      	ldr	r3, [pc, #160]	@ (8003fd8 <vTaskSwitchContext+0xb8>)
 8003f38:	2200      	movs	r2, #0
 8003f3a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f3c:	4b27      	ldr	r3, [pc, #156]	@ (8003fdc <vTaskSwitchContext+0xbc>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	60fb      	str	r3, [r7, #12]
 8003f42:	e011      	b.n	8003f68 <vTaskSwitchContext+0x48>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d10b      	bne.n	8003f62 <vTaskSwitchContext+0x42>
	__asm volatile
 8003f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f4e:	f383 8811 	msr	BASEPRI, r3
 8003f52:	f3bf 8f6f 	isb	sy
 8003f56:	f3bf 8f4f 	dsb	sy
 8003f5a:	607b      	str	r3, [r7, #4]
}
 8003f5c:	bf00      	nop
 8003f5e:	bf00      	nop
 8003f60:	e7fd      	b.n	8003f5e <vTaskSwitchContext+0x3e>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	3b01      	subs	r3, #1
 8003f66:	60fb      	str	r3, [r7, #12]
 8003f68:	491d      	ldr	r1, [pc, #116]	@ (8003fe0 <vTaskSwitchContext+0xc0>)
 8003f6a:	68fa      	ldr	r2, [r7, #12]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	4413      	add	r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	440b      	add	r3, r1
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d0e3      	beq.n	8003f44 <vTaskSwitchContext+0x24>
 8003f7c:	68fa      	ldr	r2, [r7, #12]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	4413      	add	r3, r2
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	4a16      	ldr	r2, [pc, #88]	@ (8003fe0 <vTaskSwitchContext+0xc0>)
 8003f88:	4413      	add	r3, r2
 8003f8a:	60bb      	str	r3, [r7, #8]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	685a      	ldr	r2, [r3, #4]
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	605a      	str	r2, [r3, #4]
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	685a      	ldr	r2, [r3, #4]
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	3308      	adds	r3, #8
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d104      	bne.n	8003fac <vTaskSwitchContext+0x8c>
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	685a      	ldr	r2, [r3, #4]
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	605a      	str	r2, [r3, #4]
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	4a0c      	ldr	r2, [pc, #48]	@ (8003fe4 <vTaskSwitchContext+0xc4>)
 8003fb4:	6013      	str	r3, [r2, #0]
 8003fb6:	4a09      	ldr	r2, [pc, #36]	@ (8003fdc <vTaskSwitchContext+0xbc>)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003fbc:	4b09      	ldr	r3, [pc, #36]	@ (8003fe4 <vTaskSwitchContext+0xc4>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	3354      	adds	r3, #84	@ 0x54
 8003fc2:	4a09      	ldr	r2, [pc, #36]	@ (8003fe8 <vTaskSwitchContext+0xc8>)
 8003fc4:	6013      	str	r3, [r2, #0]
}
 8003fc6:	bf00      	nop
 8003fc8:	3714      	adds	r7, #20
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	20000dac 	.word	0x20000dac
 8003fd8:	20000d98 	.word	0x20000d98
 8003fdc:	20000d8c 	.word	0x20000d8c
 8003fe0:	200008b4 	.word	0x200008b4
 8003fe4:	200008b0 	.word	0x200008b0
 8003fe8:	20000010 	.word	0x20000010

08003fec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d10b      	bne.n	8004014 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004000:	f383 8811 	msr	BASEPRI, r3
 8004004:	f3bf 8f6f 	isb	sy
 8004008:	f3bf 8f4f 	dsb	sy
 800400c:	60fb      	str	r3, [r7, #12]
}
 800400e:	bf00      	nop
 8004010:	bf00      	nop
 8004012:	e7fd      	b.n	8004010 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004014:	4b07      	ldr	r3, [pc, #28]	@ (8004034 <vTaskPlaceOnEventList+0x48>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	3318      	adds	r3, #24
 800401a:	4619      	mov	r1, r3
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	f7fe fe0c 	bl	8002c3a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004022:	2101      	movs	r1, #1
 8004024:	6838      	ldr	r0, [r7, #0]
 8004026:	f000 fa87 	bl	8004538 <prvAddCurrentTaskToDelayedList>
}
 800402a:	bf00      	nop
 800402c:	3710      	adds	r7, #16
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	200008b0 	.word	0x200008b0

08004038 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004038:	b580      	push	{r7, lr}
 800403a:	b086      	sub	sp, #24
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10b      	bne.n	8004062 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800404a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800404e:	f383 8811 	msr	BASEPRI, r3
 8004052:	f3bf 8f6f 	isb	sy
 8004056:	f3bf 8f4f 	dsb	sy
 800405a:	617b      	str	r3, [r7, #20]
}
 800405c:	bf00      	nop
 800405e:	bf00      	nop
 8004060:	e7fd      	b.n	800405e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004062:	4b0a      	ldr	r3, [pc, #40]	@ (800408c <vTaskPlaceOnEventListRestricted+0x54>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	3318      	adds	r3, #24
 8004068:	4619      	mov	r1, r3
 800406a:	68f8      	ldr	r0, [r7, #12]
 800406c:	f7fe fdc1 	bl	8002bf2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d002      	beq.n	800407c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004076:	f04f 33ff 	mov.w	r3, #4294967295
 800407a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800407c:	6879      	ldr	r1, [r7, #4]
 800407e:	68b8      	ldr	r0, [r7, #8]
 8004080:	f000 fa5a 	bl	8004538 <prvAddCurrentTaskToDelayedList>
	}
 8004084:	bf00      	nop
 8004086:	3718      	adds	r7, #24
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	200008b0 	.word	0x200008b0

08004090 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b086      	sub	sp, #24
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10b      	bne.n	80040be <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80040a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040aa:	f383 8811 	msr	BASEPRI, r3
 80040ae:	f3bf 8f6f 	isb	sy
 80040b2:	f3bf 8f4f 	dsb	sy
 80040b6:	60fb      	str	r3, [r7, #12]
}
 80040b8:	bf00      	nop
 80040ba:	bf00      	nop
 80040bc:	e7fd      	b.n	80040ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	3318      	adds	r3, #24
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7fe fdf2 	bl	8002cac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004140 <xTaskRemoveFromEventList+0xb0>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d11d      	bne.n	800410c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	3304      	adds	r3, #4
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7fe fde9 	bl	8002cac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040de:	4b19      	ldr	r3, [pc, #100]	@ (8004144 <xTaskRemoveFromEventList+0xb4>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d903      	bls.n	80040ee <xTaskRemoveFromEventList+0x5e>
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ea:	4a16      	ldr	r2, [pc, #88]	@ (8004144 <xTaskRemoveFromEventList+0xb4>)
 80040ec:	6013      	str	r3, [r2, #0]
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040f2:	4613      	mov	r3, r2
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	4413      	add	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4a13      	ldr	r2, [pc, #76]	@ (8004148 <xTaskRemoveFromEventList+0xb8>)
 80040fc:	441a      	add	r2, r3
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	3304      	adds	r3, #4
 8004102:	4619      	mov	r1, r3
 8004104:	4610      	mov	r0, r2
 8004106:	f7fe fd74 	bl	8002bf2 <vListInsertEnd>
 800410a:	e005      	b.n	8004118 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	3318      	adds	r3, #24
 8004110:	4619      	mov	r1, r3
 8004112:	480e      	ldr	r0, [pc, #56]	@ (800414c <xTaskRemoveFromEventList+0xbc>)
 8004114:	f7fe fd6d 	bl	8002bf2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800411c:	4b0c      	ldr	r3, [pc, #48]	@ (8004150 <xTaskRemoveFromEventList+0xc0>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004122:	429a      	cmp	r2, r3
 8004124:	d905      	bls.n	8004132 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004126:	2301      	movs	r3, #1
 8004128:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800412a:	4b0a      	ldr	r3, [pc, #40]	@ (8004154 <xTaskRemoveFromEventList+0xc4>)
 800412c:	2201      	movs	r2, #1
 800412e:	601a      	str	r2, [r3, #0]
 8004130:	e001      	b.n	8004136 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004132:	2300      	movs	r3, #0
 8004134:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004136:	697b      	ldr	r3, [r7, #20]
}
 8004138:	4618      	mov	r0, r3
 800413a:	3718      	adds	r7, #24
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	20000dac 	.word	0x20000dac
 8004144:	20000d8c 	.word	0x20000d8c
 8004148:	200008b4 	.word	0x200008b4
 800414c:	20000d44 	.word	0x20000d44
 8004150:	200008b0 	.word	0x200008b0
 8004154:	20000d98 	.word	0x20000d98

08004158 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004160:	4b06      	ldr	r3, [pc, #24]	@ (800417c <vTaskInternalSetTimeOutState+0x24>)
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004168:	4b05      	ldr	r3, [pc, #20]	@ (8004180 <vTaskInternalSetTimeOutState+0x28>)
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	605a      	str	r2, [r3, #4]
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr
 800417c:	20000d9c 	.word	0x20000d9c
 8004180:	20000d88 	.word	0x20000d88

08004184 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b088      	sub	sp, #32
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d10b      	bne.n	80041ac <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004198:	f383 8811 	msr	BASEPRI, r3
 800419c:	f3bf 8f6f 	isb	sy
 80041a0:	f3bf 8f4f 	dsb	sy
 80041a4:	613b      	str	r3, [r7, #16]
}
 80041a6:	bf00      	nop
 80041a8:	bf00      	nop
 80041aa:	e7fd      	b.n	80041a8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10b      	bne.n	80041ca <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80041b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b6:	f383 8811 	msr	BASEPRI, r3
 80041ba:	f3bf 8f6f 	isb	sy
 80041be:	f3bf 8f4f 	dsb	sy
 80041c2:	60fb      	str	r3, [r7, #12]
}
 80041c4:	bf00      	nop
 80041c6:	bf00      	nop
 80041c8:	e7fd      	b.n	80041c6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80041ca:	f000 fe95 	bl	8004ef8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80041ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004244 <xTaskCheckForTimeOut+0xc0>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	69ba      	ldr	r2, [r7, #24]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e6:	d102      	bne.n	80041ee <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80041e8:	2300      	movs	r3, #0
 80041ea:	61fb      	str	r3, [r7, #28]
 80041ec:	e023      	b.n	8004236 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	4b15      	ldr	r3, [pc, #84]	@ (8004248 <xTaskCheckForTimeOut+0xc4>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d007      	beq.n	800420a <xTaskCheckForTimeOut+0x86>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	69ba      	ldr	r2, [r7, #24]
 8004200:	429a      	cmp	r2, r3
 8004202:	d302      	bcc.n	800420a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004204:	2301      	movs	r3, #1
 8004206:	61fb      	str	r3, [r7, #28]
 8004208:	e015      	b.n	8004236 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	697a      	ldr	r2, [r7, #20]
 8004210:	429a      	cmp	r2, r3
 8004212:	d20b      	bcs.n	800422c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	1ad2      	subs	r2, r2, r3
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f7ff ff99 	bl	8004158 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004226:	2300      	movs	r3, #0
 8004228:	61fb      	str	r3, [r7, #28]
 800422a:	e004      	b.n	8004236 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	2200      	movs	r2, #0
 8004230:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004232:	2301      	movs	r3, #1
 8004234:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004236:	f000 fe91 	bl	8004f5c <vPortExitCritical>

	return xReturn;
 800423a:	69fb      	ldr	r3, [r7, #28]
}
 800423c:	4618      	mov	r0, r3
 800423e:	3720      	adds	r7, #32
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}
 8004244:	20000d88 	.word	0x20000d88
 8004248:	20000d9c 	.word	0x20000d9c

0800424c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800424c:	b480      	push	{r7}
 800424e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004250:	4b03      	ldr	r3, [pc, #12]	@ (8004260 <vTaskMissedYield+0x14>)
 8004252:	2201      	movs	r2, #1
 8004254:	601a      	str	r2, [r3, #0]
}
 8004256:	bf00      	nop
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr
 8004260:	20000d98 	.word	0x20000d98

08004264 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800426c:	f000 f852 	bl	8004314 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004270:	4b06      	ldr	r3, [pc, #24]	@ (800428c <prvIdleTask+0x28>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d9f9      	bls.n	800426c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004278:	4b05      	ldr	r3, [pc, #20]	@ (8004290 <prvIdleTask+0x2c>)
 800427a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	f3bf 8f4f 	dsb	sy
 8004284:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004288:	e7f0      	b.n	800426c <prvIdleTask+0x8>
 800428a:	bf00      	nop
 800428c:	200008b4 	.word	0x200008b4
 8004290:	e000ed04 	.word	0xe000ed04

08004294 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b082      	sub	sp, #8
 8004298:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800429a:	2300      	movs	r3, #0
 800429c:	607b      	str	r3, [r7, #4]
 800429e:	e00c      	b.n	80042ba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	4613      	mov	r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	4413      	add	r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	4a12      	ldr	r2, [pc, #72]	@ (80042f4 <prvInitialiseTaskLists+0x60>)
 80042ac:	4413      	add	r3, r2
 80042ae:	4618      	mov	r0, r3
 80042b0:	f7fe fc72 	bl	8002b98 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	3301      	adds	r3, #1
 80042b8:	607b      	str	r3, [r7, #4]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2b37      	cmp	r3, #55	@ 0x37
 80042be:	d9ef      	bls.n	80042a0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80042c0:	480d      	ldr	r0, [pc, #52]	@ (80042f8 <prvInitialiseTaskLists+0x64>)
 80042c2:	f7fe fc69 	bl	8002b98 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80042c6:	480d      	ldr	r0, [pc, #52]	@ (80042fc <prvInitialiseTaskLists+0x68>)
 80042c8:	f7fe fc66 	bl	8002b98 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80042cc:	480c      	ldr	r0, [pc, #48]	@ (8004300 <prvInitialiseTaskLists+0x6c>)
 80042ce:	f7fe fc63 	bl	8002b98 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80042d2:	480c      	ldr	r0, [pc, #48]	@ (8004304 <prvInitialiseTaskLists+0x70>)
 80042d4:	f7fe fc60 	bl	8002b98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80042d8:	480b      	ldr	r0, [pc, #44]	@ (8004308 <prvInitialiseTaskLists+0x74>)
 80042da:	f7fe fc5d 	bl	8002b98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80042de:	4b0b      	ldr	r3, [pc, #44]	@ (800430c <prvInitialiseTaskLists+0x78>)
 80042e0:	4a05      	ldr	r2, [pc, #20]	@ (80042f8 <prvInitialiseTaskLists+0x64>)
 80042e2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80042e4:	4b0a      	ldr	r3, [pc, #40]	@ (8004310 <prvInitialiseTaskLists+0x7c>)
 80042e6:	4a05      	ldr	r2, [pc, #20]	@ (80042fc <prvInitialiseTaskLists+0x68>)
 80042e8:	601a      	str	r2, [r3, #0]
}
 80042ea:	bf00      	nop
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	200008b4 	.word	0x200008b4
 80042f8:	20000d14 	.word	0x20000d14
 80042fc:	20000d28 	.word	0x20000d28
 8004300:	20000d44 	.word	0x20000d44
 8004304:	20000d58 	.word	0x20000d58
 8004308:	20000d70 	.word	0x20000d70
 800430c:	20000d3c 	.word	0x20000d3c
 8004310:	20000d40 	.word	0x20000d40

08004314 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800431a:	e019      	b.n	8004350 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800431c:	f000 fdec 	bl	8004ef8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004320:	4b10      	ldr	r3, [pc, #64]	@ (8004364 <prvCheckTasksWaitingTermination+0x50>)
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	3304      	adds	r3, #4
 800432c:	4618      	mov	r0, r3
 800432e:	f7fe fcbd 	bl	8002cac <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004332:	4b0d      	ldr	r3, [pc, #52]	@ (8004368 <prvCheckTasksWaitingTermination+0x54>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	3b01      	subs	r3, #1
 8004338:	4a0b      	ldr	r2, [pc, #44]	@ (8004368 <prvCheckTasksWaitingTermination+0x54>)
 800433a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800433c:	4b0b      	ldr	r3, [pc, #44]	@ (800436c <prvCheckTasksWaitingTermination+0x58>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	3b01      	subs	r3, #1
 8004342:	4a0a      	ldr	r2, [pc, #40]	@ (800436c <prvCheckTasksWaitingTermination+0x58>)
 8004344:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004346:	f000 fe09 	bl	8004f5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 f810 	bl	8004370 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004350:	4b06      	ldr	r3, [pc, #24]	@ (800436c <prvCheckTasksWaitingTermination+0x58>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1e1      	bne.n	800431c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004358:	bf00      	nop
 800435a:	bf00      	nop
 800435c:	3708      	adds	r7, #8
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	20000d58 	.word	0x20000d58
 8004368:	20000d84 	.word	0x20000d84
 800436c:	20000d6c 	.word	0x20000d6c

08004370 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	3354      	adds	r3, #84	@ 0x54
 800437c:	4618      	mov	r0, r3
 800437e:	f001 f8f3 	bl	8005568 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004388:	2b00      	cmp	r3, #0
 800438a:	d108      	bne.n	800439e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004390:	4618      	mov	r0, r3
 8004392:	f000 ffa1 	bl	80052d8 <vPortFree>
				vPortFree( pxTCB );
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 ff9e 	bl	80052d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800439c:	e019      	b.n	80043d2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d103      	bne.n	80043b0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f000 ff95 	bl	80052d8 <vPortFree>
	}
 80043ae:	e010      	b.n	80043d2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d00b      	beq.n	80043d2 <prvDeleteTCB+0x62>
	__asm volatile
 80043ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043be:	f383 8811 	msr	BASEPRI, r3
 80043c2:	f3bf 8f6f 	isb	sy
 80043c6:	f3bf 8f4f 	dsb	sy
 80043ca:	60fb      	str	r3, [r7, #12]
}
 80043cc:	bf00      	nop
 80043ce:	bf00      	nop
 80043d0:	e7fd      	b.n	80043ce <prvDeleteTCB+0x5e>
	}
 80043d2:	bf00      	nop
 80043d4:	3710      	adds	r7, #16
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
	...

080043dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80043e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004414 <prvResetNextTaskUnblockTime+0x38>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d104      	bne.n	80043f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80043ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004418 <prvResetNextTaskUnblockTime+0x3c>)
 80043ee:	f04f 32ff 	mov.w	r2, #4294967295
 80043f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80043f4:	e008      	b.n	8004408 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043f6:	4b07      	ldr	r3, [pc, #28]	@ (8004414 <prvResetNextTaskUnblockTime+0x38>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	4a04      	ldr	r2, [pc, #16]	@ (8004418 <prvResetNextTaskUnblockTime+0x3c>)
 8004406:	6013      	str	r3, [r2, #0]
}
 8004408:	bf00      	nop
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr
 8004414:	20000d3c 	.word	0x20000d3c
 8004418:	20000da4 	.word	0x20000da4

0800441c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004422:	4b0b      	ldr	r3, [pc, #44]	@ (8004450 <xTaskGetSchedulerState+0x34>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d102      	bne.n	8004430 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800442a:	2301      	movs	r3, #1
 800442c:	607b      	str	r3, [r7, #4]
 800442e:	e008      	b.n	8004442 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004430:	4b08      	ldr	r3, [pc, #32]	@ (8004454 <xTaskGetSchedulerState+0x38>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d102      	bne.n	800443e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004438:	2302      	movs	r3, #2
 800443a:	607b      	str	r3, [r7, #4]
 800443c:	e001      	b.n	8004442 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800443e:	2300      	movs	r3, #0
 8004440:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004442:	687b      	ldr	r3, [r7, #4]
	}
 8004444:	4618      	mov	r0, r3
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr
 8004450:	20000d90 	.word	0x20000d90
 8004454:	20000dac 	.word	0x20000dac

08004458 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004464:	2300      	movs	r3, #0
 8004466:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d058      	beq.n	8004520 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800446e:	4b2f      	ldr	r3, [pc, #188]	@ (800452c <xTaskPriorityDisinherit+0xd4>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	429a      	cmp	r2, r3
 8004476:	d00b      	beq.n	8004490 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800447c:	f383 8811 	msr	BASEPRI, r3
 8004480:	f3bf 8f6f 	isb	sy
 8004484:	f3bf 8f4f 	dsb	sy
 8004488:	60fb      	str	r3, [r7, #12]
}
 800448a:	bf00      	nop
 800448c:	bf00      	nop
 800448e:	e7fd      	b.n	800448c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004494:	2b00      	cmp	r3, #0
 8004496:	d10b      	bne.n	80044b0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800449c:	f383 8811 	msr	BASEPRI, r3
 80044a0:	f3bf 8f6f 	isb	sy
 80044a4:	f3bf 8f4f 	dsb	sy
 80044a8:	60bb      	str	r3, [r7, #8]
}
 80044aa:	bf00      	nop
 80044ac:	bf00      	nop
 80044ae:	e7fd      	b.n	80044ac <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044b4:	1e5a      	subs	r2, r3, #1
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d02c      	beq.n	8004520 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d128      	bne.n	8004520 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	3304      	adds	r3, #4
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7fe fbea 	bl	8002cac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004530 <xTaskPriorityDisinherit+0xd8>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d903      	bls.n	8004500 <xTaskPriorityDisinherit+0xa8>
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fc:	4a0c      	ldr	r2, [pc, #48]	@ (8004530 <xTaskPriorityDisinherit+0xd8>)
 80044fe:	6013      	str	r3, [r2, #0]
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004504:	4613      	mov	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	4413      	add	r3, r2
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	4a09      	ldr	r2, [pc, #36]	@ (8004534 <xTaskPriorityDisinherit+0xdc>)
 800450e:	441a      	add	r2, r3
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	3304      	adds	r3, #4
 8004514:	4619      	mov	r1, r3
 8004516:	4610      	mov	r0, r2
 8004518:	f7fe fb6b 	bl	8002bf2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800451c:	2301      	movs	r3, #1
 800451e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004520:	697b      	ldr	r3, [r7, #20]
	}
 8004522:	4618      	mov	r0, r3
 8004524:	3718      	adds	r7, #24
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	200008b0 	.word	0x200008b0
 8004530:	20000d8c 	.word	0x20000d8c
 8004534:	200008b4 	.word	0x200008b4

08004538 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004542:	4b21      	ldr	r3, [pc, #132]	@ (80045c8 <prvAddCurrentTaskToDelayedList+0x90>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004548:	4b20      	ldr	r3, [pc, #128]	@ (80045cc <prvAddCurrentTaskToDelayedList+0x94>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	3304      	adds	r3, #4
 800454e:	4618      	mov	r0, r3
 8004550:	f7fe fbac 	bl	8002cac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800455a:	d10a      	bne.n	8004572 <prvAddCurrentTaskToDelayedList+0x3a>
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d007      	beq.n	8004572 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004562:	4b1a      	ldr	r3, [pc, #104]	@ (80045cc <prvAddCurrentTaskToDelayedList+0x94>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	3304      	adds	r3, #4
 8004568:	4619      	mov	r1, r3
 800456a:	4819      	ldr	r0, [pc, #100]	@ (80045d0 <prvAddCurrentTaskToDelayedList+0x98>)
 800456c:	f7fe fb41 	bl	8002bf2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004570:	e026      	b.n	80045c0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4413      	add	r3, r2
 8004578:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800457a:	4b14      	ldr	r3, [pc, #80]	@ (80045cc <prvAddCurrentTaskToDelayedList+0x94>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	429a      	cmp	r2, r3
 8004588:	d209      	bcs.n	800459e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800458a:	4b12      	ldr	r3, [pc, #72]	@ (80045d4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	4b0f      	ldr	r3, [pc, #60]	@ (80045cc <prvAddCurrentTaskToDelayedList+0x94>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	3304      	adds	r3, #4
 8004594:	4619      	mov	r1, r3
 8004596:	4610      	mov	r0, r2
 8004598:	f7fe fb4f 	bl	8002c3a <vListInsert>
}
 800459c:	e010      	b.n	80045c0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800459e:	4b0e      	ldr	r3, [pc, #56]	@ (80045d8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	4b0a      	ldr	r3, [pc, #40]	@ (80045cc <prvAddCurrentTaskToDelayedList+0x94>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	3304      	adds	r3, #4
 80045a8:	4619      	mov	r1, r3
 80045aa:	4610      	mov	r0, r2
 80045ac:	f7fe fb45 	bl	8002c3a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80045b0:	4b0a      	ldr	r3, [pc, #40]	@ (80045dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d202      	bcs.n	80045c0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80045ba:	4a08      	ldr	r2, [pc, #32]	@ (80045dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	6013      	str	r3, [r2, #0]
}
 80045c0:	bf00      	nop
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	20000d88 	.word	0x20000d88
 80045cc:	200008b0 	.word	0x200008b0
 80045d0:	20000d70 	.word	0x20000d70
 80045d4:	20000d40 	.word	0x20000d40
 80045d8:	20000d3c 	.word	0x20000d3c
 80045dc:	20000da4 	.word	0x20000da4

080045e0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b08a      	sub	sp, #40	@ 0x28
 80045e4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80045e6:	2300      	movs	r3, #0
 80045e8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80045ea:	f000 fb13 	bl	8004c14 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80045ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004664 <xTimerCreateTimerTask+0x84>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d021      	beq.n	800463a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80045f6:	2300      	movs	r3, #0
 80045f8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80045fa:	2300      	movs	r3, #0
 80045fc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80045fe:	1d3a      	adds	r2, r7, #4
 8004600:	f107 0108 	add.w	r1, r7, #8
 8004604:	f107 030c 	add.w	r3, r7, #12
 8004608:	4618      	mov	r0, r3
 800460a:	f7fe faab 	bl	8002b64 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800460e:	6879      	ldr	r1, [r7, #4]
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	68fa      	ldr	r2, [r7, #12]
 8004614:	9202      	str	r2, [sp, #8]
 8004616:	9301      	str	r3, [sp, #4]
 8004618:	2302      	movs	r3, #2
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	2300      	movs	r3, #0
 800461e:	460a      	mov	r2, r1
 8004620:	4911      	ldr	r1, [pc, #68]	@ (8004668 <xTimerCreateTimerTask+0x88>)
 8004622:	4812      	ldr	r0, [pc, #72]	@ (800466c <xTimerCreateTimerTask+0x8c>)
 8004624:	f7ff f8a2 	bl	800376c <xTaskCreateStatic>
 8004628:	4603      	mov	r3, r0
 800462a:	4a11      	ldr	r2, [pc, #68]	@ (8004670 <xTimerCreateTimerTask+0x90>)
 800462c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800462e:	4b10      	ldr	r3, [pc, #64]	@ (8004670 <xTimerCreateTimerTask+0x90>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d001      	beq.n	800463a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004636:	2301      	movs	r3, #1
 8004638:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d10b      	bne.n	8004658 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004644:	f383 8811 	msr	BASEPRI, r3
 8004648:	f3bf 8f6f 	isb	sy
 800464c:	f3bf 8f4f 	dsb	sy
 8004650:	613b      	str	r3, [r7, #16]
}
 8004652:	bf00      	nop
 8004654:	bf00      	nop
 8004656:	e7fd      	b.n	8004654 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004658:	697b      	ldr	r3, [r7, #20]
}
 800465a:	4618      	mov	r0, r3
 800465c:	3718      	adds	r7, #24
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	20000de0 	.word	0x20000de0
 8004668:	080061a8 	.word	0x080061a8
 800466c:	080047ad 	.word	0x080047ad
 8004670:	20000de4 	.word	0x20000de4

08004674 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b08a      	sub	sp, #40	@ 0x28
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
 8004680:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004682:	2300      	movs	r3, #0
 8004684:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d10b      	bne.n	80046a4 <xTimerGenericCommand+0x30>
	__asm volatile
 800468c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004690:	f383 8811 	msr	BASEPRI, r3
 8004694:	f3bf 8f6f 	isb	sy
 8004698:	f3bf 8f4f 	dsb	sy
 800469c:	623b      	str	r3, [r7, #32]
}
 800469e:	bf00      	nop
 80046a0:	bf00      	nop
 80046a2:	e7fd      	b.n	80046a0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80046a4:	4b19      	ldr	r3, [pc, #100]	@ (800470c <xTimerGenericCommand+0x98>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d02a      	beq.n	8004702 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	2b05      	cmp	r3, #5
 80046bc:	dc18      	bgt.n	80046f0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80046be:	f7ff fead 	bl	800441c <xTaskGetSchedulerState>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	d109      	bne.n	80046dc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80046c8:	4b10      	ldr	r3, [pc, #64]	@ (800470c <xTimerGenericCommand+0x98>)
 80046ca:	6818      	ldr	r0, [r3, #0]
 80046cc:	f107 0110 	add.w	r1, r7, #16
 80046d0:	2300      	movs	r3, #0
 80046d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046d4:	f7fe fc5a 	bl	8002f8c <xQueueGenericSend>
 80046d8:	6278      	str	r0, [r7, #36]	@ 0x24
 80046da:	e012      	b.n	8004702 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80046dc:	4b0b      	ldr	r3, [pc, #44]	@ (800470c <xTimerGenericCommand+0x98>)
 80046de:	6818      	ldr	r0, [r3, #0]
 80046e0:	f107 0110 	add.w	r1, r7, #16
 80046e4:	2300      	movs	r3, #0
 80046e6:	2200      	movs	r2, #0
 80046e8:	f7fe fc50 	bl	8002f8c <xQueueGenericSend>
 80046ec:	6278      	str	r0, [r7, #36]	@ 0x24
 80046ee:	e008      	b.n	8004702 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80046f0:	4b06      	ldr	r3, [pc, #24]	@ (800470c <xTimerGenericCommand+0x98>)
 80046f2:	6818      	ldr	r0, [r3, #0]
 80046f4:	f107 0110 	add.w	r1, r7, #16
 80046f8:	2300      	movs	r3, #0
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	f7fe fd48 	bl	8003190 <xQueueGenericSendFromISR>
 8004700:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004704:	4618      	mov	r0, r3
 8004706:	3728      	adds	r7, #40	@ 0x28
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	20000de0 	.word	0x20000de0

08004710 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b088      	sub	sp, #32
 8004714:	af02      	add	r7, sp, #8
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800471a:	4b23      	ldr	r3, [pc, #140]	@ (80047a8 <prvProcessExpiredTimer+0x98>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	3304      	adds	r3, #4
 8004728:	4618      	mov	r0, r3
 800472a:	f7fe fabf 	bl	8002cac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b00      	cmp	r3, #0
 800473a:	d023      	beq.n	8004784 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	699a      	ldr	r2, [r3, #24]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	18d1      	adds	r1, r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	6978      	ldr	r0, [r7, #20]
 800474a:	f000 f8d5 	bl	80048f8 <prvInsertTimerInActiveList>
 800474e:	4603      	mov	r3, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	d020      	beq.n	8004796 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004754:	2300      	movs	r3, #0
 8004756:	9300      	str	r3, [sp, #0]
 8004758:	2300      	movs	r3, #0
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	2100      	movs	r1, #0
 800475e:	6978      	ldr	r0, [r7, #20]
 8004760:	f7ff ff88 	bl	8004674 <xTimerGenericCommand>
 8004764:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d114      	bne.n	8004796 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800476c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004770:	f383 8811 	msr	BASEPRI, r3
 8004774:	f3bf 8f6f 	isb	sy
 8004778:	f3bf 8f4f 	dsb	sy
 800477c:	60fb      	str	r3, [r7, #12]
}
 800477e:	bf00      	nop
 8004780:	bf00      	nop
 8004782:	e7fd      	b.n	8004780 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800478a:	f023 0301 	bic.w	r3, r3, #1
 800478e:	b2da      	uxtb	r2, r3
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	6978      	ldr	r0, [r7, #20]
 800479c:	4798      	blx	r3
}
 800479e:	bf00      	nop
 80047a0:	3718      	adds	r7, #24
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	20000dd8 	.word	0x20000dd8

080047ac <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80047b4:	f107 0308 	add.w	r3, r7, #8
 80047b8:	4618      	mov	r0, r3
 80047ba:	f000 f859 	bl	8004870 <prvGetNextExpireTime>
 80047be:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	4619      	mov	r1, r3
 80047c4:	68f8      	ldr	r0, [r7, #12]
 80047c6:	f000 f805 	bl	80047d4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80047ca:	f000 f8d7 	bl	800497c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80047ce:	bf00      	nop
 80047d0:	e7f0      	b.n	80047b4 <prvTimerTask+0x8>
	...

080047d4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80047de:	f7ff fa29 	bl	8003c34 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80047e2:	f107 0308 	add.w	r3, r7, #8
 80047e6:	4618      	mov	r0, r3
 80047e8:	f000 f866 	bl	80048b8 <prvSampleTimeNow>
 80047ec:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d130      	bne.n	8004856 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10a      	bne.n	8004810 <prvProcessTimerOrBlockTask+0x3c>
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d806      	bhi.n	8004810 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004802:	f7ff fa25 	bl	8003c50 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004806:	68f9      	ldr	r1, [r7, #12]
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f7ff ff81 	bl	8004710 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800480e:	e024      	b.n	800485a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d008      	beq.n	8004828 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004816:	4b13      	ldr	r3, [pc, #76]	@ (8004864 <prvProcessTimerOrBlockTask+0x90>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d101      	bne.n	8004824 <prvProcessTimerOrBlockTask+0x50>
 8004820:	2301      	movs	r3, #1
 8004822:	e000      	b.n	8004826 <prvProcessTimerOrBlockTask+0x52>
 8004824:	2300      	movs	r3, #0
 8004826:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004828:	4b0f      	ldr	r3, [pc, #60]	@ (8004868 <prvProcessTimerOrBlockTask+0x94>)
 800482a:	6818      	ldr	r0, [r3, #0]
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	4619      	mov	r1, r3
 8004836:	f7fe ff65 	bl	8003704 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800483a:	f7ff fa09 	bl	8003c50 <xTaskResumeAll>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d10a      	bne.n	800485a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004844:	4b09      	ldr	r3, [pc, #36]	@ (800486c <prvProcessTimerOrBlockTask+0x98>)
 8004846:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800484a:	601a      	str	r2, [r3, #0]
 800484c:	f3bf 8f4f 	dsb	sy
 8004850:	f3bf 8f6f 	isb	sy
}
 8004854:	e001      	b.n	800485a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004856:	f7ff f9fb 	bl	8003c50 <xTaskResumeAll>
}
 800485a:	bf00      	nop
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	20000ddc 	.word	0x20000ddc
 8004868:	20000de0 	.word	0x20000de0
 800486c:	e000ed04 	.word	0xe000ed04

08004870 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004870:	b480      	push	{r7}
 8004872:	b085      	sub	sp, #20
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004878:	4b0e      	ldr	r3, [pc, #56]	@ (80048b4 <prvGetNextExpireTime+0x44>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <prvGetNextExpireTime+0x16>
 8004882:	2201      	movs	r2, #1
 8004884:	e000      	b.n	8004888 <prvGetNextExpireTime+0x18>
 8004886:	2200      	movs	r2, #0
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d105      	bne.n	80048a0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004894:	4b07      	ldr	r3, [pc, #28]	@ (80048b4 <prvGetNextExpireTime+0x44>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	60fb      	str	r3, [r7, #12]
 800489e:	e001      	b.n	80048a4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80048a0:	2300      	movs	r3, #0
 80048a2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80048a4:	68fb      	ldr	r3, [r7, #12]
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3714      	adds	r7, #20
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	20000dd8 	.word	0x20000dd8

080048b8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80048c0:	f7ff fa64 	bl	8003d8c <xTaskGetTickCount>
 80048c4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80048c6:	4b0b      	ldr	r3, [pc, #44]	@ (80048f4 <prvSampleTimeNow+0x3c>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68fa      	ldr	r2, [r7, #12]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d205      	bcs.n	80048dc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80048d0:	f000 f93a 	bl	8004b48 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	601a      	str	r2, [r3, #0]
 80048da:	e002      	b.n	80048e2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80048e2:	4a04      	ldr	r2, [pc, #16]	@ (80048f4 <prvSampleTimeNow+0x3c>)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80048e8:	68fb      	ldr	r3, [r7, #12]
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3710      	adds	r7, #16
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	20000de8 	.word	0x20000de8

080048f8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
 8004904:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004906:	2300      	movs	r3, #0
 8004908:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004916:	68ba      	ldr	r2, [r7, #8]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	429a      	cmp	r2, r3
 800491c:	d812      	bhi.n	8004944 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	1ad2      	subs	r2, r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	429a      	cmp	r2, r3
 800492a:	d302      	bcc.n	8004932 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800492c:	2301      	movs	r3, #1
 800492e:	617b      	str	r3, [r7, #20]
 8004930:	e01b      	b.n	800496a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004932:	4b10      	ldr	r3, [pc, #64]	@ (8004974 <prvInsertTimerInActiveList+0x7c>)
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	3304      	adds	r3, #4
 800493a:	4619      	mov	r1, r3
 800493c:	4610      	mov	r0, r2
 800493e:	f7fe f97c 	bl	8002c3a <vListInsert>
 8004942:	e012      	b.n	800496a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	429a      	cmp	r2, r3
 800494a:	d206      	bcs.n	800495a <prvInsertTimerInActiveList+0x62>
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	429a      	cmp	r2, r3
 8004952:	d302      	bcc.n	800495a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004954:	2301      	movs	r3, #1
 8004956:	617b      	str	r3, [r7, #20]
 8004958:	e007      	b.n	800496a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800495a:	4b07      	ldr	r3, [pc, #28]	@ (8004978 <prvInsertTimerInActiveList+0x80>)
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	3304      	adds	r3, #4
 8004962:	4619      	mov	r1, r3
 8004964:	4610      	mov	r0, r2
 8004966:	f7fe f968 	bl	8002c3a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800496a:	697b      	ldr	r3, [r7, #20]
}
 800496c:	4618      	mov	r0, r3
 800496e:	3718      	adds	r7, #24
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	20000ddc 	.word	0x20000ddc
 8004978:	20000dd8 	.word	0x20000dd8

0800497c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b08e      	sub	sp, #56	@ 0x38
 8004980:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004982:	e0ce      	b.n	8004b22 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2b00      	cmp	r3, #0
 8004988:	da19      	bge.n	80049be <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800498a:	1d3b      	adds	r3, r7, #4
 800498c:	3304      	adds	r3, #4
 800498e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004992:	2b00      	cmp	r3, #0
 8004994:	d10b      	bne.n	80049ae <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800499a:	f383 8811 	msr	BASEPRI, r3
 800499e:	f3bf 8f6f 	isb	sy
 80049a2:	f3bf 8f4f 	dsb	sy
 80049a6:	61fb      	str	r3, [r7, #28]
}
 80049a8:	bf00      	nop
 80049aa:	bf00      	nop
 80049ac:	e7fd      	b.n	80049aa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80049ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049b4:	6850      	ldr	r0, [r2, #4]
 80049b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049b8:	6892      	ldr	r2, [r2, #8]
 80049ba:	4611      	mov	r1, r2
 80049bc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	f2c0 80ae 	blt.w	8004b22 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80049ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d004      	beq.n	80049dc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049d4:	3304      	adds	r3, #4
 80049d6:	4618      	mov	r0, r3
 80049d8:	f7fe f968 	bl	8002cac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80049dc:	463b      	mov	r3, r7
 80049de:	4618      	mov	r0, r3
 80049e0:	f7ff ff6a 	bl	80048b8 <prvSampleTimeNow>
 80049e4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2b09      	cmp	r3, #9
 80049ea:	f200 8097 	bhi.w	8004b1c <prvProcessReceivedCommands+0x1a0>
 80049ee:	a201      	add	r2, pc, #4	@ (adr r2, 80049f4 <prvProcessReceivedCommands+0x78>)
 80049f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f4:	08004a1d 	.word	0x08004a1d
 80049f8:	08004a1d 	.word	0x08004a1d
 80049fc:	08004a1d 	.word	0x08004a1d
 8004a00:	08004a93 	.word	0x08004a93
 8004a04:	08004aa7 	.word	0x08004aa7
 8004a08:	08004af3 	.word	0x08004af3
 8004a0c:	08004a1d 	.word	0x08004a1d
 8004a10:	08004a1d 	.word	0x08004a1d
 8004a14:	08004a93 	.word	0x08004a93
 8004a18:	08004aa7 	.word	0x08004aa7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a22:	f043 0301 	orr.w	r3, r3, #1
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004a2e:	68ba      	ldr	r2, [r7, #8]
 8004a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	18d1      	adds	r1, r2, r3
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a3c:	f7ff ff5c 	bl	80048f8 <prvInsertTimerInActiveList>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d06c      	beq.n	8004b20 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a48:	6a1b      	ldr	r3, [r3, #32]
 8004a4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a4c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a54:	f003 0304 	and.w	r3, r3, #4
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d061      	beq.n	8004b20 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004a5c:	68ba      	ldr	r2, [r7, #8]
 8004a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	441a      	add	r2, r3
 8004a64:	2300      	movs	r3, #0
 8004a66:	9300      	str	r3, [sp, #0]
 8004a68:	2300      	movs	r3, #0
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a6e:	f7ff fe01 	bl	8004674 <xTimerGenericCommand>
 8004a72:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004a74:	6a3b      	ldr	r3, [r7, #32]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d152      	bne.n	8004b20 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a7e:	f383 8811 	msr	BASEPRI, r3
 8004a82:	f3bf 8f6f 	isb	sy
 8004a86:	f3bf 8f4f 	dsb	sy
 8004a8a:	61bb      	str	r3, [r7, #24]
}
 8004a8c:	bf00      	nop
 8004a8e:	bf00      	nop
 8004a90:	e7fd      	b.n	8004a8e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a98:	f023 0301 	bic.w	r3, r3, #1
 8004a9c:	b2da      	uxtb	r2, r3
 8004a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004aa4:	e03d      	b.n	8004b22 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004aac:	f043 0301 	orr.w	r3, r3, #1
 8004ab0:	b2da      	uxtb	r2, r3
 8004ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004ab8:	68ba      	ldr	r2, [r7, #8]
 8004aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004abc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d10b      	bne.n	8004ade <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aca:	f383 8811 	msr	BASEPRI, r3
 8004ace:	f3bf 8f6f 	isb	sy
 8004ad2:	f3bf 8f4f 	dsb	sy
 8004ad6:	617b      	str	r3, [r7, #20]
}
 8004ad8:	bf00      	nop
 8004ada:	bf00      	nop
 8004adc:	e7fd      	b.n	8004ada <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae0:	699a      	ldr	r2, [r3, #24]
 8004ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae4:	18d1      	adds	r1, r2, r3
 8004ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004aec:	f7ff ff04 	bl	80048f8 <prvInsertTimerInActiveList>
					break;
 8004af0:	e017      	b.n	8004b22 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004af8:	f003 0302 	and.w	r3, r3, #2
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d103      	bne.n	8004b08 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004b00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b02:	f000 fbe9 	bl	80052d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004b06:	e00c      	b.n	8004b22 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b0e:	f023 0301 	bic.w	r3, r3, #1
 8004b12:	b2da      	uxtb	r2, r3
 8004b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004b1a:	e002      	b.n	8004b22 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004b1c:	bf00      	nop
 8004b1e:	e000      	b.n	8004b22 <prvProcessReceivedCommands+0x1a6>
					break;
 8004b20:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004b22:	4b08      	ldr	r3, [pc, #32]	@ (8004b44 <prvProcessReceivedCommands+0x1c8>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	1d39      	adds	r1, r7, #4
 8004b28:	2200      	movs	r2, #0
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7fe fbce 	bl	80032cc <xQueueReceive>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	f47f af26 	bne.w	8004984 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004b38:	bf00      	nop
 8004b3a:	bf00      	nop
 8004b3c:	3730      	adds	r7, #48	@ 0x30
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	20000de0 	.word	0x20000de0

08004b48 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b088      	sub	sp, #32
 8004b4c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b4e:	e049      	b.n	8004be4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b50:	4b2e      	ldr	r3, [pc, #184]	@ (8004c0c <prvSwitchTimerLists+0xc4>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b5a:	4b2c      	ldr	r3, [pc, #176]	@ (8004c0c <prvSwitchTimerLists+0xc4>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	3304      	adds	r3, #4
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f7fe f89f 	bl	8002cac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6a1b      	ldr	r3, [r3, #32]
 8004b72:	68f8      	ldr	r0, [r7, #12]
 8004b74:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b7c:	f003 0304 	and.w	r3, r3, #4
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d02f      	beq.n	8004be4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004b8e:	68ba      	ldr	r2, [r7, #8]
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d90e      	bls.n	8004bb4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	68ba      	ldr	r2, [r7, #8]
 8004b9a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8004c0c <prvSwitchTimerLists+0xc4>)
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	3304      	adds	r3, #4
 8004baa:	4619      	mov	r1, r3
 8004bac:	4610      	mov	r0, r2
 8004bae:	f7fe f844 	bl	8002c3a <vListInsert>
 8004bb2:	e017      	b.n	8004be4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	2300      	movs	r3, #0
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	2100      	movs	r1, #0
 8004bbe:	68f8      	ldr	r0, [r7, #12]
 8004bc0:	f7ff fd58 	bl	8004674 <xTimerGenericCommand>
 8004bc4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d10b      	bne.n	8004be4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd0:	f383 8811 	msr	BASEPRI, r3
 8004bd4:	f3bf 8f6f 	isb	sy
 8004bd8:	f3bf 8f4f 	dsb	sy
 8004bdc:	603b      	str	r3, [r7, #0]
}
 8004bde:	bf00      	nop
 8004be0:	bf00      	nop
 8004be2:	e7fd      	b.n	8004be0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004be4:	4b09      	ldr	r3, [pc, #36]	@ (8004c0c <prvSwitchTimerLists+0xc4>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1b0      	bne.n	8004b50 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004bee:	4b07      	ldr	r3, [pc, #28]	@ (8004c0c <prvSwitchTimerLists+0xc4>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004bf4:	4b06      	ldr	r3, [pc, #24]	@ (8004c10 <prvSwitchTimerLists+0xc8>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a04      	ldr	r2, [pc, #16]	@ (8004c0c <prvSwitchTimerLists+0xc4>)
 8004bfa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004bfc:	4a04      	ldr	r2, [pc, #16]	@ (8004c10 <prvSwitchTimerLists+0xc8>)
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	6013      	str	r3, [r2, #0]
}
 8004c02:	bf00      	nop
 8004c04:	3718      	adds	r7, #24
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	20000dd8 	.word	0x20000dd8
 8004c10:	20000ddc 	.word	0x20000ddc

08004c14 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004c1a:	f000 f96d 	bl	8004ef8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004c1e:	4b15      	ldr	r3, [pc, #84]	@ (8004c74 <prvCheckForValidListAndQueue+0x60>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d120      	bne.n	8004c68 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004c26:	4814      	ldr	r0, [pc, #80]	@ (8004c78 <prvCheckForValidListAndQueue+0x64>)
 8004c28:	f7fd ffb6 	bl	8002b98 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004c2c:	4813      	ldr	r0, [pc, #76]	@ (8004c7c <prvCheckForValidListAndQueue+0x68>)
 8004c2e:	f7fd ffb3 	bl	8002b98 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004c32:	4b13      	ldr	r3, [pc, #76]	@ (8004c80 <prvCheckForValidListAndQueue+0x6c>)
 8004c34:	4a10      	ldr	r2, [pc, #64]	@ (8004c78 <prvCheckForValidListAndQueue+0x64>)
 8004c36:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004c38:	4b12      	ldr	r3, [pc, #72]	@ (8004c84 <prvCheckForValidListAndQueue+0x70>)
 8004c3a:	4a10      	ldr	r2, [pc, #64]	@ (8004c7c <prvCheckForValidListAndQueue+0x68>)
 8004c3c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004c3e:	2300      	movs	r3, #0
 8004c40:	9300      	str	r3, [sp, #0]
 8004c42:	4b11      	ldr	r3, [pc, #68]	@ (8004c88 <prvCheckForValidListAndQueue+0x74>)
 8004c44:	4a11      	ldr	r2, [pc, #68]	@ (8004c8c <prvCheckForValidListAndQueue+0x78>)
 8004c46:	2110      	movs	r1, #16
 8004c48:	200a      	movs	r0, #10
 8004c4a:	f7fe f8c3 	bl	8002dd4 <xQueueGenericCreateStatic>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	4a08      	ldr	r2, [pc, #32]	@ (8004c74 <prvCheckForValidListAndQueue+0x60>)
 8004c52:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004c54:	4b07      	ldr	r3, [pc, #28]	@ (8004c74 <prvCheckForValidListAndQueue+0x60>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d005      	beq.n	8004c68 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004c5c:	4b05      	ldr	r3, [pc, #20]	@ (8004c74 <prvCheckForValidListAndQueue+0x60>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	490b      	ldr	r1, [pc, #44]	@ (8004c90 <prvCheckForValidListAndQueue+0x7c>)
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7fe fd24 	bl	80036b0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004c68:	f000 f978 	bl	8004f5c <vPortExitCritical>
}
 8004c6c:	bf00      	nop
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop
 8004c74:	20000de0 	.word	0x20000de0
 8004c78:	20000db0 	.word	0x20000db0
 8004c7c:	20000dc4 	.word	0x20000dc4
 8004c80:	20000dd8 	.word	0x20000dd8
 8004c84:	20000ddc 	.word	0x20000ddc
 8004c88:	20000e8c 	.word	0x20000e8c
 8004c8c:	20000dec 	.word	0x20000dec
 8004c90:	080061b0 	.word	0x080061b0

08004c94 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004c94:	b480      	push	{r7}
 8004c96:	b085      	sub	sp, #20
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	3b04      	subs	r3, #4
 8004ca4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004cac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	3b04      	subs	r3, #4
 8004cb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	f023 0201 	bic.w	r2, r3, #1
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	3b04      	subs	r3, #4
 8004cc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004cc4:	4a0c      	ldr	r2, [pc, #48]	@ (8004cf8 <pxPortInitialiseStack+0x64>)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	3b14      	subs	r3, #20
 8004cce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	3b04      	subs	r3, #4
 8004cda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f06f 0202 	mvn.w	r2, #2
 8004ce2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	3b20      	subs	r3, #32
 8004ce8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004cea:	68fb      	ldr	r3, [r7, #12]
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3714      	adds	r7, #20
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr
 8004cf8:	08004cfd 	.word	0x08004cfd

08004cfc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004d02:	2300      	movs	r3, #0
 8004d04:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004d06:	4b13      	ldr	r3, [pc, #76]	@ (8004d54 <prvTaskExitError+0x58>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d0e:	d00b      	beq.n	8004d28 <prvTaskExitError+0x2c>
	__asm volatile
 8004d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d14:	f383 8811 	msr	BASEPRI, r3
 8004d18:	f3bf 8f6f 	isb	sy
 8004d1c:	f3bf 8f4f 	dsb	sy
 8004d20:	60fb      	str	r3, [r7, #12]
}
 8004d22:	bf00      	nop
 8004d24:	bf00      	nop
 8004d26:	e7fd      	b.n	8004d24 <prvTaskExitError+0x28>
	__asm volatile
 8004d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d2c:	f383 8811 	msr	BASEPRI, r3
 8004d30:	f3bf 8f6f 	isb	sy
 8004d34:	f3bf 8f4f 	dsb	sy
 8004d38:	60bb      	str	r3, [r7, #8]
}
 8004d3a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004d3c:	bf00      	nop
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d0fc      	beq.n	8004d3e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004d44:	bf00      	nop
 8004d46:	bf00      	nop
 8004d48:	3714      	adds	r7, #20
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	2000000c 	.word	0x2000000c
	...

08004d60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004d60:	4b07      	ldr	r3, [pc, #28]	@ (8004d80 <pxCurrentTCBConst2>)
 8004d62:	6819      	ldr	r1, [r3, #0]
 8004d64:	6808      	ldr	r0, [r1, #0]
 8004d66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d6a:	f380 8809 	msr	PSP, r0
 8004d6e:	f3bf 8f6f 	isb	sy
 8004d72:	f04f 0000 	mov.w	r0, #0
 8004d76:	f380 8811 	msr	BASEPRI, r0
 8004d7a:	4770      	bx	lr
 8004d7c:	f3af 8000 	nop.w

08004d80 <pxCurrentTCBConst2>:
 8004d80:	200008b0 	.word	0x200008b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004d84:	bf00      	nop
 8004d86:	bf00      	nop

08004d88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004d88:	4808      	ldr	r0, [pc, #32]	@ (8004dac <prvPortStartFirstTask+0x24>)
 8004d8a:	6800      	ldr	r0, [r0, #0]
 8004d8c:	6800      	ldr	r0, [r0, #0]
 8004d8e:	f380 8808 	msr	MSP, r0
 8004d92:	f04f 0000 	mov.w	r0, #0
 8004d96:	f380 8814 	msr	CONTROL, r0
 8004d9a:	b662      	cpsie	i
 8004d9c:	b661      	cpsie	f
 8004d9e:	f3bf 8f4f 	dsb	sy
 8004da2:	f3bf 8f6f 	isb	sy
 8004da6:	df00      	svc	0
 8004da8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004daa:	bf00      	nop
 8004dac:	e000ed08 	.word	0xe000ed08

08004db0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004db6:	4b47      	ldr	r3, [pc, #284]	@ (8004ed4 <xPortStartScheduler+0x124>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a47      	ldr	r2, [pc, #284]	@ (8004ed8 <xPortStartScheduler+0x128>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d10b      	bne.n	8004dd8 <xPortStartScheduler+0x28>
	__asm volatile
 8004dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dc4:	f383 8811 	msr	BASEPRI, r3
 8004dc8:	f3bf 8f6f 	isb	sy
 8004dcc:	f3bf 8f4f 	dsb	sy
 8004dd0:	613b      	str	r3, [r7, #16]
}
 8004dd2:	bf00      	nop
 8004dd4:	bf00      	nop
 8004dd6:	e7fd      	b.n	8004dd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004dd8:	4b3e      	ldr	r3, [pc, #248]	@ (8004ed4 <xPortStartScheduler+0x124>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a3f      	ldr	r2, [pc, #252]	@ (8004edc <xPortStartScheduler+0x12c>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d10b      	bne.n	8004dfa <xPortStartScheduler+0x4a>
	__asm volatile
 8004de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de6:	f383 8811 	msr	BASEPRI, r3
 8004dea:	f3bf 8f6f 	isb	sy
 8004dee:	f3bf 8f4f 	dsb	sy
 8004df2:	60fb      	str	r3, [r7, #12]
}
 8004df4:	bf00      	nop
 8004df6:	bf00      	nop
 8004df8:	e7fd      	b.n	8004df6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004dfa:	4b39      	ldr	r3, [pc, #228]	@ (8004ee0 <xPortStartScheduler+0x130>)
 8004dfc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	22ff      	movs	r2, #255	@ 0xff
 8004e0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e14:	78fb      	ldrb	r3, [r7, #3]
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004e1c:	b2da      	uxtb	r2, r3
 8004e1e:	4b31      	ldr	r3, [pc, #196]	@ (8004ee4 <xPortStartScheduler+0x134>)
 8004e20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e22:	4b31      	ldr	r3, [pc, #196]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e24:	2207      	movs	r2, #7
 8004e26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e28:	e009      	b.n	8004e3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004e2a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	4a2d      	ldr	r2, [pc, #180]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e34:	78fb      	ldrb	r3, [r7, #3]
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	005b      	lsls	r3, r3, #1
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e3e:	78fb      	ldrb	r3, [r7, #3]
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e46:	2b80      	cmp	r3, #128	@ 0x80
 8004e48:	d0ef      	beq.n	8004e2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004e4a:	4b27      	ldr	r3, [pc, #156]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f1c3 0307 	rsb	r3, r3, #7
 8004e52:	2b04      	cmp	r3, #4
 8004e54:	d00b      	beq.n	8004e6e <xPortStartScheduler+0xbe>
	__asm volatile
 8004e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e5a:	f383 8811 	msr	BASEPRI, r3
 8004e5e:	f3bf 8f6f 	isb	sy
 8004e62:	f3bf 8f4f 	dsb	sy
 8004e66:	60bb      	str	r3, [r7, #8]
}
 8004e68:	bf00      	nop
 8004e6a:	bf00      	nop
 8004e6c:	e7fd      	b.n	8004e6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	021b      	lsls	r3, r3, #8
 8004e74:	4a1c      	ldr	r2, [pc, #112]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e78:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004e80:	4a19      	ldr	r2, [pc, #100]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	b2da      	uxtb	r2, r3
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004e8c:	4b17      	ldr	r3, [pc, #92]	@ (8004eec <xPortStartScheduler+0x13c>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a16      	ldr	r2, [pc, #88]	@ (8004eec <xPortStartScheduler+0x13c>)
 8004e92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004e98:	4b14      	ldr	r3, [pc, #80]	@ (8004eec <xPortStartScheduler+0x13c>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a13      	ldr	r2, [pc, #76]	@ (8004eec <xPortStartScheduler+0x13c>)
 8004e9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004ea2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ea4:	f000 f8da 	bl	800505c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ea8:	4b11      	ldr	r3, [pc, #68]	@ (8004ef0 <xPortStartScheduler+0x140>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004eae:	f000 f8f9 	bl	80050a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004eb2:	4b10      	ldr	r3, [pc, #64]	@ (8004ef4 <xPortStartScheduler+0x144>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a0f      	ldr	r2, [pc, #60]	@ (8004ef4 <xPortStartScheduler+0x144>)
 8004eb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004ebc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004ebe:	f7ff ff63 	bl	8004d88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ec2:	f7ff f82d 	bl	8003f20 <vTaskSwitchContext>
	prvTaskExitError();
 8004ec6:	f7ff ff19 	bl	8004cfc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004eca:	2300      	movs	r3, #0
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	3718      	adds	r7, #24
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	e000ed00 	.word	0xe000ed00
 8004ed8:	410fc271 	.word	0x410fc271
 8004edc:	410fc270 	.word	0x410fc270
 8004ee0:	e000e400 	.word	0xe000e400
 8004ee4:	20000edc 	.word	0x20000edc
 8004ee8:	20000ee0 	.word	0x20000ee0
 8004eec:	e000ed20 	.word	0xe000ed20
 8004ef0:	2000000c 	.word	0x2000000c
 8004ef4:	e000ef34 	.word	0xe000ef34

08004ef8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
	__asm volatile
 8004efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f02:	f383 8811 	msr	BASEPRI, r3
 8004f06:	f3bf 8f6f 	isb	sy
 8004f0a:	f3bf 8f4f 	dsb	sy
 8004f0e:	607b      	str	r3, [r7, #4]
}
 8004f10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004f12:	4b10      	ldr	r3, [pc, #64]	@ (8004f54 <vPortEnterCritical+0x5c>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	3301      	adds	r3, #1
 8004f18:	4a0e      	ldr	r2, [pc, #56]	@ (8004f54 <vPortEnterCritical+0x5c>)
 8004f1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8004f54 <vPortEnterCritical+0x5c>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d110      	bne.n	8004f46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004f24:	4b0c      	ldr	r3, [pc, #48]	@ (8004f58 <vPortEnterCritical+0x60>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00b      	beq.n	8004f46 <vPortEnterCritical+0x4e>
	__asm volatile
 8004f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f32:	f383 8811 	msr	BASEPRI, r3
 8004f36:	f3bf 8f6f 	isb	sy
 8004f3a:	f3bf 8f4f 	dsb	sy
 8004f3e:	603b      	str	r3, [r7, #0]
}
 8004f40:	bf00      	nop
 8004f42:	bf00      	nop
 8004f44:	e7fd      	b.n	8004f42 <vPortEnterCritical+0x4a>
	}
}
 8004f46:	bf00      	nop
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	2000000c 	.word	0x2000000c
 8004f58:	e000ed04 	.word	0xe000ed04

08004f5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004f62:	4b12      	ldr	r3, [pc, #72]	@ (8004fac <vPortExitCritical+0x50>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10b      	bne.n	8004f82 <vPortExitCritical+0x26>
	__asm volatile
 8004f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6e:	f383 8811 	msr	BASEPRI, r3
 8004f72:	f3bf 8f6f 	isb	sy
 8004f76:	f3bf 8f4f 	dsb	sy
 8004f7a:	607b      	str	r3, [r7, #4]
}
 8004f7c:	bf00      	nop
 8004f7e:	bf00      	nop
 8004f80:	e7fd      	b.n	8004f7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004f82:	4b0a      	ldr	r3, [pc, #40]	@ (8004fac <vPortExitCritical+0x50>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	3b01      	subs	r3, #1
 8004f88:	4a08      	ldr	r2, [pc, #32]	@ (8004fac <vPortExitCritical+0x50>)
 8004f8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004f8c:	4b07      	ldr	r3, [pc, #28]	@ (8004fac <vPortExitCritical+0x50>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d105      	bne.n	8004fa0 <vPortExitCritical+0x44>
 8004f94:	2300      	movs	r3, #0
 8004f96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	f383 8811 	msr	BASEPRI, r3
}
 8004f9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr
 8004fac:	2000000c 	.word	0x2000000c

08004fb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004fb0:	f3ef 8009 	mrs	r0, PSP
 8004fb4:	f3bf 8f6f 	isb	sy
 8004fb8:	4b15      	ldr	r3, [pc, #84]	@ (8005010 <pxCurrentTCBConst>)
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	f01e 0f10 	tst.w	lr, #16
 8004fc0:	bf08      	it	eq
 8004fc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004fc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fca:	6010      	str	r0, [r2, #0]
 8004fcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004fd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004fd4:	f380 8811 	msr	BASEPRI, r0
 8004fd8:	f3bf 8f4f 	dsb	sy
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f7fe ff9e 	bl	8003f20 <vTaskSwitchContext>
 8004fe4:	f04f 0000 	mov.w	r0, #0
 8004fe8:	f380 8811 	msr	BASEPRI, r0
 8004fec:	bc09      	pop	{r0, r3}
 8004fee:	6819      	ldr	r1, [r3, #0]
 8004ff0:	6808      	ldr	r0, [r1, #0]
 8004ff2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ff6:	f01e 0f10 	tst.w	lr, #16
 8004ffa:	bf08      	it	eq
 8004ffc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005000:	f380 8809 	msr	PSP, r0
 8005004:	f3bf 8f6f 	isb	sy
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	f3af 8000 	nop.w

08005010 <pxCurrentTCBConst>:
 8005010:	200008b0 	.word	0x200008b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005014:	bf00      	nop
 8005016:	bf00      	nop

08005018 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b082      	sub	sp, #8
 800501c:	af00      	add	r7, sp, #0
	__asm volatile
 800501e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005022:	f383 8811 	msr	BASEPRI, r3
 8005026:	f3bf 8f6f 	isb	sy
 800502a:	f3bf 8f4f 	dsb	sy
 800502e:	607b      	str	r3, [r7, #4]
}
 8005030:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005032:	f7fe febb 	bl	8003dac <xTaskIncrementTick>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d003      	beq.n	8005044 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800503c:	4b06      	ldr	r3, [pc, #24]	@ (8005058 <xPortSysTickHandler+0x40>)
 800503e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005042:	601a      	str	r2, [r3, #0]
 8005044:	2300      	movs	r3, #0
 8005046:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	f383 8811 	msr	BASEPRI, r3
}
 800504e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005050:	bf00      	nop
 8005052:	3708      	adds	r7, #8
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	e000ed04 	.word	0xe000ed04

0800505c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800505c:	b480      	push	{r7}
 800505e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005060:	4b0b      	ldr	r3, [pc, #44]	@ (8005090 <vPortSetupTimerInterrupt+0x34>)
 8005062:	2200      	movs	r2, #0
 8005064:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005066:	4b0b      	ldr	r3, [pc, #44]	@ (8005094 <vPortSetupTimerInterrupt+0x38>)
 8005068:	2200      	movs	r2, #0
 800506a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800506c:	4b0a      	ldr	r3, [pc, #40]	@ (8005098 <vPortSetupTimerInterrupt+0x3c>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a0a      	ldr	r2, [pc, #40]	@ (800509c <vPortSetupTimerInterrupt+0x40>)
 8005072:	fba2 2303 	umull	r2, r3, r2, r3
 8005076:	099b      	lsrs	r3, r3, #6
 8005078:	4a09      	ldr	r2, [pc, #36]	@ (80050a0 <vPortSetupTimerInterrupt+0x44>)
 800507a:	3b01      	subs	r3, #1
 800507c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800507e:	4b04      	ldr	r3, [pc, #16]	@ (8005090 <vPortSetupTimerInterrupt+0x34>)
 8005080:	2207      	movs	r2, #7
 8005082:	601a      	str	r2, [r3, #0]
}
 8005084:	bf00      	nop
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	e000e010 	.word	0xe000e010
 8005094:	e000e018 	.word	0xe000e018
 8005098:	20000000 	.word	0x20000000
 800509c:	10624dd3 	.word	0x10624dd3
 80050a0:	e000e014 	.word	0xe000e014

080050a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80050a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80050b4 <vPortEnableVFP+0x10>
 80050a8:	6801      	ldr	r1, [r0, #0]
 80050aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80050ae:	6001      	str	r1, [r0, #0]
 80050b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80050b2:	bf00      	nop
 80050b4:	e000ed88 	.word	0xe000ed88

080050b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80050b8:	b480      	push	{r7}
 80050ba:	b085      	sub	sp, #20
 80050bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80050be:	f3ef 8305 	mrs	r3, IPSR
 80050c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2b0f      	cmp	r3, #15
 80050c8:	d915      	bls.n	80050f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80050ca:	4a18      	ldr	r2, [pc, #96]	@ (800512c <vPortValidateInterruptPriority+0x74>)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	4413      	add	r3, r2
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80050d4:	4b16      	ldr	r3, [pc, #88]	@ (8005130 <vPortValidateInterruptPriority+0x78>)
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	7afa      	ldrb	r2, [r7, #11]
 80050da:	429a      	cmp	r2, r3
 80050dc:	d20b      	bcs.n	80050f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80050de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e2:	f383 8811 	msr	BASEPRI, r3
 80050e6:	f3bf 8f6f 	isb	sy
 80050ea:	f3bf 8f4f 	dsb	sy
 80050ee:	607b      	str	r3, [r7, #4]
}
 80050f0:	bf00      	nop
 80050f2:	bf00      	nop
 80050f4:	e7fd      	b.n	80050f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80050f6:	4b0f      	ldr	r3, [pc, #60]	@ (8005134 <vPortValidateInterruptPriority+0x7c>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80050fe:	4b0e      	ldr	r3, [pc, #56]	@ (8005138 <vPortValidateInterruptPriority+0x80>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	429a      	cmp	r2, r3
 8005104:	d90b      	bls.n	800511e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800510a:	f383 8811 	msr	BASEPRI, r3
 800510e:	f3bf 8f6f 	isb	sy
 8005112:	f3bf 8f4f 	dsb	sy
 8005116:	603b      	str	r3, [r7, #0]
}
 8005118:	bf00      	nop
 800511a:	bf00      	nop
 800511c:	e7fd      	b.n	800511a <vPortValidateInterruptPriority+0x62>
	}
 800511e:	bf00      	nop
 8005120:	3714      	adds	r7, #20
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	e000e3f0 	.word	0xe000e3f0
 8005130:	20000edc 	.word	0x20000edc
 8005134:	e000ed0c 	.word	0xe000ed0c
 8005138:	20000ee0 	.word	0x20000ee0

0800513c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b08a      	sub	sp, #40	@ 0x28
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005144:	2300      	movs	r3, #0
 8005146:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005148:	f7fe fd74 	bl	8003c34 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800514c:	4b5c      	ldr	r3, [pc, #368]	@ (80052c0 <pvPortMalloc+0x184>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005154:	f000 f924 	bl	80053a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005158:	4b5a      	ldr	r3, [pc, #360]	@ (80052c4 <pvPortMalloc+0x188>)
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4013      	ands	r3, r2
 8005160:	2b00      	cmp	r3, #0
 8005162:	f040 8095 	bne.w	8005290 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d01e      	beq.n	80051aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800516c:	2208      	movs	r2, #8
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4413      	add	r3, r2
 8005172:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f003 0307 	and.w	r3, r3, #7
 800517a:	2b00      	cmp	r3, #0
 800517c:	d015      	beq.n	80051aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f023 0307 	bic.w	r3, r3, #7
 8005184:	3308      	adds	r3, #8
 8005186:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f003 0307 	and.w	r3, r3, #7
 800518e:	2b00      	cmp	r3, #0
 8005190:	d00b      	beq.n	80051aa <pvPortMalloc+0x6e>
	__asm volatile
 8005192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005196:	f383 8811 	msr	BASEPRI, r3
 800519a:	f3bf 8f6f 	isb	sy
 800519e:	f3bf 8f4f 	dsb	sy
 80051a2:	617b      	str	r3, [r7, #20]
}
 80051a4:	bf00      	nop
 80051a6:	bf00      	nop
 80051a8:	e7fd      	b.n	80051a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d06f      	beq.n	8005290 <pvPortMalloc+0x154>
 80051b0:	4b45      	ldr	r3, [pc, #276]	@ (80052c8 <pvPortMalloc+0x18c>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d86a      	bhi.n	8005290 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80051ba:	4b44      	ldr	r3, [pc, #272]	@ (80052cc <pvPortMalloc+0x190>)
 80051bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80051be:	4b43      	ldr	r3, [pc, #268]	@ (80052cc <pvPortMalloc+0x190>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80051c4:	e004      	b.n	80051d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80051c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80051ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80051d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d903      	bls.n	80051e2 <pvPortMalloc+0xa6>
 80051da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1f1      	bne.n	80051c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80051e2:	4b37      	ldr	r3, [pc, #220]	@ (80052c0 <pvPortMalloc+0x184>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d051      	beq.n	8005290 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80051ec:	6a3b      	ldr	r3, [r7, #32]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2208      	movs	r2, #8
 80051f2:	4413      	add	r3, r2
 80051f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80051f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	6a3b      	ldr	r3, [r7, #32]
 80051fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80051fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005200:	685a      	ldr	r2, [r3, #4]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	1ad2      	subs	r2, r2, r3
 8005206:	2308      	movs	r3, #8
 8005208:	005b      	lsls	r3, r3, #1
 800520a:	429a      	cmp	r2, r3
 800520c:	d920      	bls.n	8005250 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800520e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4413      	add	r3, r2
 8005214:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	f003 0307 	and.w	r3, r3, #7
 800521c:	2b00      	cmp	r3, #0
 800521e:	d00b      	beq.n	8005238 <pvPortMalloc+0xfc>
	__asm volatile
 8005220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005224:	f383 8811 	msr	BASEPRI, r3
 8005228:	f3bf 8f6f 	isb	sy
 800522c:	f3bf 8f4f 	dsb	sy
 8005230:	613b      	str	r3, [r7, #16]
}
 8005232:	bf00      	nop
 8005234:	bf00      	nop
 8005236:	e7fd      	b.n	8005234 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523a:	685a      	ldr	r2, [r3, #4]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	1ad2      	subs	r2, r2, r3
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800524a:	69b8      	ldr	r0, [r7, #24]
 800524c:	f000 f90a 	bl	8005464 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005250:	4b1d      	ldr	r3, [pc, #116]	@ (80052c8 <pvPortMalloc+0x18c>)
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	4a1b      	ldr	r2, [pc, #108]	@ (80052c8 <pvPortMalloc+0x18c>)
 800525c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800525e:	4b1a      	ldr	r3, [pc, #104]	@ (80052c8 <pvPortMalloc+0x18c>)
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	4b1b      	ldr	r3, [pc, #108]	@ (80052d0 <pvPortMalloc+0x194>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	429a      	cmp	r2, r3
 8005268:	d203      	bcs.n	8005272 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800526a:	4b17      	ldr	r3, [pc, #92]	@ (80052c8 <pvPortMalloc+0x18c>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a18      	ldr	r2, [pc, #96]	@ (80052d0 <pvPortMalloc+0x194>)
 8005270:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005274:	685a      	ldr	r2, [r3, #4]
 8005276:	4b13      	ldr	r3, [pc, #76]	@ (80052c4 <pvPortMalloc+0x188>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	431a      	orrs	r2, r3
 800527c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005282:	2200      	movs	r2, #0
 8005284:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005286:	4b13      	ldr	r3, [pc, #76]	@ (80052d4 <pvPortMalloc+0x198>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	3301      	adds	r3, #1
 800528c:	4a11      	ldr	r2, [pc, #68]	@ (80052d4 <pvPortMalloc+0x198>)
 800528e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005290:	f7fe fcde 	bl	8003c50 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	f003 0307 	and.w	r3, r3, #7
 800529a:	2b00      	cmp	r3, #0
 800529c:	d00b      	beq.n	80052b6 <pvPortMalloc+0x17a>
	__asm volatile
 800529e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a2:	f383 8811 	msr	BASEPRI, r3
 80052a6:	f3bf 8f6f 	isb	sy
 80052aa:	f3bf 8f4f 	dsb	sy
 80052ae:	60fb      	str	r3, [r7, #12]
}
 80052b0:	bf00      	nop
 80052b2:	bf00      	nop
 80052b4:	e7fd      	b.n	80052b2 <pvPortMalloc+0x176>
	return pvReturn;
 80052b6:	69fb      	ldr	r3, [r7, #28]
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3728      	adds	r7, #40	@ 0x28
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	20004aec 	.word	0x20004aec
 80052c4:	20004b00 	.word	0x20004b00
 80052c8:	20004af0 	.word	0x20004af0
 80052cc:	20004ae4 	.word	0x20004ae4
 80052d0:	20004af4 	.word	0x20004af4
 80052d4:	20004af8 	.word	0x20004af8

080052d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b086      	sub	sp, #24
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d04f      	beq.n	800538a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80052ea:	2308      	movs	r3, #8
 80052ec:	425b      	negs	r3, r3
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	4413      	add	r3, r2
 80052f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	685a      	ldr	r2, [r3, #4]
 80052fc:	4b25      	ldr	r3, [pc, #148]	@ (8005394 <vPortFree+0xbc>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4013      	ands	r3, r2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d10b      	bne.n	800531e <vPortFree+0x46>
	__asm volatile
 8005306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800530a:	f383 8811 	msr	BASEPRI, r3
 800530e:	f3bf 8f6f 	isb	sy
 8005312:	f3bf 8f4f 	dsb	sy
 8005316:	60fb      	str	r3, [r7, #12]
}
 8005318:	bf00      	nop
 800531a:	bf00      	nop
 800531c:	e7fd      	b.n	800531a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00b      	beq.n	800533e <vPortFree+0x66>
	__asm volatile
 8005326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800532a:	f383 8811 	msr	BASEPRI, r3
 800532e:	f3bf 8f6f 	isb	sy
 8005332:	f3bf 8f4f 	dsb	sy
 8005336:	60bb      	str	r3, [r7, #8]
}
 8005338:	bf00      	nop
 800533a:	bf00      	nop
 800533c:	e7fd      	b.n	800533a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	685a      	ldr	r2, [r3, #4]
 8005342:	4b14      	ldr	r3, [pc, #80]	@ (8005394 <vPortFree+0xbc>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4013      	ands	r3, r2
 8005348:	2b00      	cmp	r3, #0
 800534a:	d01e      	beq.n	800538a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d11a      	bne.n	800538a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	4b0e      	ldr	r3, [pc, #56]	@ (8005394 <vPortFree+0xbc>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	43db      	mvns	r3, r3
 800535e:	401a      	ands	r2, r3
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005364:	f7fe fc66 	bl	8003c34 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	685a      	ldr	r2, [r3, #4]
 800536c:	4b0a      	ldr	r3, [pc, #40]	@ (8005398 <vPortFree+0xc0>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4413      	add	r3, r2
 8005372:	4a09      	ldr	r2, [pc, #36]	@ (8005398 <vPortFree+0xc0>)
 8005374:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005376:	6938      	ldr	r0, [r7, #16]
 8005378:	f000 f874 	bl	8005464 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800537c:	4b07      	ldr	r3, [pc, #28]	@ (800539c <vPortFree+0xc4>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	3301      	adds	r3, #1
 8005382:	4a06      	ldr	r2, [pc, #24]	@ (800539c <vPortFree+0xc4>)
 8005384:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005386:	f7fe fc63 	bl	8003c50 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800538a:	bf00      	nop
 800538c:	3718      	adds	r7, #24
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	20004b00 	.word	0x20004b00
 8005398:	20004af0 	.word	0x20004af0
 800539c:	20004afc 	.word	0x20004afc

080053a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80053a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80053aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80053ac:	4b27      	ldr	r3, [pc, #156]	@ (800544c <prvHeapInit+0xac>)
 80053ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f003 0307 	and.w	r3, r3, #7
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00c      	beq.n	80053d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	3307      	adds	r3, #7
 80053be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f023 0307 	bic.w	r3, r3, #7
 80053c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80053c8:	68ba      	ldr	r2, [r7, #8]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	4a1f      	ldr	r2, [pc, #124]	@ (800544c <prvHeapInit+0xac>)
 80053d0:	4413      	add	r3, r2
 80053d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80053d8:	4a1d      	ldr	r2, [pc, #116]	@ (8005450 <prvHeapInit+0xb0>)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80053de:	4b1c      	ldr	r3, [pc, #112]	@ (8005450 <prvHeapInit+0xb0>)
 80053e0:	2200      	movs	r2, #0
 80053e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	68ba      	ldr	r2, [r7, #8]
 80053e8:	4413      	add	r3, r2
 80053ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80053ec:	2208      	movs	r2, #8
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	1a9b      	subs	r3, r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f023 0307 	bic.w	r3, r3, #7
 80053fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	4a15      	ldr	r2, [pc, #84]	@ (8005454 <prvHeapInit+0xb4>)
 8005400:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005402:	4b14      	ldr	r3, [pc, #80]	@ (8005454 <prvHeapInit+0xb4>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2200      	movs	r2, #0
 8005408:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800540a:	4b12      	ldr	r3, [pc, #72]	@ (8005454 <prvHeapInit+0xb4>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2200      	movs	r2, #0
 8005410:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	1ad2      	subs	r2, r2, r3
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005420:	4b0c      	ldr	r3, [pc, #48]	@ (8005454 <prvHeapInit+0xb4>)
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	4a0a      	ldr	r2, [pc, #40]	@ (8005458 <prvHeapInit+0xb8>)
 800542e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	4a09      	ldr	r2, [pc, #36]	@ (800545c <prvHeapInit+0xbc>)
 8005436:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005438:	4b09      	ldr	r3, [pc, #36]	@ (8005460 <prvHeapInit+0xc0>)
 800543a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800543e:	601a      	str	r2, [r3, #0]
}
 8005440:	bf00      	nop
 8005442:	3714      	adds	r7, #20
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr
 800544c:	20000ee4 	.word	0x20000ee4
 8005450:	20004ae4 	.word	0x20004ae4
 8005454:	20004aec 	.word	0x20004aec
 8005458:	20004af4 	.word	0x20004af4
 800545c:	20004af0 	.word	0x20004af0
 8005460:	20004b00 	.word	0x20004b00

08005464 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005464:	b480      	push	{r7}
 8005466:	b085      	sub	sp, #20
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800546c:	4b28      	ldr	r3, [pc, #160]	@ (8005510 <prvInsertBlockIntoFreeList+0xac>)
 800546e:	60fb      	str	r3, [r7, #12]
 8005470:	e002      	b.n	8005478 <prvInsertBlockIntoFreeList+0x14>
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	60fb      	str	r3, [r7, #12]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	429a      	cmp	r2, r3
 8005480:	d8f7      	bhi.n	8005472 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	68ba      	ldr	r2, [r7, #8]
 800548c:	4413      	add	r3, r2
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	429a      	cmp	r2, r3
 8005492:	d108      	bne.n	80054a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	685a      	ldr	r2, [r3, #4]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	441a      	add	r2, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	68ba      	ldr	r2, [r7, #8]
 80054b0:	441a      	add	r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d118      	bne.n	80054ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	4b15      	ldr	r3, [pc, #84]	@ (8005514 <prvInsertBlockIntoFreeList+0xb0>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d00d      	beq.n	80054e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685a      	ldr	r2, [r3, #4]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	441a      	add	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	601a      	str	r2, [r3, #0]
 80054e0:	e008      	b.n	80054f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80054e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005514 <prvInsertBlockIntoFreeList+0xb0>)
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	601a      	str	r2, [r3, #0]
 80054ea:	e003      	b.n	80054f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d002      	beq.n	8005502 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005502:	bf00      	nop
 8005504:	3714      	adds	r7, #20
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	20004ae4 	.word	0x20004ae4
 8005514:	20004aec 	.word	0x20004aec

08005518 <siprintf>:
 8005518:	b40e      	push	{r1, r2, r3}
 800551a:	b500      	push	{lr}
 800551c:	b09c      	sub	sp, #112	@ 0x70
 800551e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005520:	9002      	str	r0, [sp, #8]
 8005522:	9006      	str	r0, [sp, #24]
 8005524:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005528:	4809      	ldr	r0, [pc, #36]	@ (8005550 <siprintf+0x38>)
 800552a:	9107      	str	r1, [sp, #28]
 800552c:	9104      	str	r1, [sp, #16]
 800552e:	4909      	ldr	r1, [pc, #36]	@ (8005554 <siprintf+0x3c>)
 8005530:	f853 2b04 	ldr.w	r2, [r3], #4
 8005534:	9105      	str	r1, [sp, #20]
 8005536:	6800      	ldr	r0, [r0, #0]
 8005538:	9301      	str	r3, [sp, #4]
 800553a:	a902      	add	r1, sp, #8
 800553c:	f000 f9f8 	bl	8005930 <_svfiprintf_r>
 8005540:	9b02      	ldr	r3, [sp, #8]
 8005542:	2200      	movs	r2, #0
 8005544:	701a      	strb	r2, [r3, #0]
 8005546:	b01c      	add	sp, #112	@ 0x70
 8005548:	f85d eb04 	ldr.w	lr, [sp], #4
 800554c:	b003      	add	sp, #12
 800554e:	4770      	bx	lr
 8005550:	20000010 	.word	0x20000010
 8005554:	ffff0208 	.word	0xffff0208

08005558 <memset>:
 8005558:	4402      	add	r2, r0
 800555a:	4603      	mov	r3, r0
 800555c:	4293      	cmp	r3, r2
 800555e:	d100      	bne.n	8005562 <memset+0xa>
 8005560:	4770      	bx	lr
 8005562:	f803 1b01 	strb.w	r1, [r3], #1
 8005566:	e7f9      	b.n	800555c <memset+0x4>

08005568 <_reclaim_reent>:
 8005568:	4b29      	ldr	r3, [pc, #164]	@ (8005610 <_reclaim_reent+0xa8>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4283      	cmp	r3, r0
 800556e:	b570      	push	{r4, r5, r6, lr}
 8005570:	4604      	mov	r4, r0
 8005572:	d04b      	beq.n	800560c <_reclaim_reent+0xa4>
 8005574:	69c3      	ldr	r3, [r0, #28]
 8005576:	b1ab      	cbz	r3, 80055a4 <_reclaim_reent+0x3c>
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	b16b      	cbz	r3, 8005598 <_reclaim_reent+0x30>
 800557c:	2500      	movs	r5, #0
 800557e:	69e3      	ldr	r3, [r4, #28]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	5959      	ldr	r1, [r3, r5]
 8005584:	2900      	cmp	r1, #0
 8005586:	d13b      	bne.n	8005600 <_reclaim_reent+0x98>
 8005588:	3504      	adds	r5, #4
 800558a:	2d80      	cmp	r5, #128	@ 0x80
 800558c:	d1f7      	bne.n	800557e <_reclaim_reent+0x16>
 800558e:	69e3      	ldr	r3, [r4, #28]
 8005590:	4620      	mov	r0, r4
 8005592:	68d9      	ldr	r1, [r3, #12]
 8005594:	f000 f878 	bl	8005688 <_free_r>
 8005598:	69e3      	ldr	r3, [r4, #28]
 800559a:	6819      	ldr	r1, [r3, #0]
 800559c:	b111      	cbz	r1, 80055a4 <_reclaim_reent+0x3c>
 800559e:	4620      	mov	r0, r4
 80055a0:	f000 f872 	bl	8005688 <_free_r>
 80055a4:	6961      	ldr	r1, [r4, #20]
 80055a6:	b111      	cbz	r1, 80055ae <_reclaim_reent+0x46>
 80055a8:	4620      	mov	r0, r4
 80055aa:	f000 f86d 	bl	8005688 <_free_r>
 80055ae:	69e1      	ldr	r1, [r4, #28]
 80055b0:	b111      	cbz	r1, 80055b8 <_reclaim_reent+0x50>
 80055b2:	4620      	mov	r0, r4
 80055b4:	f000 f868 	bl	8005688 <_free_r>
 80055b8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80055ba:	b111      	cbz	r1, 80055c2 <_reclaim_reent+0x5a>
 80055bc:	4620      	mov	r0, r4
 80055be:	f000 f863 	bl	8005688 <_free_r>
 80055c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80055c4:	b111      	cbz	r1, 80055cc <_reclaim_reent+0x64>
 80055c6:	4620      	mov	r0, r4
 80055c8:	f000 f85e 	bl	8005688 <_free_r>
 80055cc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80055ce:	b111      	cbz	r1, 80055d6 <_reclaim_reent+0x6e>
 80055d0:	4620      	mov	r0, r4
 80055d2:	f000 f859 	bl	8005688 <_free_r>
 80055d6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80055d8:	b111      	cbz	r1, 80055e0 <_reclaim_reent+0x78>
 80055da:	4620      	mov	r0, r4
 80055dc:	f000 f854 	bl	8005688 <_free_r>
 80055e0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80055e2:	b111      	cbz	r1, 80055ea <_reclaim_reent+0x82>
 80055e4:	4620      	mov	r0, r4
 80055e6:	f000 f84f 	bl	8005688 <_free_r>
 80055ea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80055ec:	b111      	cbz	r1, 80055f4 <_reclaim_reent+0x8c>
 80055ee:	4620      	mov	r0, r4
 80055f0:	f000 f84a 	bl	8005688 <_free_r>
 80055f4:	6a23      	ldr	r3, [r4, #32]
 80055f6:	b14b      	cbz	r3, 800560c <_reclaim_reent+0xa4>
 80055f8:	4620      	mov	r0, r4
 80055fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80055fe:	4718      	bx	r3
 8005600:	680e      	ldr	r6, [r1, #0]
 8005602:	4620      	mov	r0, r4
 8005604:	f000 f840 	bl	8005688 <_free_r>
 8005608:	4631      	mov	r1, r6
 800560a:	e7bb      	b.n	8005584 <_reclaim_reent+0x1c>
 800560c:	bd70      	pop	{r4, r5, r6, pc}
 800560e:	bf00      	nop
 8005610:	20000010 	.word	0x20000010

08005614 <__errno>:
 8005614:	4b01      	ldr	r3, [pc, #4]	@ (800561c <__errno+0x8>)
 8005616:	6818      	ldr	r0, [r3, #0]
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	20000010 	.word	0x20000010

08005620 <__libc_init_array>:
 8005620:	b570      	push	{r4, r5, r6, lr}
 8005622:	4d0d      	ldr	r5, [pc, #52]	@ (8005658 <__libc_init_array+0x38>)
 8005624:	4c0d      	ldr	r4, [pc, #52]	@ (800565c <__libc_init_array+0x3c>)
 8005626:	1b64      	subs	r4, r4, r5
 8005628:	10a4      	asrs	r4, r4, #2
 800562a:	2600      	movs	r6, #0
 800562c:	42a6      	cmp	r6, r4
 800562e:	d109      	bne.n	8005644 <__libc_init_array+0x24>
 8005630:	4d0b      	ldr	r5, [pc, #44]	@ (8005660 <__libc_init_array+0x40>)
 8005632:	4c0c      	ldr	r4, [pc, #48]	@ (8005664 <__libc_init_array+0x44>)
 8005634:	f000 fc66 	bl	8005f04 <_init>
 8005638:	1b64      	subs	r4, r4, r5
 800563a:	10a4      	asrs	r4, r4, #2
 800563c:	2600      	movs	r6, #0
 800563e:	42a6      	cmp	r6, r4
 8005640:	d105      	bne.n	800564e <__libc_init_array+0x2e>
 8005642:	bd70      	pop	{r4, r5, r6, pc}
 8005644:	f855 3b04 	ldr.w	r3, [r5], #4
 8005648:	4798      	blx	r3
 800564a:	3601      	adds	r6, #1
 800564c:	e7ee      	b.n	800562c <__libc_init_array+0xc>
 800564e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005652:	4798      	blx	r3
 8005654:	3601      	adds	r6, #1
 8005656:	e7f2      	b.n	800563e <__libc_init_array+0x1e>
 8005658:	08006230 	.word	0x08006230
 800565c:	08006230 	.word	0x08006230
 8005660:	08006230 	.word	0x08006230
 8005664:	08006234 	.word	0x08006234

08005668 <__retarget_lock_acquire_recursive>:
 8005668:	4770      	bx	lr

0800566a <__retarget_lock_release_recursive>:
 800566a:	4770      	bx	lr

0800566c <memcpy>:
 800566c:	440a      	add	r2, r1
 800566e:	4291      	cmp	r1, r2
 8005670:	f100 33ff 	add.w	r3, r0, #4294967295
 8005674:	d100      	bne.n	8005678 <memcpy+0xc>
 8005676:	4770      	bx	lr
 8005678:	b510      	push	{r4, lr}
 800567a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800567e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005682:	4291      	cmp	r1, r2
 8005684:	d1f9      	bne.n	800567a <memcpy+0xe>
 8005686:	bd10      	pop	{r4, pc}

08005688 <_free_r>:
 8005688:	b538      	push	{r3, r4, r5, lr}
 800568a:	4605      	mov	r5, r0
 800568c:	2900      	cmp	r1, #0
 800568e:	d041      	beq.n	8005714 <_free_r+0x8c>
 8005690:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005694:	1f0c      	subs	r4, r1, #4
 8005696:	2b00      	cmp	r3, #0
 8005698:	bfb8      	it	lt
 800569a:	18e4      	addlt	r4, r4, r3
 800569c:	f000 f8e0 	bl	8005860 <__malloc_lock>
 80056a0:	4a1d      	ldr	r2, [pc, #116]	@ (8005718 <_free_r+0x90>)
 80056a2:	6813      	ldr	r3, [r2, #0]
 80056a4:	b933      	cbnz	r3, 80056b4 <_free_r+0x2c>
 80056a6:	6063      	str	r3, [r4, #4]
 80056a8:	6014      	str	r4, [r2, #0]
 80056aa:	4628      	mov	r0, r5
 80056ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80056b0:	f000 b8dc 	b.w	800586c <__malloc_unlock>
 80056b4:	42a3      	cmp	r3, r4
 80056b6:	d908      	bls.n	80056ca <_free_r+0x42>
 80056b8:	6820      	ldr	r0, [r4, #0]
 80056ba:	1821      	adds	r1, r4, r0
 80056bc:	428b      	cmp	r3, r1
 80056be:	bf01      	itttt	eq
 80056c0:	6819      	ldreq	r1, [r3, #0]
 80056c2:	685b      	ldreq	r3, [r3, #4]
 80056c4:	1809      	addeq	r1, r1, r0
 80056c6:	6021      	streq	r1, [r4, #0]
 80056c8:	e7ed      	b.n	80056a6 <_free_r+0x1e>
 80056ca:	461a      	mov	r2, r3
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	b10b      	cbz	r3, 80056d4 <_free_r+0x4c>
 80056d0:	42a3      	cmp	r3, r4
 80056d2:	d9fa      	bls.n	80056ca <_free_r+0x42>
 80056d4:	6811      	ldr	r1, [r2, #0]
 80056d6:	1850      	adds	r0, r2, r1
 80056d8:	42a0      	cmp	r0, r4
 80056da:	d10b      	bne.n	80056f4 <_free_r+0x6c>
 80056dc:	6820      	ldr	r0, [r4, #0]
 80056de:	4401      	add	r1, r0
 80056e0:	1850      	adds	r0, r2, r1
 80056e2:	4283      	cmp	r3, r0
 80056e4:	6011      	str	r1, [r2, #0]
 80056e6:	d1e0      	bne.n	80056aa <_free_r+0x22>
 80056e8:	6818      	ldr	r0, [r3, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	6053      	str	r3, [r2, #4]
 80056ee:	4408      	add	r0, r1
 80056f0:	6010      	str	r0, [r2, #0]
 80056f2:	e7da      	b.n	80056aa <_free_r+0x22>
 80056f4:	d902      	bls.n	80056fc <_free_r+0x74>
 80056f6:	230c      	movs	r3, #12
 80056f8:	602b      	str	r3, [r5, #0]
 80056fa:	e7d6      	b.n	80056aa <_free_r+0x22>
 80056fc:	6820      	ldr	r0, [r4, #0]
 80056fe:	1821      	adds	r1, r4, r0
 8005700:	428b      	cmp	r3, r1
 8005702:	bf04      	itt	eq
 8005704:	6819      	ldreq	r1, [r3, #0]
 8005706:	685b      	ldreq	r3, [r3, #4]
 8005708:	6063      	str	r3, [r4, #4]
 800570a:	bf04      	itt	eq
 800570c:	1809      	addeq	r1, r1, r0
 800570e:	6021      	streq	r1, [r4, #0]
 8005710:	6054      	str	r4, [r2, #4]
 8005712:	e7ca      	b.n	80056aa <_free_r+0x22>
 8005714:	bd38      	pop	{r3, r4, r5, pc}
 8005716:	bf00      	nop
 8005718:	20004c48 	.word	0x20004c48

0800571c <sbrk_aligned>:
 800571c:	b570      	push	{r4, r5, r6, lr}
 800571e:	4e0f      	ldr	r6, [pc, #60]	@ (800575c <sbrk_aligned+0x40>)
 8005720:	460c      	mov	r4, r1
 8005722:	6831      	ldr	r1, [r6, #0]
 8005724:	4605      	mov	r5, r0
 8005726:	b911      	cbnz	r1, 800572e <sbrk_aligned+0x12>
 8005728:	f000 fba6 	bl	8005e78 <_sbrk_r>
 800572c:	6030      	str	r0, [r6, #0]
 800572e:	4621      	mov	r1, r4
 8005730:	4628      	mov	r0, r5
 8005732:	f000 fba1 	bl	8005e78 <_sbrk_r>
 8005736:	1c43      	adds	r3, r0, #1
 8005738:	d103      	bne.n	8005742 <sbrk_aligned+0x26>
 800573a:	f04f 34ff 	mov.w	r4, #4294967295
 800573e:	4620      	mov	r0, r4
 8005740:	bd70      	pop	{r4, r5, r6, pc}
 8005742:	1cc4      	adds	r4, r0, #3
 8005744:	f024 0403 	bic.w	r4, r4, #3
 8005748:	42a0      	cmp	r0, r4
 800574a:	d0f8      	beq.n	800573e <sbrk_aligned+0x22>
 800574c:	1a21      	subs	r1, r4, r0
 800574e:	4628      	mov	r0, r5
 8005750:	f000 fb92 	bl	8005e78 <_sbrk_r>
 8005754:	3001      	adds	r0, #1
 8005756:	d1f2      	bne.n	800573e <sbrk_aligned+0x22>
 8005758:	e7ef      	b.n	800573a <sbrk_aligned+0x1e>
 800575a:	bf00      	nop
 800575c:	20004c44 	.word	0x20004c44

08005760 <_malloc_r>:
 8005760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005764:	1ccd      	adds	r5, r1, #3
 8005766:	f025 0503 	bic.w	r5, r5, #3
 800576a:	3508      	adds	r5, #8
 800576c:	2d0c      	cmp	r5, #12
 800576e:	bf38      	it	cc
 8005770:	250c      	movcc	r5, #12
 8005772:	2d00      	cmp	r5, #0
 8005774:	4606      	mov	r6, r0
 8005776:	db01      	blt.n	800577c <_malloc_r+0x1c>
 8005778:	42a9      	cmp	r1, r5
 800577a:	d904      	bls.n	8005786 <_malloc_r+0x26>
 800577c:	230c      	movs	r3, #12
 800577e:	6033      	str	r3, [r6, #0]
 8005780:	2000      	movs	r0, #0
 8005782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005786:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800585c <_malloc_r+0xfc>
 800578a:	f000 f869 	bl	8005860 <__malloc_lock>
 800578e:	f8d8 3000 	ldr.w	r3, [r8]
 8005792:	461c      	mov	r4, r3
 8005794:	bb44      	cbnz	r4, 80057e8 <_malloc_r+0x88>
 8005796:	4629      	mov	r1, r5
 8005798:	4630      	mov	r0, r6
 800579a:	f7ff ffbf 	bl	800571c <sbrk_aligned>
 800579e:	1c43      	adds	r3, r0, #1
 80057a0:	4604      	mov	r4, r0
 80057a2:	d158      	bne.n	8005856 <_malloc_r+0xf6>
 80057a4:	f8d8 4000 	ldr.w	r4, [r8]
 80057a8:	4627      	mov	r7, r4
 80057aa:	2f00      	cmp	r7, #0
 80057ac:	d143      	bne.n	8005836 <_malloc_r+0xd6>
 80057ae:	2c00      	cmp	r4, #0
 80057b0:	d04b      	beq.n	800584a <_malloc_r+0xea>
 80057b2:	6823      	ldr	r3, [r4, #0]
 80057b4:	4639      	mov	r1, r7
 80057b6:	4630      	mov	r0, r6
 80057b8:	eb04 0903 	add.w	r9, r4, r3
 80057bc:	f000 fb5c 	bl	8005e78 <_sbrk_r>
 80057c0:	4581      	cmp	r9, r0
 80057c2:	d142      	bne.n	800584a <_malloc_r+0xea>
 80057c4:	6821      	ldr	r1, [r4, #0]
 80057c6:	1a6d      	subs	r5, r5, r1
 80057c8:	4629      	mov	r1, r5
 80057ca:	4630      	mov	r0, r6
 80057cc:	f7ff ffa6 	bl	800571c <sbrk_aligned>
 80057d0:	3001      	adds	r0, #1
 80057d2:	d03a      	beq.n	800584a <_malloc_r+0xea>
 80057d4:	6823      	ldr	r3, [r4, #0]
 80057d6:	442b      	add	r3, r5
 80057d8:	6023      	str	r3, [r4, #0]
 80057da:	f8d8 3000 	ldr.w	r3, [r8]
 80057de:	685a      	ldr	r2, [r3, #4]
 80057e0:	bb62      	cbnz	r2, 800583c <_malloc_r+0xdc>
 80057e2:	f8c8 7000 	str.w	r7, [r8]
 80057e6:	e00f      	b.n	8005808 <_malloc_r+0xa8>
 80057e8:	6822      	ldr	r2, [r4, #0]
 80057ea:	1b52      	subs	r2, r2, r5
 80057ec:	d420      	bmi.n	8005830 <_malloc_r+0xd0>
 80057ee:	2a0b      	cmp	r2, #11
 80057f0:	d917      	bls.n	8005822 <_malloc_r+0xc2>
 80057f2:	1961      	adds	r1, r4, r5
 80057f4:	42a3      	cmp	r3, r4
 80057f6:	6025      	str	r5, [r4, #0]
 80057f8:	bf18      	it	ne
 80057fa:	6059      	strne	r1, [r3, #4]
 80057fc:	6863      	ldr	r3, [r4, #4]
 80057fe:	bf08      	it	eq
 8005800:	f8c8 1000 	streq.w	r1, [r8]
 8005804:	5162      	str	r2, [r4, r5]
 8005806:	604b      	str	r3, [r1, #4]
 8005808:	4630      	mov	r0, r6
 800580a:	f000 f82f 	bl	800586c <__malloc_unlock>
 800580e:	f104 000b 	add.w	r0, r4, #11
 8005812:	1d23      	adds	r3, r4, #4
 8005814:	f020 0007 	bic.w	r0, r0, #7
 8005818:	1ac2      	subs	r2, r0, r3
 800581a:	bf1c      	itt	ne
 800581c:	1a1b      	subne	r3, r3, r0
 800581e:	50a3      	strne	r3, [r4, r2]
 8005820:	e7af      	b.n	8005782 <_malloc_r+0x22>
 8005822:	6862      	ldr	r2, [r4, #4]
 8005824:	42a3      	cmp	r3, r4
 8005826:	bf0c      	ite	eq
 8005828:	f8c8 2000 	streq.w	r2, [r8]
 800582c:	605a      	strne	r2, [r3, #4]
 800582e:	e7eb      	b.n	8005808 <_malloc_r+0xa8>
 8005830:	4623      	mov	r3, r4
 8005832:	6864      	ldr	r4, [r4, #4]
 8005834:	e7ae      	b.n	8005794 <_malloc_r+0x34>
 8005836:	463c      	mov	r4, r7
 8005838:	687f      	ldr	r7, [r7, #4]
 800583a:	e7b6      	b.n	80057aa <_malloc_r+0x4a>
 800583c:	461a      	mov	r2, r3
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	42a3      	cmp	r3, r4
 8005842:	d1fb      	bne.n	800583c <_malloc_r+0xdc>
 8005844:	2300      	movs	r3, #0
 8005846:	6053      	str	r3, [r2, #4]
 8005848:	e7de      	b.n	8005808 <_malloc_r+0xa8>
 800584a:	230c      	movs	r3, #12
 800584c:	6033      	str	r3, [r6, #0]
 800584e:	4630      	mov	r0, r6
 8005850:	f000 f80c 	bl	800586c <__malloc_unlock>
 8005854:	e794      	b.n	8005780 <_malloc_r+0x20>
 8005856:	6005      	str	r5, [r0, #0]
 8005858:	e7d6      	b.n	8005808 <_malloc_r+0xa8>
 800585a:	bf00      	nop
 800585c:	20004c48 	.word	0x20004c48

08005860 <__malloc_lock>:
 8005860:	4801      	ldr	r0, [pc, #4]	@ (8005868 <__malloc_lock+0x8>)
 8005862:	f7ff bf01 	b.w	8005668 <__retarget_lock_acquire_recursive>
 8005866:	bf00      	nop
 8005868:	20004c40 	.word	0x20004c40

0800586c <__malloc_unlock>:
 800586c:	4801      	ldr	r0, [pc, #4]	@ (8005874 <__malloc_unlock+0x8>)
 800586e:	f7ff befc 	b.w	800566a <__retarget_lock_release_recursive>
 8005872:	bf00      	nop
 8005874:	20004c40 	.word	0x20004c40

08005878 <__ssputs_r>:
 8005878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800587c:	688e      	ldr	r6, [r1, #8]
 800587e:	461f      	mov	r7, r3
 8005880:	42be      	cmp	r6, r7
 8005882:	680b      	ldr	r3, [r1, #0]
 8005884:	4682      	mov	sl, r0
 8005886:	460c      	mov	r4, r1
 8005888:	4690      	mov	r8, r2
 800588a:	d82d      	bhi.n	80058e8 <__ssputs_r+0x70>
 800588c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005890:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005894:	d026      	beq.n	80058e4 <__ssputs_r+0x6c>
 8005896:	6965      	ldr	r5, [r4, #20]
 8005898:	6909      	ldr	r1, [r1, #16]
 800589a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800589e:	eba3 0901 	sub.w	r9, r3, r1
 80058a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80058a6:	1c7b      	adds	r3, r7, #1
 80058a8:	444b      	add	r3, r9
 80058aa:	106d      	asrs	r5, r5, #1
 80058ac:	429d      	cmp	r5, r3
 80058ae:	bf38      	it	cc
 80058b0:	461d      	movcc	r5, r3
 80058b2:	0553      	lsls	r3, r2, #21
 80058b4:	d527      	bpl.n	8005906 <__ssputs_r+0x8e>
 80058b6:	4629      	mov	r1, r5
 80058b8:	f7ff ff52 	bl	8005760 <_malloc_r>
 80058bc:	4606      	mov	r6, r0
 80058be:	b360      	cbz	r0, 800591a <__ssputs_r+0xa2>
 80058c0:	6921      	ldr	r1, [r4, #16]
 80058c2:	464a      	mov	r2, r9
 80058c4:	f7ff fed2 	bl	800566c <memcpy>
 80058c8:	89a3      	ldrh	r3, [r4, #12]
 80058ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80058ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058d2:	81a3      	strh	r3, [r4, #12]
 80058d4:	6126      	str	r6, [r4, #16]
 80058d6:	6165      	str	r5, [r4, #20]
 80058d8:	444e      	add	r6, r9
 80058da:	eba5 0509 	sub.w	r5, r5, r9
 80058de:	6026      	str	r6, [r4, #0]
 80058e0:	60a5      	str	r5, [r4, #8]
 80058e2:	463e      	mov	r6, r7
 80058e4:	42be      	cmp	r6, r7
 80058e6:	d900      	bls.n	80058ea <__ssputs_r+0x72>
 80058e8:	463e      	mov	r6, r7
 80058ea:	6820      	ldr	r0, [r4, #0]
 80058ec:	4632      	mov	r2, r6
 80058ee:	4641      	mov	r1, r8
 80058f0:	f000 faa8 	bl	8005e44 <memmove>
 80058f4:	68a3      	ldr	r3, [r4, #8]
 80058f6:	1b9b      	subs	r3, r3, r6
 80058f8:	60a3      	str	r3, [r4, #8]
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	4433      	add	r3, r6
 80058fe:	6023      	str	r3, [r4, #0]
 8005900:	2000      	movs	r0, #0
 8005902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005906:	462a      	mov	r2, r5
 8005908:	f000 fac6 	bl	8005e98 <_realloc_r>
 800590c:	4606      	mov	r6, r0
 800590e:	2800      	cmp	r0, #0
 8005910:	d1e0      	bne.n	80058d4 <__ssputs_r+0x5c>
 8005912:	6921      	ldr	r1, [r4, #16]
 8005914:	4650      	mov	r0, sl
 8005916:	f7ff feb7 	bl	8005688 <_free_r>
 800591a:	230c      	movs	r3, #12
 800591c:	f8ca 3000 	str.w	r3, [sl]
 8005920:	89a3      	ldrh	r3, [r4, #12]
 8005922:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005926:	81a3      	strh	r3, [r4, #12]
 8005928:	f04f 30ff 	mov.w	r0, #4294967295
 800592c:	e7e9      	b.n	8005902 <__ssputs_r+0x8a>
	...

08005930 <_svfiprintf_r>:
 8005930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005934:	4698      	mov	r8, r3
 8005936:	898b      	ldrh	r3, [r1, #12]
 8005938:	061b      	lsls	r3, r3, #24
 800593a:	b09d      	sub	sp, #116	@ 0x74
 800593c:	4607      	mov	r7, r0
 800593e:	460d      	mov	r5, r1
 8005940:	4614      	mov	r4, r2
 8005942:	d510      	bpl.n	8005966 <_svfiprintf_r+0x36>
 8005944:	690b      	ldr	r3, [r1, #16]
 8005946:	b973      	cbnz	r3, 8005966 <_svfiprintf_r+0x36>
 8005948:	2140      	movs	r1, #64	@ 0x40
 800594a:	f7ff ff09 	bl	8005760 <_malloc_r>
 800594e:	6028      	str	r0, [r5, #0]
 8005950:	6128      	str	r0, [r5, #16]
 8005952:	b930      	cbnz	r0, 8005962 <_svfiprintf_r+0x32>
 8005954:	230c      	movs	r3, #12
 8005956:	603b      	str	r3, [r7, #0]
 8005958:	f04f 30ff 	mov.w	r0, #4294967295
 800595c:	b01d      	add	sp, #116	@ 0x74
 800595e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005962:	2340      	movs	r3, #64	@ 0x40
 8005964:	616b      	str	r3, [r5, #20]
 8005966:	2300      	movs	r3, #0
 8005968:	9309      	str	r3, [sp, #36]	@ 0x24
 800596a:	2320      	movs	r3, #32
 800596c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005970:	f8cd 800c 	str.w	r8, [sp, #12]
 8005974:	2330      	movs	r3, #48	@ 0x30
 8005976:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005b14 <_svfiprintf_r+0x1e4>
 800597a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800597e:	f04f 0901 	mov.w	r9, #1
 8005982:	4623      	mov	r3, r4
 8005984:	469a      	mov	sl, r3
 8005986:	f813 2b01 	ldrb.w	r2, [r3], #1
 800598a:	b10a      	cbz	r2, 8005990 <_svfiprintf_r+0x60>
 800598c:	2a25      	cmp	r2, #37	@ 0x25
 800598e:	d1f9      	bne.n	8005984 <_svfiprintf_r+0x54>
 8005990:	ebba 0b04 	subs.w	fp, sl, r4
 8005994:	d00b      	beq.n	80059ae <_svfiprintf_r+0x7e>
 8005996:	465b      	mov	r3, fp
 8005998:	4622      	mov	r2, r4
 800599a:	4629      	mov	r1, r5
 800599c:	4638      	mov	r0, r7
 800599e:	f7ff ff6b 	bl	8005878 <__ssputs_r>
 80059a2:	3001      	adds	r0, #1
 80059a4:	f000 80a7 	beq.w	8005af6 <_svfiprintf_r+0x1c6>
 80059a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059aa:	445a      	add	r2, fp
 80059ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80059ae:	f89a 3000 	ldrb.w	r3, [sl]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	f000 809f 	beq.w	8005af6 <_svfiprintf_r+0x1c6>
 80059b8:	2300      	movs	r3, #0
 80059ba:	f04f 32ff 	mov.w	r2, #4294967295
 80059be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059c2:	f10a 0a01 	add.w	sl, sl, #1
 80059c6:	9304      	str	r3, [sp, #16]
 80059c8:	9307      	str	r3, [sp, #28]
 80059ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80059ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80059d0:	4654      	mov	r4, sl
 80059d2:	2205      	movs	r2, #5
 80059d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059d8:	484e      	ldr	r0, [pc, #312]	@ (8005b14 <_svfiprintf_r+0x1e4>)
 80059da:	f7fa fc01 	bl	80001e0 <memchr>
 80059de:	9a04      	ldr	r2, [sp, #16]
 80059e0:	b9d8      	cbnz	r0, 8005a1a <_svfiprintf_r+0xea>
 80059e2:	06d0      	lsls	r0, r2, #27
 80059e4:	bf44      	itt	mi
 80059e6:	2320      	movmi	r3, #32
 80059e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059ec:	0711      	lsls	r1, r2, #28
 80059ee:	bf44      	itt	mi
 80059f0:	232b      	movmi	r3, #43	@ 0x2b
 80059f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059f6:	f89a 3000 	ldrb.w	r3, [sl]
 80059fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80059fc:	d015      	beq.n	8005a2a <_svfiprintf_r+0xfa>
 80059fe:	9a07      	ldr	r2, [sp, #28]
 8005a00:	4654      	mov	r4, sl
 8005a02:	2000      	movs	r0, #0
 8005a04:	f04f 0c0a 	mov.w	ip, #10
 8005a08:	4621      	mov	r1, r4
 8005a0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a0e:	3b30      	subs	r3, #48	@ 0x30
 8005a10:	2b09      	cmp	r3, #9
 8005a12:	d94b      	bls.n	8005aac <_svfiprintf_r+0x17c>
 8005a14:	b1b0      	cbz	r0, 8005a44 <_svfiprintf_r+0x114>
 8005a16:	9207      	str	r2, [sp, #28]
 8005a18:	e014      	b.n	8005a44 <_svfiprintf_r+0x114>
 8005a1a:	eba0 0308 	sub.w	r3, r0, r8
 8005a1e:	fa09 f303 	lsl.w	r3, r9, r3
 8005a22:	4313      	orrs	r3, r2
 8005a24:	9304      	str	r3, [sp, #16]
 8005a26:	46a2      	mov	sl, r4
 8005a28:	e7d2      	b.n	80059d0 <_svfiprintf_r+0xa0>
 8005a2a:	9b03      	ldr	r3, [sp, #12]
 8005a2c:	1d19      	adds	r1, r3, #4
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	9103      	str	r1, [sp, #12]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	bfbb      	ittet	lt
 8005a36:	425b      	neglt	r3, r3
 8005a38:	f042 0202 	orrlt.w	r2, r2, #2
 8005a3c:	9307      	strge	r3, [sp, #28]
 8005a3e:	9307      	strlt	r3, [sp, #28]
 8005a40:	bfb8      	it	lt
 8005a42:	9204      	strlt	r2, [sp, #16]
 8005a44:	7823      	ldrb	r3, [r4, #0]
 8005a46:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a48:	d10a      	bne.n	8005a60 <_svfiprintf_r+0x130>
 8005a4a:	7863      	ldrb	r3, [r4, #1]
 8005a4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a4e:	d132      	bne.n	8005ab6 <_svfiprintf_r+0x186>
 8005a50:	9b03      	ldr	r3, [sp, #12]
 8005a52:	1d1a      	adds	r2, r3, #4
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	9203      	str	r2, [sp, #12]
 8005a58:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a5c:	3402      	adds	r4, #2
 8005a5e:	9305      	str	r3, [sp, #20]
 8005a60:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005b24 <_svfiprintf_r+0x1f4>
 8005a64:	7821      	ldrb	r1, [r4, #0]
 8005a66:	2203      	movs	r2, #3
 8005a68:	4650      	mov	r0, sl
 8005a6a:	f7fa fbb9 	bl	80001e0 <memchr>
 8005a6e:	b138      	cbz	r0, 8005a80 <_svfiprintf_r+0x150>
 8005a70:	9b04      	ldr	r3, [sp, #16]
 8005a72:	eba0 000a 	sub.w	r0, r0, sl
 8005a76:	2240      	movs	r2, #64	@ 0x40
 8005a78:	4082      	lsls	r2, r0
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	3401      	adds	r4, #1
 8005a7e:	9304      	str	r3, [sp, #16]
 8005a80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a84:	4824      	ldr	r0, [pc, #144]	@ (8005b18 <_svfiprintf_r+0x1e8>)
 8005a86:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a8a:	2206      	movs	r2, #6
 8005a8c:	f7fa fba8 	bl	80001e0 <memchr>
 8005a90:	2800      	cmp	r0, #0
 8005a92:	d036      	beq.n	8005b02 <_svfiprintf_r+0x1d2>
 8005a94:	4b21      	ldr	r3, [pc, #132]	@ (8005b1c <_svfiprintf_r+0x1ec>)
 8005a96:	bb1b      	cbnz	r3, 8005ae0 <_svfiprintf_r+0x1b0>
 8005a98:	9b03      	ldr	r3, [sp, #12]
 8005a9a:	3307      	adds	r3, #7
 8005a9c:	f023 0307 	bic.w	r3, r3, #7
 8005aa0:	3308      	adds	r3, #8
 8005aa2:	9303      	str	r3, [sp, #12]
 8005aa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aa6:	4433      	add	r3, r6
 8005aa8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005aaa:	e76a      	b.n	8005982 <_svfiprintf_r+0x52>
 8005aac:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ab0:	460c      	mov	r4, r1
 8005ab2:	2001      	movs	r0, #1
 8005ab4:	e7a8      	b.n	8005a08 <_svfiprintf_r+0xd8>
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	3401      	adds	r4, #1
 8005aba:	9305      	str	r3, [sp, #20]
 8005abc:	4619      	mov	r1, r3
 8005abe:	f04f 0c0a 	mov.w	ip, #10
 8005ac2:	4620      	mov	r0, r4
 8005ac4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ac8:	3a30      	subs	r2, #48	@ 0x30
 8005aca:	2a09      	cmp	r2, #9
 8005acc:	d903      	bls.n	8005ad6 <_svfiprintf_r+0x1a6>
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d0c6      	beq.n	8005a60 <_svfiprintf_r+0x130>
 8005ad2:	9105      	str	r1, [sp, #20]
 8005ad4:	e7c4      	b.n	8005a60 <_svfiprintf_r+0x130>
 8005ad6:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ada:	4604      	mov	r4, r0
 8005adc:	2301      	movs	r3, #1
 8005ade:	e7f0      	b.n	8005ac2 <_svfiprintf_r+0x192>
 8005ae0:	ab03      	add	r3, sp, #12
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	462a      	mov	r2, r5
 8005ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8005b20 <_svfiprintf_r+0x1f0>)
 8005ae8:	a904      	add	r1, sp, #16
 8005aea:	4638      	mov	r0, r7
 8005aec:	f3af 8000 	nop.w
 8005af0:	1c42      	adds	r2, r0, #1
 8005af2:	4606      	mov	r6, r0
 8005af4:	d1d6      	bne.n	8005aa4 <_svfiprintf_r+0x174>
 8005af6:	89ab      	ldrh	r3, [r5, #12]
 8005af8:	065b      	lsls	r3, r3, #25
 8005afa:	f53f af2d 	bmi.w	8005958 <_svfiprintf_r+0x28>
 8005afe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b00:	e72c      	b.n	800595c <_svfiprintf_r+0x2c>
 8005b02:	ab03      	add	r3, sp, #12
 8005b04:	9300      	str	r3, [sp, #0]
 8005b06:	462a      	mov	r2, r5
 8005b08:	4b05      	ldr	r3, [pc, #20]	@ (8005b20 <_svfiprintf_r+0x1f0>)
 8005b0a:	a904      	add	r1, sp, #16
 8005b0c:	4638      	mov	r0, r7
 8005b0e:	f000 f879 	bl	8005c04 <_printf_i>
 8005b12:	e7ed      	b.n	8005af0 <_svfiprintf_r+0x1c0>
 8005b14:	080061f4 	.word	0x080061f4
 8005b18:	080061fe 	.word	0x080061fe
 8005b1c:	00000000 	.word	0x00000000
 8005b20:	08005879 	.word	0x08005879
 8005b24:	080061fa 	.word	0x080061fa

08005b28 <_printf_common>:
 8005b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b2c:	4616      	mov	r6, r2
 8005b2e:	4698      	mov	r8, r3
 8005b30:	688a      	ldr	r2, [r1, #8]
 8005b32:	690b      	ldr	r3, [r1, #16]
 8005b34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	bfb8      	it	lt
 8005b3c:	4613      	movlt	r3, r2
 8005b3e:	6033      	str	r3, [r6, #0]
 8005b40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005b44:	4607      	mov	r7, r0
 8005b46:	460c      	mov	r4, r1
 8005b48:	b10a      	cbz	r2, 8005b4e <_printf_common+0x26>
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	6033      	str	r3, [r6, #0]
 8005b4e:	6823      	ldr	r3, [r4, #0]
 8005b50:	0699      	lsls	r1, r3, #26
 8005b52:	bf42      	ittt	mi
 8005b54:	6833      	ldrmi	r3, [r6, #0]
 8005b56:	3302      	addmi	r3, #2
 8005b58:	6033      	strmi	r3, [r6, #0]
 8005b5a:	6825      	ldr	r5, [r4, #0]
 8005b5c:	f015 0506 	ands.w	r5, r5, #6
 8005b60:	d106      	bne.n	8005b70 <_printf_common+0x48>
 8005b62:	f104 0a19 	add.w	sl, r4, #25
 8005b66:	68e3      	ldr	r3, [r4, #12]
 8005b68:	6832      	ldr	r2, [r6, #0]
 8005b6a:	1a9b      	subs	r3, r3, r2
 8005b6c:	42ab      	cmp	r3, r5
 8005b6e:	dc26      	bgt.n	8005bbe <_printf_common+0x96>
 8005b70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b74:	6822      	ldr	r2, [r4, #0]
 8005b76:	3b00      	subs	r3, #0
 8005b78:	bf18      	it	ne
 8005b7a:	2301      	movne	r3, #1
 8005b7c:	0692      	lsls	r2, r2, #26
 8005b7e:	d42b      	bmi.n	8005bd8 <_printf_common+0xb0>
 8005b80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b84:	4641      	mov	r1, r8
 8005b86:	4638      	mov	r0, r7
 8005b88:	47c8      	blx	r9
 8005b8a:	3001      	adds	r0, #1
 8005b8c:	d01e      	beq.n	8005bcc <_printf_common+0xa4>
 8005b8e:	6823      	ldr	r3, [r4, #0]
 8005b90:	6922      	ldr	r2, [r4, #16]
 8005b92:	f003 0306 	and.w	r3, r3, #6
 8005b96:	2b04      	cmp	r3, #4
 8005b98:	bf02      	ittt	eq
 8005b9a:	68e5      	ldreq	r5, [r4, #12]
 8005b9c:	6833      	ldreq	r3, [r6, #0]
 8005b9e:	1aed      	subeq	r5, r5, r3
 8005ba0:	68a3      	ldr	r3, [r4, #8]
 8005ba2:	bf0c      	ite	eq
 8005ba4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ba8:	2500      	movne	r5, #0
 8005baa:	4293      	cmp	r3, r2
 8005bac:	bfc4      	itt	gt
 8005bae:	1a9b      	subgt	r3, r3, r2
 8005bb0:	18ed      	addgt	r5, r5, r3
 8005bb2:	2600      	movs	r6, #0
 8005bb4:	341a      	adds	r4, #26
 8005bb6:	42b5      	cmp	r5, r6
 8005bb8:	d11a      	bne.n	8005bf0 <_printf_common+0xc8>
 8005bba:	2000      	movs	r0, #0
 8005bbc:	e008      	b.n	8005bd0 <_printf_common+0xa8>
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	4652      	mov	r2, sl
 8005bc2:	4641      	mov	r1, r8
 8005bc4:	4638      	mov	r0, r7
 8005bc6:	47c8      	blx	r9
 8005bc8:	3001      	adds	r0, #1
 8005bca:	d103      	bne.n	8005bd4 <_printf_common+0xac>
 8005bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8005bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bd4:	3501      	adds	r5, #1
 8005bd6:	e7c6      	b.n	8005b66 <_printf_common+0x3e>
 8005bd8:	18e1      	adds	r1, r4, r3
 8005bda:	1c5a      	adds	r2, r3, #1
 8005bdc:	2030      	movs	r0, #48	@ 0x30
 8005bde:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005be2:	4422      	add	r2, r4
 8005be4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005be8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005bec:	3302      	adds	r3, #2
 8005bee:	e7c7      	b.n	8005b80 <_printf_common+0x58>
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	4622      	mov	r2, r4
 8005bf4:	4641      	mov	r1, r8
 8005bf6:	4638      	mov	r0, r7
 8005bf8:	47c8      	blx	r9
 8005bfa:	3001      	adds	r0, #1
 8005bfc:	d0e6      	beq.n	8005bcc <_printf_common+0xa4>
 8005bfe:	3601      	adds	r6, #1
 8005c00:	e7d9      	b.n	8005bb6 <_printf_common+0x8e>
	...

08005c04 <_printf_i>:
 8005c04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c08:	7e0f      	ldrb	r7, [r1, #24]
 8005c0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c0c:	2f78      	cmp	r7, #120	@ 0x78
 8005c0e:	4691      	mov	r9, r2
 8005c10:	4680      	mov	r8, r0
 8005c12:	460c      	mov	r4, r1
 8005c14:	469a      	mov	sl, r3
 8005c16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c1a:	d807      	bhi.n	8005c2c <_printf_i+0x28>
 8005c1c:	2f62      	cmp	r7, #98	@ 0x62
 8005c1e:	d80a      	bhi.n	8005c36 <_printf_i+0x32>
 8005c20:	2f00      	cmp	r7, #0
 8005c22:	f000 80d2 	beq.w	8005dca <_printf_i+0x1c6>
 8005c26:	2f58      	cmp	r7, #88	@ 0x58
 8005c28:	f000 80b9 	beq.w	8005d9e <_printf_i+0x19a>
 8005c2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005c34:	e03a      	b.n	8005cac <_printf_i+0xa8>
 8005c36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005c3a:	2b15      	cmp	r3, #21
 8005c3c:	d8f6      	bhi.n	8005c2c <_printf_i+0x28>
 8005c3e:	a101      	add	r1, pc, #4	@ (adr r1, 8005c44 <_printf_i+0x40>)
 8005c40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c44:	08005c9d 	.word	0x08005c9d
 8005c48:	08005cb1 	.word	0x08005cb1
 8005c4c:	08005c2d 	.word	0x08005c2d
 8005c50:	08005c2d 	.word	0x08005c2d
 8005c54:	08005c2d 	.word	0x08005c2d
 8005c58:	08005c2d 	.word	0x08005c2d
 8005c5c:	08005cb1 	.word	0x08005cb1
 8005c60:	08005c2d 	.word	0x08005c2d
 8005c64:	08005c2d 	.word	0x08005c2d
 8005c68:	08005c2d 	.word	0x08005c2d
 8005c6c:	08005c2d 	.word	0x08005c2d
 8005c70:	08005db1 	.word	0x08005db1
 8005c74:	08005cdb 	.word	0x08005cdb
 8005c78:	08005d6b 	.word	0x08005d6b
 8005c7c:	08005c2d 	.word	0x08005c2d
 8005c80:	08005c2d 	.word	0x08005c2d
 8005c84:	08005dd3 	.word	0x08005dd3
 8005c88:	08005c2d 	.word	0x08005c2d
 8005c8c:	08005cdb 	.word	0x08005cdb
 8005c90:	08005c2d 	.word	0x08005c2d
 8005c94:	08005c2d 	.word	0x08005c2d
 8005c98:	08005d73 	.word	0x08005d73
 8005c9c:	6833      	ldr	r3, [r6, #0]
 8005c9e:	1d1a      	adds	r2, r3, #4
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	6032      	str	r2, [r6, #0]
 8005ca4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ca8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005cac:	2301      	movs	r3, #1
 8005cae:	e09d      	b.n	8005dec <_printf_i+0x1e8>
 8005cb0:	6833      	ldr	r3, [r6, #0]
 8005cb2:	6820      	ldr	r0, [r4, #0]
 8005cb4:	1d19      	adds	r1, r3, #4
 8005cb6:	6031      	str	r1, [r6, #0]
 8005cb8:	0606      	lsls	r6, r0, #24
 8005cba:	d501      	bpl.n	8005cc0 <_printf_i+0xbc>
 8005cbc:	681d      	ldr	r5, [r3, #0]
 8005cbe:	e003      	b.n	8005cc8 <_printf_i+0xc4>
 8005cc0:	0645      	lsls	r5, r0, #25
 8005cc2:	d5fb      	bpl.n	8005cbc <_printf_i+0xb8>
 8005cc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005cc8:	2d00      	cmp	r5, #0
 8005cca:	da03      	bge.n	8005cd4 <_printf_i+0xd0>
 8005ccc:	232d      	movs	r3, #45	@ 0x2d
 8005cce:	426d      	negs	r5, r5
 8005cd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cd4:	4859      	ldr	r0, [pc, #356]	@ (8005e3c <_printf_i+0x238>)
 8005cd6:	230a      	movs	r3, #10
 8005cd8:	e011      	b.n	8005cfe <_printf_i+0xfa>
 8005cda:	6821      	ldr	r1, [r4, #0]
 8005cdc:	6833      	ldr	r3, [r6, #0]
 8005cde:	0608      	lsls	r0, r1, #24
 8005ce0:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ce4:	d402      	bmi.n	8005cec <_printf_i+0xe8>
 8005ce6:	0649      	lsls	r1, r1, #25
 8005ce8:	bf48      	it	mi
 8005cea:	b2ad      	uxthmi	r5, r5
 8005cec:	2f6f      	cmp	r7, #111	@ 0x6f
 8005cee:	4853      	ldr	r0, [pc, #332]	@ (8005e3c <_printf_i+0x238>)
 8005cf0:	6033      	str	r3, [r6, #0]
 8005cf2:	bf14      	ite	ne
 8005cf4:	230a      	movne	r3, #10
 8005cf6:	2308      	moveq	r3, #8
 8005cf8:	2100      	movs	r1, #0
 8005cfa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005cfe:	6866      	ldr	r6, [r4, #4]
 8005d00:	60a6      	str	r6, [r4, #8]
 8005d02:	2e00      	cmp	r6, #0
 8005d04:	bfa2      	ittt	ge
 8005d06:	6821      	ldrge	r1, [r4, #0]
 8005d08:	f021 0104 	bicge.w	r1, r1, #4
 8005d0c:	6021      	strge	r1, [r4, #0]
 8005d0e:	b90d      	cbnz	r5, 8005d14 <_printf_i+0x110>
 8005d10:	2e00      	cmp	r6, #0
 8005d12:	d04b      	beq.n	8005dac <_printf_i+0x1a8>
 8005d14:	4616      	mov	r6, r2
 8005d16:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d1a:	fb03 5711 	mls	r7, r3, r1, r5
 8005d1e:	5dc7      	ldrb	r7, [r0, r7]
 8005d20:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d24:	462f      	mov	r7, r5
 8005d26:	42bb      	cmp	r3, r7
 8005d28:	460d      	mov	r5, r1
 8005d2a:	d9f4      	bls.n	8005d16 <_printf_i+0x112>
 8005d2c:	2b08      	cmp	r3, #8
 8005d2e:	d10b      	bne.n	8005d48 <_printf_i+0x144>
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	07df      	lsls	r7, r3, #31
 8005d34:	d508      	bpl.n	8005d48 <_printf_i+0x144>
 8005d36:	6923      	ldr	r3, [r4, #16]
 8005d38:	6861      	ldr	r1, [r4, #4]
 8005d3a:	4299      	cmp	r1, r3
 8005d3c:	bfde      	ittt	le
 8005d3e:	2330      	movle	r3, #48	@ 0x30
 8005d40:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d44:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005d48:	1b92      	subs	r2, r2, r6
 8005d4a:	6122      	str	r2, [r4, #16]
 8005d4c:	f8cd a000 	str.w	sl, [sp]
 8005d50:	464b      	mov	r3, r9
 8005d52:	aa03      	add	r2, sp, #12
 8005d54:	4621      	mov	r1, r4
 8005d56:	4640      	mov	r0, r8
 8005d58:	f7ff fee6 	bl	8005b28 <_printf_common>
 8005d5c:	3001      	adds	r0, #1
 8005d5e:	d14a      	bne.n	8005df6 <_printf_i+0x1f2>
 8005d60:	f04f 30ff 	mov.w	r0, #4294967295
 8005d64:	b004      	add	sp, #16
 8005d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d6a:	6823      	ldr	r3, [r4, #0]
 8005d6c:	f043 0320 	orr.w	r3, r3, #32
 8005d70:	6023      	str	r3, [r4, #0]
 8005d72:	4833      	ldr	r0, [pc, #204]	@ (8005e40 <_printf_i+0x23c>)
 8005d74:	2778      	movs	r7, #120	@ 0x78
 8005d76:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d7a:	6823      	ldr	r3, [r4, #0]
 8005d7c:	6831      	ldr	r1, [r6, #0]
 8005d7e:	061f      	lsls	r7, r3, #24
 8005d80:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d84:	d402      	bmi.n	8005d8c <_printf_i+0x188>
 8005d86:	065f      	lsls	r7, r3, #25
 8005d88:	bf48      	it	mi
 8005d8a:	b2ad      	uxthmi	r5, r5
 8005d8c:	6031      	str	r1, [r6, #0]
 8005d8e:	07d9      	lsls	r1, r3, #31
 8005d90:	bf44      	itt	mi
 8005d92:	f043 0320 	orrmi.w	r3, r3, #32
 8005d96:	6023      	strmi	r3, [r4, #0]
 8005d98:	b11d      	cbz	r5, 8005da2 <_printf_i+0x19e>
 8005d9a:	2310      	movs	r3, #16
 8005d9c:	e7ac      	b.n	8005cf8 <_printf_i+0xf4>
 8005d9e:	4827      	ldr	r0, [pc, #156]	@ (8005e3c <_printf_i+0x238>)
 8005da0:	e7e9      	b.n	8005d76 <_printf_i+0x172>
 8005da2:	6823      	ldr	r3, [r4, #0]
 8005da4:	f023 0320 	bic.w	r3, r3, #32
 8005da8:	6023      	str	r3, [r4, #0]
 8005daa:	e7f6      	b.n	8005d9a <_printf_i+0x196>
 8005dac:	4616      	mov	r6, r2
 8005dae:	e7bd      	b.n	8005d2c <_printf_i+0x128>
 8005db0:	6833      	ldr	r3, [r6, #0]
 8005db2:	6825      	ldr	r5, [r4, #0]
 8005db4:	6961      	ldr	r1, [r4, #20]
 8005db6:	1d18      	adds	r0, r3, #4
 8005db8:	6030      	str	r0, [r6, #0]
 8005dba:	062e      	lsls	r6, r5, #24
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	d501      	bpl.n	8005dc4 <_printf_i+0x1c0>
 8005dc0:	6019      	str	r1, [r3, #0]
 8005dc2:	e002      	b.n	8005dca <_printf_i+0x1c6>
 8005dc4:	0668      	lsls	r0, r5, #25
 8005dc6:	d5fb      	bpl.n	8005dc0 <_printf_i+0x1bc>
 8005dc8:	8019      	strh	r1, [r3, #0]
 8005dca:	2300      	movs	r3, #0
 8005dcc:	6123      	str	r3, [r4, #16]
 8005dce:	4616      	mov	r6, r2
 8005dd0:	e7bc      	b.n	8005d4c <_printf_i+0x148>
 8005dd2:	6833      	ldr	r3, [r6, #0]
 8005dd4:	1d1a      	adds	r2, r3, #4
 8005dd6:	6032      	str	r2, [r6, #0]
 8005dd8:	681e      	ldr	r6, [r3, #0]
 8005dda:	6862      	ldr	r2, [r4, #4]
 8005ddc:	2100      	movs	r1, #0
 8005dde:	4630      	mov	r0, r6
 8005de0:	f7fa f9fe 	bl	80001e0 <memchr>
 8005de4:	b108      	cbz	r0, 8005dea <_printf_i+0x1e6>
 8005de6:	1b80      	subs	r0, r0, r6
 8005de8:	6060      	str	r0, [r4, #4]
 8005dea:	6863      	ldr	r3, [r4, #4]
 8005dec:	6123      	str	r3, [r4, #16]
 8005dee:	2300      	movs	r3, #0
 8005df0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005df4:	e7aa      	b.n	8005d4c <_printf_i+0x148>
 8005df6:	6923      	ldr	r3, [r4, #16]
 8005df8:	4632      	mov	r2, r6
 8005dfa:	4649      	mov	r1, r9
 8005dfc:	4640      	mov	r0, r8
 8005dfe:	47d0      	blx	sl
 8005e00:	3001      	adds	r0, #1
 8005e02:	d0ad      	beq.n	8005d60 <_printf_i+0x15c>
 8005e04:	6823      	ldr	r3, [r4, #0]
 8005e06:	079b      	lsls	r3, r3, #30
 8005e08:	d413      	bmi.n	8005e32 <_printf_i+0x22e>
 8005e0a:	68e0      	ldr	r0, [r4, #12]
 8005e0c:	9b03      	ldr	r3, [sp, #12]
 8005e0e:	4298      	cmp	r0, r3
 8005e10:	bfb8      	it	lt
 8005e12:	4618      	movlt	r0, r3
 8005e14:	e7a6      	b.n	8005d64 <_printf_i+0x160>
 8005e16:	2301      	movs	r3, #1
 8005e18:	4632      	mov	r2, r6
 8005e1a:	4649      	mov	r1, r9
 8005e1c:	4640      	mov	r0, r8
 8005e1e:	47d0      	blx	sl
 8005e20:	3001      	adds	r0, #1
 8005e22:	d09d      	beq.n	8005d60 <_printf_i+0x15c>
 8005e24:	3501      	adds	r5, #1
 8005e26:	68e3      	ldr	r3, [r4, #12]
 8005e28:	9903      	ldr	r1, [sp, #12]
 8005e2a:	1a5b      	subs	r3, r3, r1
 8005e2c:	42ab      	cmp	r3, r5
 8005e2e:	dcf2      	bgt.n	8005e16 <_printf_i+0x212>
 8005e30:	e7eb      	b.n	8005e0a <_printf_i+0x206>
 8005e32:	2500      	movs	r5, #0
 8005e34:	f104 0619 	add.w	r6, r4, #25
 8005e38:	e7f5      	b.n	8005e26 <_printf_i+0x222>
 8005e3a:	bf00      	nop
 8005e3c:	08006205 	.word	0x08006205
 8005e40:	08006216 	.word	0x08006216

08005e44 <memmove>:
 8005e44:	4288      	cmp	r0, r1
 8005e46:	b510      	push	{r4, lr}
 8005e48:	eb01 0402 	add.w	r4, r1, r2
 8005e4c:	d902      	bls.n	8005e54 <memmove+0x10>
 8005e4e:	4284      	cmp	r4, r0
 8005e50:	4623      	mov	r3, r4
 8005e52:	d807      	bhi.n	8005e64 <memmove+0x20>
 8005e54:	1e43      	subs	r3, r0, #1
 8005e56:	42a1      	cmp	r1, r4
 8005e58:	d008      	beq.n	8005e6c <memmove+0x28>
 8005e5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e62:	e7f8      	b.n	8005e56 <memmove+0x12>
 8005e64:	4402      	add	r2, r0
 8005e66:	4601      	mov	r1, r0
 8005e68:	428a      	cmp	r2, r1
 8005e6a:	d100      	bne.n	8005e6e <memmove+0x2a>
 8005e6c:	bd10      	pop	{r4, pc}
 8005e6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e76:	e7f7      	b.n	8005e68 <memmove+0x24>

08005e78 <_sbrk_r>:
 8005e78:	b538      	push	{r3, r4, r5, lr}
 8005e7a:	4d06      	ldr	r5, [pc, #24]	@ (8005e94 <_sbrk_r+0x1c>)
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	4604      	mov	r4, r0
 8005e80:	4608      	mov	r0, r1
 8005e82:	602b      	str	r3, [r5, #0]
 8005e84:	f7fa fe9a 	bl	8000bbc <_sbrk>
 8005e88:	1c43      	adds	r3, r0, #1
 8005e8a:	d102      	bne.n	8005e92 <_sbrk_r+0x1a>
 8005e8c:	682b      	ldr	r3, [r5, #0]
 8005e8e:	b103      	cbz	r3, 8005e92 <_sbrk_r+0x1a>
 8005e90:	6023      	str	r3, [r4, #0]
 8005e92:	bd38      	pop	{r3, r4, r5, pc}
 8005e94:	20004c3c 	.word	0x20004c3c

08005e98 <_realloc_r>:
 8005e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e9c:	4680      	mov	r8, r0
 8005e9e:	4615      	mov	r5, r2
 8005ea0:	460c      	mov	r4, r1
 8005ea2:	b921      	cbnz	r1, 8005eae <_realloc_r+0x16>
 8005ea4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ea8:	4611      	mov	r1, r2
 8005eaa:	f7ff bc59 	b.w	8005760 <_malloc_r>
 8005eae:	b92a      	cbnz	r2, 8005ebc <_realloc_r+0x24>
 8005eb0:	f7ff fbea 	bl	8005688 <_free_r>
 8005eb4:	2400      	movs	r4, #0
 8005eb6:	4620      	mov	r0, r4
 8005eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ebc:	f000 f81a 	bl	8005ef4 <_malloc_usable_size_r>
 8005ec0:	4285      	cmp	r5, r0
 8005ec2:	4606      	mov	r6, r0
 8005ec4:	d802      	bhi.n	8005ecc <_realloc_r+0x34>
 8005ec6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005eca:	d8f4      	bhi.n	8005eb6 <_realloc_r+0x1e>
 8005ecc:	4629      	mov	r1, r5
 8005ece:	4640      	mov	r0, r8
 8005ed0:	f7ff fc46 	bl	8005760 <_malloc_r>
 8005ed4:	4607      	mov	r7, r0
 8005ed6:	2800      	cmp	r0, #0
 8005ed8:	d0ec      	beq.n	8005eb4 <_realloc_r+0x1c>
 8005eda:	42b5      	cmp	r5, r6
 8005edc:	462a      	mov	r2, r5
 8005ede:	4621      	mov	r1, r4
 8005ee0:	bf28      	it	cs
 8005ee2:	4632      	movcs	r2, r6
 8005ee4:	f7ff fbc2 	bl	800566c <memcpy>
 8005ee8:	4621      	mov	r1, r4
 8005eea:	4640      	mov	r0, r8
 8005eec:	f7ff fbcc 	bl	8005688 <_free_r>
 8005ef0:	463c      	mov	r4, r7
 8005ef2:	e7e0      	b.n	8005eb6 <_realloc_r+0x1e>

08005ef4 <_malloc_usable_size_r>:
 8005ef4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ef8:	1f18      	subs	r0, r3, #4
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	bfbc      	itt	lt
 8005efe:	580b      	ldrlt	r3, [r1, r0]
 8005f00:	18c0      	addlt	r0, r0, r3
 8005f02:	4770      	bx	lr

08005f04 <_init>:
 8005f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f06:	bf00      	nop
 8005f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f0a:	bc08      	pop	{r3}
 8005f0c:	469e      	mov	lr, r3
 8005f0e:	4770      	bx	lr

08005f10 <_fini>:
 8005f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f12:	bf00      	nop
 8005f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f16:	bc08      	pop	{r3}
 8005f18:	469e      	mov	lr, r3
 8005f1a:	4770      	bx	lr
