// For Capstone Engine. AUTO-GENERATED FILE, DO NOT EDIT
package capstone

object X86_const {
    // X86 registers
    const val X86_REG_INVALID = 0
    const val X86_REG_AH = 1
    const val X86_REG_AL = 2
    const val X86_REG_AX = 3
    const val X86_REG_BH = 4
    const val X86_REG_BL = 5
    const val X86_REG_BP = 6
    const val X86_REG_BPL = 7
    const val X86_REG_BX = 8
    const val X86_REG_CH = 9
    const val X86_REG_CL = 10
    const val X86_REG_CS = 11
    const val X86_REG_CX = 12
    const val X86_REG_DH = 13
    const val X86_REG_DI = 14
    const val X86_REG_DIL = 15
    const val X86_REG_DL = 16
    const val X86_REG_DS = 17
    const val X86_REG_DX = 18
    const val X86_REG_EAX = 19
    const val X86_REG_EBP = 20
    const val X86_REG_EBX = 21
    const val X86_REG_ECX = 22
    const val X86_REG_EDI = 23
    const val X86_REG_EDX = 24
    const val X86_REG_EFLAGS = 25
    const val X86_REG_EIP = 26
    const val X86_REG_EIZ = 27
    const val X86_REG_ES = 28
    const val X86_REG_ESI = 29
    const val X86_REG_ESP = 30
    const val X86_REG_FPSW = 31
    const val X86_REG_FS = 32
    const val X86_REG_GS = 33
    const val X86_REG_IP = 34
    const val X86_REG_RAX = 35
    const val X86_REG_RBP = 36
    const val X86_REG_RBX = 37
    const val X86_REG_RCX = 38
    const val X86_REG_RDI = 39
    const val X86_REG_RDX = 40
    const val X86_REG_RIP = 41
    const val X86_REG_RIZ = 42
    const val X86_REG_RSI = 43
    const val X86_REG_RSP = 44
    const val X86_REG_SI = 45
    const val X86_REG_SIL = 46
    const val X86_REG_SP = 47
    const val X86_REG_SPL = 48
    const val X86_REG_SS = 49
    const val X86_REG_CR0 = 50
    const val X86_REG_CR1 = 51
    const val X86_REG_CR2 = 52
    const val X86_REG_CR3 = 53
    const val X86_REG_CR4 = 54
    const val X86_REG_CR5 = 55
    const val X86_REG_CR6 = 56
    const val X86_REG_CR7 = 57
    const val X86_REG_CR8 = 58
    const val X86_REG_CR9 = 59
    const val X86_REG_CR10 = 60
    const val X86_REG_CR11 = 61
    const val X86_REG_CR12 = 62
    const val X86_REG_CR13 = 63
    const val X86_REG_CR14 = 64
    const val X86_REG_CR15 = 65
    const val X86_REG_DR0 = 66
    const val X86_REG_DR1 = 67
    const val X86_REG_DR2 = 68
    const val X86_REG_DR3 = 69
    const val X86_REG_DR4 = 70
    const val X86_REG_DR5 = 71
    const val X86_REG_DR6 = 72
    const val X86_REG_DR7 = 73
    const val X86_REG_FP0 = 74
    const val X86_REG_FP1 = 75
    const val X86_REG_FP2 = 76
    const val X86_REG_FP3 = 77
    const val X86_REG_FP4 = 78
    const val X86_REG_FP5 = 79
    const val X86_REG_FP6 = 80
    const val X86_REG_FP7 = 81
    const val X86_REG_K0 = 82
    const val X86_REG_K1 = 83
    const val X86_REG_K2 = 84
    const val X86_REG_K3 = 85
    const val X86_REG_K4 = 86
    const val X86_REG_K5 = 87
    const val X86_REG_K6 = 88
    const val X86_REG_K7 = 89
    const val X86_REG_MM0 = 90
    const val X86_REG_MM1 = 91
    const val X86_REG_MM2 = 92
    const val X86_REG_MM3 = 93
    const val X86_REG_MM4 = 94
    const val X86_REG_MM5 = 95
    const val X86_REG_MM6 = 96
    const val X86_REG_MM7 = 97
    const val X86_REG_R8 = 98
    const val X86_REG_R9 = 99
    const val X86_REG_R10 = 100
    const val X86_REG_R11 = 101
    const val X86_REG_R12 = 102
    const val X86_REG_R13 = 103
    const val X86_REG_R14 = 104
    const val X86_REG_R15 = 105
    const val X86_REG_ST0 = 106
    const val X86_REG_ST1 = 107
    const val X86_REG_ST2 = 108
    const val X86_REG_ST3 = 109
    const val X86_REG_ST4 = 110
    const val X86_REG_ST5 = 111
    const val X86_REG_ST6 = 112
    const val X86_REG_ST7 = 113
    const val X86_REG_XMM0 = 114
    const val X86_REG_XMM1 = 115
    const val X86_REG_XMM2 = 116
    const val X86_REG_XMM3 = 117
    const val X86_REG_XMM4 = 118
    const val X86_REG_XMM5 = 119
    const val X86_REG_XMM6 = 120
    const val X86_REG_XMM7 = 121
    const val X86_REG_XMM8 = 122
    const val X86_REG_XMM9 = 123
    const val X86_REG_XMM10 = 124
    const val X86_REG_XMM11 = 125
    const val X86_REG_XMM12 = 126
    const val X86_REG_XMM13 = 127
    const val X86_REG_XMM14 = 128
    const val X86_REG_XMM15 = 129
    const val X86_REG_XMM16 = 130
    const val X86_REG_XMM17 = 131
    const val X86_REG_XMM18 = 132
    const val X86_REG_XMM19 = 133
    const val X86_REG_XMM20 = 134
    const val X86_REG_XMM21 = 135
    const val X86_REG_XMM22 = 136
    const val X86_REG_XMM23 = 137
    const val X86_REG_XMM24 = 138
    const val X86_REG_XMM25 = 139
    const val X86_REG_XMM26 = 140
    const val X86_REG_XMM27 = 141
    const val X86_REG_XMM28 = 142
    const val X86_REG_XMM29 = 143
    const val X86_REG_XMM30 = 144
    const val X86_REG_XMM31 = 145
    const val X86_REG_YMM0 = 146
    const val X86_REG_YMM1 = 147
    const val X86_REG_YMM2 = 148
    const val X86_REG_YMM3 = 149
    const val X86_REG_YMM4 = 150
    const val X86_REG_YMM5 = 151
    const val X86_REG_YMM6 = 152
    const val X86_REG_YMM7 = 153
    const val X86_REG_YMM8 = 154
    const val X86_REG_YMM9 = 155
    const val X86_REG_YMM10 = 156
    const val X86_REG_YMM11 = 157
    const val X86_REG_YMM12 = 158
    const val X86_REG_YMM13 = 159
    const val X86_REG_YMM14 = 160
    const val X86_REG_YMM15 = 161
    const val X86_REG_YMM16 = 162
    const val X86_REG_YMM17 = 163
    const val X86_REG_YMM18 = 164
    const val X86_REG_YMM19 = 165
    const val X86_REG_YMM20 = 166
    const val X86_REG_YMM21 = 167
    const val X86_REG_YMM22 = 168
    const val X86_REG_YMM23 = 169
    const val X86_REG_YMM24 = 170
    const val X86_REG_YMM25 = 171
    const val X86_REG_YMM26 = 172
    const val X86_REG_YMM27 = 173
    const val X86_REG_YMM28 = 174
    const val X86_REG_YMM29 = 175
    const val X86_REG_YMM30 = 176
    const val X86_REG_YMM31 = 177
    const val X86_REG_ZMM0 = 178
    const val X86_REG_ZMM1 = 179
    const val X86_REG_ZMM2 = 180
    const val X86_REG_ZMM3 = 181
    const val X86_REG_ZMM4 = 182
    const val X86_REG_ZMM5 = 183
    const val X86_REG_ZMM6 = 184
    const val X86_REG_ZMM7 = 185
    const val X86_REG_ZMM8 = 186
    const val X86_REG_ZMM9 = 187
    const val X86_REG_ZMM10 = 188
    const val X86_REG_ZMM11 = 189
    const val X86_REG_ZMM12 = 190
    const val X86_REG_ZMM13 = 191
    const val X86_REG_ZMM14 = 192
    const val X86_REG_ZMM15 = 193
    const val X86_REG_ZMM16 = 194
    const val X86_REG_ZMM17 = 195
    const val X86_REG_ZMM18 = 196
    const val X86_REG_ZMM19 = 197
    const val X86_REG_ZMM20 = 198
    const val X86_REG_ZMM21 = 199
    const val X86_REG_ZMM22 = 200
    const val X86_REG_ZMM23 = 201
    const val X86_REG_ZMM24 = 202
    const val X86_REG_ZMM25 = 203
    const val X86_REG_ZMM26 = 204
    const val X86_REG_ZMM27 = 205
    const val X86_REG_ZMM28 = 206
    const val X86_REG_ZMM29 = 207
    const val X86_REG_ZMM30 = 208
    const val X86_REG_ZMM31 = 209
    const val X86_REG_R8B = 210
    const val X86_REG_R9B = 211
    const val X86_REG_R10B = 212
    const val X86_REG_R11B = 213
    const val X86_REG_R12B = 214
    const val X86_REG_R13B = 215
    const val X86_REG_R14B = 216
    const val X86_REG_R15B = 217
    const val X86_REG_R8D = 218
    const val X86_REG_R9D = 219
    const val X86_REG_R10D = 220
    const val X86_REG_R11D = 221
    const val X86_REG_R12D = 222
    const val X86_REG_R13D = 223
    const val X86_REG_R14D = 224
    const val X86_REG_R15D = 225
    const val X86_REG_R8W = 226
    const val X86_REG_R9W = 227
    const val X86_REG_R10W = 228
    const val X86_REG_R11W = 229
    const val X86_REG_R12W = 230
    const val X86_REG_R13W = 231
    const val X86_REG_R14W = 232
    const val X86_REG_R15W = 233
    const val X86_REG_ENDING = 234

    // Operand type for instruction's operands
    const val X86_OP_INVALID = 0
    const val X86_OP_REG = 1
    const val X86_OP_IMM = 2
    const val X86_OP_MEM = 3
    const val X86_OP_FP = 4

    // AVX broadcast type
    const val X86_AVX_BCAST_INVALID = 0
    const val X86_AVX_BCAST_2 = 1
    const val X86_AVX_BCAST_4 = 2
    const val X86_AVX_BCAST_8 = 3
    const val X86_AVX_BCAST_16 = 4

    // SSE Code Condition type
    const val X86_SSE_CC_INVALID = 0
    const val X86_SSE_CC_EQ = 1
    const val X86_SSE_CC_LT = 2
    const val X86_SSE_CC_LE = 3
    const val X86_SSE_CC_UNORD = 4
    const val X86_SSE_CC_NEQ = 5
    const val X86_SSE_CC_NLT = 6
    const val X86_SSE_CC_NLE = 7
    const val X86_SSE_CC_ORD = 8
    const val X86_SSE_CC_EQ_UQ = 9
    const val X86_SSE_CC_NGE = 10
    const val X86_SSE_CC_NGT = 11
    const val X86_SSE_CC_FALSE = 12
    const val X86_SSE_CC_NEQ_OQ = 13
    const val X86_SSE_CC_GE = 14
    const val X86_SSE_CC_GT = 15
    const val X86_SSE_CC_TRUE = 16

    // AVX Code Condition type
    const val X86_AVX_CC_INVALID = 0
    const val X86_AVX_CC_EQ = 1
    const val X86_AVX_CC_LT = 2
    const val X86_AVX_CC_LE = 3
    const val X86_AVX_CC_UNORD = 4
    const val X86_AVX_CC_NEQ = 5
    const val X86_AVX_CC_NLT = 6
    const val X86_AVX_CC_NLE = 7
    const val X86_AVX_CC_ORD = 8
    const val X86_AVX_CC_EQ_UQ = 9
    const val X86_AVX_CC_NGE = 10
    const val X86_AVX_CC_NGT = 11
    const val X86_AVX_CC_FALSE = 12
    const val X86_AVX_CC_NEQ_OQ = 13
    const val X86_AVX_CC_GE = 14
    const val X86_AVX_CC_GT = 15
    const val X86_AVX_CC_TRUE = 16
    const val X86_AVX_CC_EQ_OS = 17
    const val X86_AVX_CC_LT_OQ = 18
    const val X86_AVX_CC_LE_OQ = 19
    const val X86_AVX_CC_UNORD_S = 20
    const val X86_AVX_CC_NEQ_US = 21
    const val X86_AVX_CC_NLT_UQ = 22
    const val X86_AVX_CC_NLE_UQ = 23
    const val X86_AVX_CC_ORD_S = 24
    const val X86_AVX_CC_EQ_US = 25
    const val X86_AVX_CC_NGE_UQ = 26
    const val X86_AVX_CC_NGT_UQ = 27
    const val X86_AVX_CC_FALSE_OS = 28
    const val X86_AVX_CC_NEQ_OS = 29
    const val X86_AVX_CC_GE_OQ = 30
    const val X86_AVX_CC_GT_OQ = 31
    const val X86_AVX_CC_TRUE_US = 32

    // AVX static rounding mode type
    const val X86_AVX_RM_INVALID = 0
    const val X86_AVX_RM_RN = 1
    const val X86_AVX_RM_RD = 2
    const val X86_AVX_RM_RU = 3
    const val X86_AVX_RM_RZ = 4

    // Instruction prefixes - to be used in cs_x86.prefix[]
    const val X86_PREFIX_LOCK = 0xf0
    const val X86_PREFIX_REP = 0xf3
    const val X86_PREFIX_REPNE = 0xf2
    const val X86_PREFIX_CS = 0x2e
    const val X86_PREFIX_SS = 0x36
    const val X86_PREFIX_DS = 0x3e
    const val X86_PREFIX_ES = 0x26
    const val X86_PREFIX_FS = 0x64
    const val X86_PREFIX_GS = 0x65
    const val X86_PREFIX_OPSIZE = 0x66
    const val X86_PREFIX_ADDRSIZE = 0x67

    // X86 instructions
    const val X86_INS_INVALID = 0
    const val X86_INS_AAA = 1
    const val X86_INS_AAD = 2
    const val X86_INS_AAM = 3
    const val X86_INS_AAS = 4
    const val X86_INS_FABS = 5
    const val X86_INS_ADC = 6
    const val X86_INS_ADCX = 7
    const val X86_INS_ADD = 8
    const val X86_INS_ADDPD = 9
    const val X86_INS_ADDPS = 10
    const val X86_INS_ADDSD = 11
    const val X86_INS_ADDSS = 12
    const val X86_INS_ADDSUBPD = 13
    const val X86_INS_ADDSUBPS = 14
    const val X86_INS_FADD = 15
    const val X86_INS_FIADD = 16
    const val X86_INS_FADDP = 17
    const val X86_INS_ADOX = 18
    const val X86_INS_AESDECLAST = 19
    const val X86_INS_AESDEC = 20
    const val X86_INS_AESENCLAST = 21
    const val X86_INS_AESENC = 22
    const val X86_INS_AESIMC = 23
    const val X86_INS_AESKEYGENASSIST = 24
    const val X86_INS_AND = 25
    const val X86_INS_ANDN = 26
    const val X86_INS_ANDNPD = 27
    const val X86_INS_ANDNPS = 28
    const val X86_INS_ANDPD = 29
    const val X86_INS_ANDPS = 30
    const val X86_INS_ARPL = 31
    const val X86_INS_BEXTR = 32
    const val X86_INS_BLCFILL = 33
    const val X86_INS_BLCI = 34
    const val X86_INS_BLCIC = 35
    const val X86_INS_BLCMSK = 36
    const val X86_INS_BLCS = 37
    const val X86_INS_BLENDPD = 38
    const val X86_INS_BLENDPS = 39
    const val X86_INS_BLENDVPD = 40
    const val X86_INS_BLENDVPS = 41
    const val X86_INS_BLSFILL = 42
    const val X86_INS_BLSI = 43
    const val X86_INS_BLSIC = 44
    const val X86_INS_BLSMSK = 45
    const val X86_INS_BLSR = 46
    const val X86_INS_BOUND = 47
    const val X86_INS_BSF = 48
    const val X86_INS_BSR = 49
    const val X86_INS_BSWAP = 50
    const val X86_INS_BT = 51
    const val X86_INS_BTC = 52
    const val X86_INS_BTR = 53
    const val X86_INS_BTS = 54
    const val X86_INS_BZHI = 55
    const val X86_INS_CALL = 56
    const val X86_INS_CBW = 57
    const val X86_INS_CDQ = 58
    const val X86_INS_CDQE = 59
    const val X86_INS_FCHS = 60
    const val X86_INS_CLAC = 61
    const val X86_INS_CLC = 62
    const val X86_INS_CLD = 63
    const val X86_INS_CLFLUSH = 64
    const val X86_INS_CLGI = 65
    const val X86_INS_CLI = 66
    const val X86_INS_CLTS = 67
    const val X86_INS_CMC = 68
    const val X86_INS_CMOVA = 69
    const val X86_INS_CMOVAE = 70
    const val X86_INS_CMOVB = 71
    const val X86_INS_CMOVBE = 72
    const val X86_INS_FCMOVBE = 73
    const val X86_INS_FCMOVB = 74
    const val X86_INS_CMOVE = 75
    const val X86_INS_FCMOVE = 76
    const val X86_INS_CMOVG = 77
    const val X86_INS_CMOVGE = 78
    const val X86_INS_CMOVL = 79
    const val X86_INS_CMOVLE = 80
    const val X86_INS_FCMOVNBE = 81
    const val X86_INS_FCMOVNB = 82
    const val X86_INS_CMOVNE = 83
    const val X86_INS_FCMOVNE = 84
    const val X86_INS_CMOVNO = 85
    const val X86_INS_CMOVNP = 86
    const val X86_INS_FCMOVNU = 87
    const val X86_INS_CMOVNS = 88
    const val X86_INS_CMOVO = 89
    const val X86_INS_CMOVP = 90
    const val X86_INS_FCMOVU = 91
    const val X86_INS_CMOVS = 92
    const val X86_INS_CMP = 93
    const val X86_INS_CMPPD = 94
    const val X86_INS_CMPPS = 95
    const val X86_INS_CMPSB = 96
    const val X86_INS_CMPSD = 97
    const val X86_INS_CMPSQ = 98
    const val X86_INS_CMPSS = 99
    const val X86_INS_CMPSW = 100
    const val X86_INS_CMPXCHG16B = 101
    const val X86_INS_CMPXCHG = 102
    const val X86_INS_CMPXCHG8B = 103
    const val X86_INS_COMISD = 104
    const val X86_INS_COMISS = 105
    const val X86_INS_FCOMP = 106
    const val X86_INS_FCOMPI = 107
    const val X86_INS_FCOMI = 108
    const val X86_INS_FCOM = 109
    const val X86_INS_FCOS = 110
    const val X86_INS_CPUID = 111
    const val X86_INS_CQO = 112
    const val X86_INS_CRC32 = 113
    const val X86_INS_CVTDQ2PD = 114
    const val X86_INS_CVTDQ2PS = 115
    const val X86_INS_CVTPD2DQ = 116
    const val X86_INS_CVTPD2PS = 117
    const val X86_INS_CVTPS2DQ = 118
    const val X86_INS_CVTPS2PD = 119
    const val X86_INS_CVTSD2SI = 120
    const val X86_INS_CVTSD2SS = 121
    const val X86_INS_CVTSI2SD = 122
    const val X86_INS_CVTSI2SS = 123
    const val X86_INS_CVTSS2SD = 124
    const val X86_INS_CVTSS2SI = 125
    const val X86_INS_CVTTPD2DQ = 126
    const val X86_INS_CVTTPS2DQ = 127
    const val X86_INS_CVTTSD2SI = 128
    const val X86_INS_CVTTSS2SI = 129
    const val X86_INS_CWD = 130
    const val X86_INS_CWDE = 131
    const val X86_INS_DAA = 132
    const val X86_INS_DAS = 133
    const val X86_INS_DATA16 = 134
    const val X86_INS_DEC = 135
    const val X86_INS_DIV = 136
    const val X86_INS_DIVPD = 137
    const val X86_INS_DIVPS = 138
    const val X86_INS_FDIVR = 139
    const val X86_INS_FIDIVR = 140
    const val X86_INS_FDIVRP = 141
    const val X86_INS_DIVSD = 142
    const val X86_INS_DIVSS = 143
    const val X86_INS_FDIV = 144
    const val X86_INS_FIDIV = 145
    const val X86_INS_FDIVP = 146
    const val X86_INS_DPPD = 147
    const val X86_INS_DPPS = 148
    const val X86_INS_RET = 149
    const val X86_INS_ENCLS = 150
    const val X86_INS_ENCLU = 151
    const val X86_INS_ENTER = 152
    const val X86_INS_EXTRACTPS = 153
    const val X86_INS_EXTRQ = 154
    const val X86_INS_F2XM1 = 155
    const val X86_INS_LCALL = 156
    const val X86_INS_LJMP = 157
    const val X86_INS_FBLD = 158
    const val X86_INS_FBSTP = 159
    const val X86_INS_FCOMPP = 160
    const val X86_INS_FDECSTP = 161
    const val X86_INS_FEMMS = 162
    const val X86_INS_FFREE = 163
    const val X86_INS_FICOM = 164
    const val X86_INS_FICOMP = 165
    const val X86_INS_FINCSTP = 166
    const val X86_INS_FLDCW = 167
    const val X86_INS_FLDENV = 168
    const val X86_INS_FLDL2E = 169
    const val X86_INS_FLDL2T = 170
    const val X86_INS_FLDLG2 = 171
    const val X86_INS_FLDLN2 = 172
    const val X86_INS_FLDPI = 173
    const val X86_INS_FNCLEX = 174
    const val X86_INS_FNINIT = 175
    const val X86_INS_FNOP = 176
    const val X86_INS_FNSTCW = 177
    const val X86_INS_FNSTSW = 178
    const val X86_INS_FPATAN = 179
    const val X86_INS_FPREM = 180
    const val X86_INS_FPREM1 = 181
    const val X86_INS_FPTAN = 182
    const val X86_INS_FRNDINT = 183
    const val X86_INS_FRSTOR = 184
    const val X86_INS_FNSAVE = 185
    const val X86_INS_FSCALE = 186
    const val X86_INS_FSETPM = 187
    const val X86_INS_FSINCOS = 188
    const val X86_INS_FNSTENV = 189
    const val X86_INS_FXAM = 190
    const val X86_INS_FXRSTOR = 191
    const val X86_INS_FXRSTOR64 = 192
    const val X86_INS_FXSAVE = 193
    const val X86_INS_FXSAVE64 = 194
    const val X86_INS_FXTRACT = 195
    const val X86_INS_FYL2X = 196
    const val X86_INS_FYL2XP1 = 197
    const val X86_INS_MOVAPD = 198
    const val X86_INS_MOVAPS = 199
    const val X86_INS_ORPD = 200
    const val X86_INS_ORPS = 201
    const val X86_INS_VMOVAPD = 202
    const val X86_INS_VMOVAPS = 203
    const val X86_INS_XORPD = 204
    const val X86_INS_XORPS = 205
    const val X86_INS_GETSEC = 206
    const val X86_INS_HADDPD = 207
    const val X86_INS_HADDPS = 208
    const val X86_INS_HLT = 209
    const val X86_INS_HSUBPD = 210
    const val X86_INS_HSUBPS = 211
    const val X86_INS_IDIV = 212
    const val X86_INS_FILD = 213
    const val X86_INS_IMUL = 214
    const val X86_INS_IN = 215
    const val X86_INS_INC = 216
    const val X86_INS_INSB = 217
    const val X86_INS_INSERTPS = 218
    const val X86_INS_INSERTQ = 219
    const val X86_INS_INSD = 220
    const val X86_INS_INSW = 221
    const val X86_INS_INT = 222
    const val X86_INS_INT1 = 223
    const val X86_INS_INT3 = 224
    const val X86_INS_INTO = 225
    const val X86_INS_INVD = 226
    const val X86_INS_INVEPT = 227
    const val X86_INS_INVLPG = 228
    const val X86_INS_INVLPGA = 229
    const val X86_INS_INVPCID = 230
    const val X86_INS_INVVPID = 231
    const val X86_INS_IRET = 232
    const val X86_INS_IRETD = 233
    const val X86_INS_IRETQ = 234
    const val X86_INS_FISTTP = 235
    const val X86_INS_FIST = 236
    const val X86_INS_FISTP = 237
    const val X86_INS_UCOMISD = 238
    const val X86_INS_UCOMISS = 239
    const val X86_INS_VCMP = 240
    const val X86_INS_VCOMISD = 241
    const val X86_INS_VCOMISS = 242
    const val X86_INS_VCVTSD2SS = 243
    const val X86_INS_VCVTSI2SD = 244
    const val X86_INS_VCVTSI2SS = 245
    const val X86_INS_VCVTSS2SD = 246
    const val X86_INS_VCVTTSD2SI = 247
    const val X86_INS_VCVTTSD2USI = 248
    const val X86_INS_VCVTTSS2SI = 249
    const val X86_INS_VCVTTSS2USI = 250
    const val X86_INS_VCVTUSI2SD = 251
    const val X86_INS_VCVTUSI2SS = 252
    const val X86_INS_VUCOMISD = 253
    const val X86_INS_VUCOMISS = 254
    const val X86_INS_JAE = 255
    const val X86_INS_JA = 256
    const val X86_INS_JBE = 257
    const val X86_INS_JB = 258
    const val X86_INS_JCXZ = 259
    const val X86_INS_JECXZ = 260
    const val X86_INS_JE = 261
    const val X86_INS_JGE = 262
    const val X86_INS_JG = 263
    const val X86_INS_JLE = 264
    const val X86_INS_JL = 265
    const val X86_INS_JMP = 266
    const val X86_INS_JNE = 267
    const val X86_INS_JNO = 268
    const val X86_INS_JNP = 269
    const val X86_INS_JNS = 270
    const val X86_INS_JO = 271
    const val X86_INS_JP = 272
    const val X86_INS_JRCXZ = 273
    const val X86_INS_JS = 274
    const val X86_INS_KANDB = 275
    const val X86_INS_KANDD = 276
    const val X86_INS_KANDNB = 277
    const val X86_INS_KANDND = 278
    const val X86_INS_KANDNQ = 279
    const val X86_INS_KANDNW = 280
    const val X86_INS_KANDQ = 281
    const val X86_INS_KANDW = 282
    const val X86_INS_KMOVB = 283
    const val X86_INS_KMOVD = 284
    const val X86_INS_KMOVQ = 285
    const val X86_INS_KMOVW = 286
    const val X86_INS_KNOTB = 287
    const val X86_INS_KNOTD = 288
    const val X86_INS_KNOTQ = 289
    const val X86_INS_KNOTW = 290
    const val X86_INS_KORB = 291
    const val X86_INS_KORD = 292
    const val X86_INS_KORQ = 293
    const val X86_INS_KORTESTW = 294
    const val X86_INS_KORW = 295
    const val X86_INS_KSHIFTLW = 296
    const val X86_INS_KSHIFTRW = 297
    const val X86_INS_KUNPCKBW = 298
    const val X86_INS_KXNORB = 299
    const val X86_INS_KXNORD = 300
    const val X86_INS_KXNORQ = 301
    const val X86_INS_KXNORW = 302
    const val X86_INS_KXORB = 303
    const val X86_INS_KXORD = 304
    const val X86_INS_KXORQ = 305
    const val X86_INS_KXORW = 306
    const val X86_INS_LAHF = 307
    const val X86_INS_LAR = 308
    const val X86_INS_LDDQU = 309
    const val X86_INS_LDMXCSR = 310
    const val X86_INS_LDS = 311
    const val X86_INS_FLDZ = 312
    const val X86_INS_FLD1 = 313
    const val X86_INS_FLD = 314
    const val X86_INS_LEA = 315
    const val X86_INS_LEAVE = 316
    const val X86_INS_LES = 317
    const val X86_INS_LFENCE = 318
    const val X86_INS_LFS = 319
    const val X86_INS_LGDT = 320
    const val X86_INS_LGS = 321
    const val X86_INS_LIDT = 322
    const val X86_INS_LLDT = 323
    const val X86_INS_LMSW = 324
    const val X86_INS_OR = 325
    const val X86_INS_SUB = 326
    const val X86_INS_XOR = 327
    const val X86_INS_LODSB = 328
    const val X86_INS_LODSD = 329
    const val X86_INS_LODSQ = 330
    const val X86_INS_LODSW = 331
    const val X86_INS_LOOP = 332
    const val X86_INS_LOOPE = 333
    const val X86_INS_LOOPNE = 334
    const val X86_INS_RETF = 335
    const val X86_INS_RETFQ = 336
    const val X86_INS_LSL = 337
    const val X86_INS_LSS = 338
    const val X86_INS_LTR = 339
    const val X86_INS_XADD = 340
    const val X86_INS_LZCNT = 341
    const val X86_INS_MASKMOVDQU = 342
    const val X86_INS_MAXPD = 343
    const val X86_INS_MAXPS = 344
    const val X86_INS_MAXSD = 345
    const val X86_INS_MAXSS = 346
    const val X86_INS_MFENCE = 347
    const val X86_INS_MINPD = 348
    const val X86_INS_MINPS = 349
    const val X86_INS_MINSD = 350
    const val X86_INS_MINSS = 351
    const val X86_INS_CVTPD2PI = 352
    const val X86_INS_CVTPI2PD = 353
    const val X86_INS_CVTPI2PS = 354
    const val X86_INS_CVTPS2PI = 355
    const val X86_INS_CVTTPD2PI = 356
    const val X86_INS_CVTTPS2PI = 357
    const val X86_INS_EMMS = 358
    const val X86_INS_MASKMOVQ = 359
    const val X86_INS_MOVD = 360
    const val X86_INS_MOVDQ2Q = 361
    const val X86_INS_MOVNTQ = 362
    const val X86_INS_MOVQ2DQ = 363
    const val X86_INS_MOVQ = 364
    const val X86_INS_PABSB = 365
    const val X86_INS_PABSD = 366
    const val X86_INS_PABSW = 367
    const val X86_INS_PACKSSDW = 368
    const val X86_INS_PACKSSWB = 369
    const val X86_INS_PACKUSWB = 370
    const val X86_INS_PADDB = 371
    const val X86_INS_PADDD = 372
    const val X86_INS_PADDQ = 373
    const val X86_INS_PADDSB = 374
    const val X86_INS_PADDSW = 375
    const val X86_INS_PADDUSB = 376
    const val X86_INS_PADDUSW = 377
    const val X86_INS_PADDW = 378
    const val X86_INS_PALIGNR = 379
    const val X86_INS_PANDN = 380
    const val X86_INS_PAND = 381
    const val X86_INS_PAVGB = 382
    const val X86_INS_PAVGW = 383
    const val X86_INS_PCMPEQB = 384
    const val X86_INS_PCMPEQD = 385
    const val X86_INS_PCMPEQW = 386
    const val X86_INS_PCMPGTB = 387
    const val X86_INS_PCMPGTD = 388
    const val X86_INS_PCMPGTW = 389
    const val X86_INS_PEXTRW = 390
    const val X86_INS_PHADDSW = 391
    const val X86_INS_PHADDW = 392
    const val X86_INS_PHADDD = 393
    const val X86_INS_PHSUBD = 394
    const val X86_INS_PHSUBSW = 395
    const val X86_INS_PHSUBW = 396
    const val X86_INS_PINSRW = 397
    const val X86_INS_PMADDUBSW = 398
    const val X86_INS_PMADDWD = 399
    const val X86_INS_PMAXSW = 400
    const val X86_INS_PMAXUB = 401
    const val X86_INS_PMINSW = 402
    const val X86_INS_PMINUB = 403
    const val X86_INS_PMOVMSKB = 404
    const val X86_INS_PMULHRSW = 405
    const val X86_INS_PMULHUW = 406
    const val X86_INS_PMULHW = 407
    const val X86_INS_PMULLW = 408
    const val X86_INS_PMULUDQ = 409
    const val X86_INS_POR = 410
    const val X86_INS_PSADBW = 411
    const val X86_INS_PSHUFB = 412
    const val X86_INS_PSHUFW = 413
    const val X86_INS_PSIGNB = 414
    const val X86_INS_PSIGND = 415
    const val X86_INS_PSIGNW = 416
    const val X86_INS_PSLLD = 417
    const val X86_INS_PSLLQ = 418
    const val X86_INS_PSLLW = 419
    const val X86_INS_PSRAD = 420
    const val X86_INS_PSRAW = 421
    const val X86_INS_PSRLD = 422
    const val X86_INS_PSRLQ = 423
    const val X86_INS_PSRLW = 424
    const val X86_INS_PSUBB = 425
    const val X86_INS_PSUBD = 426
    const val X86_INS_PSUBQ = 427
    const val X86_INS_PSUBSB = 428
    const val X86_INS_PSUBSW = 429
    const val X86_INS_PSUBUSB = 430
    const val X86_INS_PSUBUSW = 431
    const val X86_INS_PSUBW = 432
    const val X86_INS_PUNPCKHBW = 433
    const val X86_INS_PUNPCKHDQ = 434
    const val X86_INS_PUNPCKHWD = 435
    const val X86_INS_PUNPCKLBW = 436
    const val X86_INS_PUNPCKLDQ = 437
    const val X86_INS_PUNPCKLWD = 438
    const val X86_INS_PXOR = 439
    const val X86_INS_MONITOR = 440
    const val X86_INS_MONTMUL = 441
    const val X86_INS_MOV = 442
    const val X86_INS_MOVABS = 443
    const val X86_INS_MOVBE = 444
    const val X86_INS_MOVDDUP = 445
    const val X86_INS_MOVDQA = 446
    const val X86_INS_MOVDQU = 447
    const val X86_INS_MOVHLPS = 448
    const val X86_INS_MOVHPD = 449
    const val X86_INS_MOVHPS = 450
    const val X86_INS_MOVLHPS = 451
    const val X86_INS_MOVLPD = 452
    const val X86_INS_MOVLPS = 453
    const val X86_INS_MOVMSKPD = 454
    const val X86_INS_MOVMSKPS = 455
    const val X86_INS_MOVNTDQA = 456
    const val X86_INS_MOVNTDQ = 457
    const val X86_INS_MOVNTI = 458
    const val X86_INS_MOVNTPD = 459
    const val X86_INS_MOVNTPS = 460
    const val X86_INS_MOVNTSD = 461
    const val X86_INS_MOVNTSS = 462
    const val X86_INS_MOVSB = 463
    const val X86_INS_MOVSD = 464
    const val X86_INS_MOVSHDUP = 465
    const val X86_INS_MOVSLDUP = 466
    const val X86_INS_MOVSQ = 467
    const val X86_INS_MOVSS = 468
    const val X86_INS_MOVSW = 469
    const val X86_INS_MOVSX = 470
    const val X86_INS_MOVSXD = 471
    const val X86_INS_MOVUPD = 472
    const val X86_INS_MOVUPS = 473
    const val X86_INS_MOVZX = 474
    const val X86_INS_MPSADBW = 475
    const val X86_INS_MUL = 476
    const val X86_INS_MULPD = 477
    const val X86_INS_MULPS = 478
    const val X86_INS_MULSD = 479
    const val X86_INS_MULSS = 480
    const val X86_INS_MULX = 481
    const val X86_INS_FMUL = 482
    const val X86_INS_FIMUL = 483
    const val X86_INS_FMULP = 484
    const val X86_INS_MWAIT = 485
    const val X86_INS_NEG = 486
    const val X86_INS_NOP = 487
    const val X86_INS_NOT = 488
    const val X86_INS_OUT = 489
    const val X86_INS_OUTSB = 490
    const val X86_INS_OUTSD = 491
    const val X86_INS_OUTSW = 492
    const val X86_INS_PACKUSDW = 493
    const val X86_INS_PAUSE = 494
    const val X86_INS_PAVGUSB = 495
    const val X86_INS_PBLENDVB = 496
    const val X86_INS_PBLENDW = 497
    const val X86_INS_PCLMULQDQ = 498
    const val X86_INS_PCMPEQQ = 499
    const val X86_INS_PCMPESTRI = 500
    const val X86_INS_PCMPESTRM = 501
    const val X86_INS_PCMPGTQ = 502
    const val X86_INS_PCMPISTRI = 503
    const val X86_INS_PCMPISTRM = 504
    const val X86_INS_PDEP = 505
    const val X86_INS_PEXT = 506
    const val X86_INS_PEXTRB = 507
    const val X86_INS_PEXTRD = 508
    const val X86_INS_PEXTRQ = 509
    const val X86_INS_PF2ID = 510
    const val X86_INS_PF2IW = 511
    const val X86_INS_PFACC = 512
    const val X86_INS_PFADD = 513
    const val X86_INS_PFCMPEQ = 514
    const val X86_INS_PFCMPGE = 515
    const val X86_INS_PFCMPGT = 516
    const val X86_INS_PFMAX = 517
    const val X86_INS_PFMIN = 518
    const val X86_INS_PFMUL = 519
    const val X86_INS_PFNACC = 520
    const val X86_INS_PFPNACC = 521
    const val X86_INS_PFRCPIT1 = 522
    const val X86_INS_PFRCPIT2 = 523
    const val X86_INS_PFRCP = 524
    const val X86_INS_PFRSQIT1 = 525
    const val X86_INS_PFRSQRT = 526
    const val X86_INS_PFSUBR = 527
    const val X86_INS_PFSUB = 528
    const val X86_INS_PHMINPOSUW = 529
    const val X86_INS_PI2FD = 530
    const val X86_INS_PI2FW = 531
    const val X86_INS_PINSRB = 532
    const val X86_INS_PINSRD = 533
    const val X86_INS_PINSRQ = 534
    const val X86_INS_PMAXSB = 535
    const val X86_INS_PMAXSD = 536
    const val X86_INS_PMAXUD = 537
    const val X86_INS_PMAXUW = 538
    const val X86_INS_PMINSB = 539
    const val X86_INS_PMINSD = 540
    const val X86_INS_PMINUD = 541
    const val X86_INS_PMINUW = 542
    const val X86_INS_PMOVSXBD = 543
    const val X86_INS_PMOVSXBQ = 544
    const val X86_INS_PMOVSXBW = 545
    const val X86_INS_PMOVSXDQ = 546
    const val X86_INS_PMOVSXWD = 547
    const val X86_INS_PMOVSXWQ = 548
    const val X86_INS_PMOVZXBD = 549
    const val X86_INS_PMOVZXBQ = 550
    const val X86_INS_PMOVZXBW = 551
    const val X86_INS_PMOVZXDQ = 552
    const val X86_INS_PMOVZXWD = 553
    const val X86_INS_PMOVZXWQ = 554
    const val X86_INS_PMULDQ = 555
    const val X86_INS_PMULHRW = 556
    const val X86_INS_PMULLD = 557
    const val X86_INS_POP = 558
    const val X86_INS_POPAW = 559
    const val X86_INS_POPAL = 560
    const val X86_INS_POPCNT = 561
    const val X86_INS_POPF = 562
    const val X86_INS_POPFD = 563
    const val X86_INS_POPFQ = 564
    const val X86_INS_PREFETCH = 565
    const val X86_INS_PREFETCHNTA = 566
    const val X86_INS_PREFETCHT0 = 567
    const val X86_INS_PREFETCHT1 = 568
    const val X86_INS_PREFETCHT2 = 569
    const val X86_INS_PREFETCHW = 570
    const val X86_INS_PSHUFD = 571
    const val X86_INS_PSHUFHW = 572
    const val X86_INS_PSHUFLW = 573
    const val X86_INS_PSLLDQ = 574
    const val X86_INS_PSRLDQ = 575
    const val X86_INS_PSWAPD = 576
    const val X86_INS_PTEST = 577
    const val X86_INS_PUNPCKHQDQ = 578
    const val X86_INS_PUNPCKLQDQ = 579
    const val X86_INS_PUSH = 580
    const val X86_INS_PUSHAW = 581
    const val X86_INS_PUSHAL = 582
    const val X86_INS_PUSHF = 583
    const val X86_INS_PUSHFD = 584
    const val X86_INS_PUSHFQ = 585
    const val X86_INS_RCL = 586
    const val X86_INS_RCPPS = 587
    const val X86_INS_RCPSS = 588
    const val X86_INS_RCR = 589
    const val X86_INS_RDFSBASE = 590
    const val X86_INS_RDGSBASE = 591
    const val X86_INS_RDMSR = 592
    const val X86_INS_RDPMC = 593
    const val X86_INS_RDRAND = 594
    const val X86_INS_RDSEED = 595
    const val X86_INS_RDTSC = 596
    const val X86_INS_RDTSCP = 597
    const val X86_INS_ROL = 598
    const val X86_INS_ROR = 599
    const val X86_INS_RORX = 600
    const val X86_INS_ROUNDPD = 601
    const val X86_INS_ROUNDPS = 602
    const val X86_INS_ROUNDSD = 603
    const val X86_INS_ROUNDSS = 604
    const val X86_INS_RSM = 605
    const val X86_INS_RSQRTPS = 606
    const val X86_INS_RSQRTSS = 607
    const val X86_INS_SAHF = 608
    const val X86_INS_SAL = 609
    const val X86_INS_SALC = 610
    const val X86_INS_SAR = 611
    const val X86_INS_SARX = 612
    const val X86_INS_SBB = 613
    const val X86_INS_SCASB = 614
    const val X86_INS_SCASD = 615
    const val X86_INS_SCASQ = 616
    const val X86_INS_SCASW = 617
    const val X86_INS_SETAE = 618
    const val X86_INS_SETA = 619
    const val X86_INS_SETBE = 620
    const val X86_INS_SETB = 621
    const val X86_INS_SETE = 622
    const val X86_INS_SETGE = 623
    const val X86_INS_SETG = 624
    const val X86_INS_SETLE = 625
    const val X86_INS_SETL = 626
    const val X86_INS_SETNE = 627
    const val X86_INS_SETNO = 628
    const val X86_INS_SETNP = 629
    const val X86_INS_SETNS = 630
    const val X86_INS_SETO = 631
    const val X86_INS_SETP = 632
    const val X86_INS_SETS = 633
    const val X86_INS_SFENCE = 634
    const val X86_INS_SGDT = 635
    const val X86_INS_SHA1MSG1 = 636
    const val X86_INS_SHA1MSG2 = 637
    const val X86_INS_SHA1NEXTE = 638
    const val X86_INS_SHA1RNDS4 = 639
    const val X86_INS_SHA256MSG1 = 640
    const val X86_INS_SHA256MSG2 = 641
    const val X86_INS_SHA256RNDS2 = 642
    const val X86_INS_SHL = 643
    const val X86_INS_SHLD = 644
    const val X86_INS_SHLX = 645
    const val X86_INS_SHR = 646
    const val X86_INS_SHRD = 647
    const val X86_INS_SHRX = 648
    const val X86_INS_SHUFPD = 649
    const val X86_INS_SHUFPS = 650
    const val X86_INS_SIDT = 651
    const val X86_INS_FSIN = 652
    const val X86_INS_SKINIT = 653
    const val X86_INS_SLDT = 654
    const val X86_INS_SMSW = 655
    const val X86_INS_SQRTPD = 656
    const val X86_INS_SQRTPS = 657
    const val X86_INS_SQRTSD = 658
    const val X86_INS_SQRTSS = 659
    const val X86_INS_FSQRT = 660
    const val X86_INS_STAC = 661
    const val X86_INS_STC = 662
    const val X86_INS_STD = 663
    const val X86_INS_STGI = 664
    const val X86_INS_STI = 665
    const val X86_INS_STMXCSR = 666
    const val X86_INS_STOSB = 667
    const val X86_INS_STOSD = 668
    const val X86_INS_STOSQ = 669
    const val X86_INS_STOSW = 670
    const val X86_INS_STR = 671
    const val X86_INS_FST = 672
    const val X86_INS_FSTP = 673
    const val X86_INS_FSTPNCE = 674
    const val X86_INS_SUBPD = 675
    const val X86_INS_SUBPS = 676
    const val X86_INS_FSUBR = 677
    const val X86_INS_FISUBR = 678
    const val X86_INS_FSUBRP = 679
    const val X86_INS_SUBSD = 680
    const val X86_INS_SUBSS = 681
    const val X86_INS_FSUB = 682
    const val X86_INS_FISUB = 683
    const val X86_INS_FSUBP = 684
    const val X86_INS_SWAPGS = 685
    const val X86_INS_SYSCALL = 686
    const val X86_INS_SYSENTER = 687
    const val X86_INS_SYSEXIT = 688
    const val X86_INS_SYSRET = 689
    const val X86_INS_T1MSKC = 690
    const val X86_INS_TEST = 691
    const val X86_INS_UD2 = 692
    const val X86_INS_FTST = 693
    const val X86_INS_TZCNT = 694
    const val X86_INS_TZMSK = 695
    const val X86_INS_FUCOMPI = 696
    const val X86_INS_FUCOMI = 697
    const val X86_INS_FUCOMPP = 698
    const val X86_INS_FUCOMP = 699
    const val X86_INS_FUCOM = 700
    const val X86_INS_UD2B = 701
    const val X86_INS_UNPCKHPD = 702
    const val X86_INS_UNPCKHPS = 703
    const val X86_INS_UNPCKLPD = 704
    const val X86_INS_UNPCKLPS = 705
    const val X86_INS_VADDPD = 706
    const val X86_INS_VADDPS = 707
    const val X86_INS_VADDSD = 708
    const val X86_INS_VADDSS = 709
    const val X86_INS_VADDSUBPD = 710
    const val X86_INS_VADDSUBPS = 711
    const val X86_INS_VAESDECLAST = 712
    const val X86_INS_VAESDEC = 713
    const val X86_INS_VAESENCLAST = 714
    const val X86_INS_VAESENC = 715
    const val X86_INS_VAESIMC = 716
    const val X86_INS_VAESKEYGENASSIST = 717
    const val X86_INS_VALIGND = 718
    const val X86_INS_VALIGNQ = 719
    const val X86_INS_VANDNPD = 720
    const val X86_INS_VANDNPS = 721
    const val X86_INS_VANDPD = 722
    const val X86_INS_VANDPS = 723
    const val X86_INS_VBLENDMPD = 724
    const val X86_INS_VBLENDMPS = 725
    const val X86_INS_VBLENDPD = 726
    const val X86_INS_VBLENDPS = 727
    const val X86_INS_VBLENDVPD = 728
    const val X86_INS_VBLENDVPS = 729
    const val X86_INS_VBROADCASTF128 = 730
    const val X86_INS_VBROADCASTI128 = 731
    const val X86_INS_VBROADCASTI32X4 = 732
    const val X86_INS_VBROADCASTI64X4 = 733
    const val X86_INS_VBROADCASTSD = 734
    const val X86_INS_VBROADCASTSS = 735
    const val X86_INS_VCMPPD = 736
    const val X86_INS_VCMPPS = 737
    const val X86_INS_VCMPSD = 738
    const val X86_INS_VCMPSS = 739
    const val X86_INS_VCVTDQ2PD = 740
    const val X86_INS_VCVTDQ2PS = 741
    const val X86_INS_VCVTPD2DQX = 742
    const val X86_INS_VCVTPD2DQ = 743
    const val X86_INS_VCVTPD2PSX = 744
    const val X86_INS_VCVTPD2PS = 745
    const val X86_INS_VCVTPD2UDQ = 746
    const val X86_INS_VCVTPH2PS = 747
    const val X86_INS_VCVTPS2DQ = 748
    const val X86_INS_VCVTPS2PD = 749
    const val X86_INS_VCVTPS2PH = 750
    const val X86_INS_VCVTPS2UDQ = 751
    const val X86_INS_VCVTSD2SI = 752
    const val X86_INS_VCVTSD2USI = 753
    const val X86_INS_VCVTSS2SI = 754
    const val X86_INS_VCVTSS2USI = 755
    const val X86_INS_VCVTTPD2DQX = 756
    const val X86_INS_VCVTTPD2DQ = 757
    const val X86_INS_VCVTTPD2UDQ = 758
    const val X86_INS_VCVTTPS2DQ = 759
    const val X86_INS_VCVTTPS2UDQ = 760
    const val X86_INS_VCVTUDQ2PD = 761
    const val X86_INS_VCVTUDQ2PS = 762
    const val X86_INS_VDIVPD = 763
    const val X86_INS_VDIVPS = 764
    const val X86_INS_VDIVSD = 765
    const val X86_INS_VDIVSS = 766
    const val X86_INS_VDPPD = 767
    const val X86_INS_VDPPS = 768
    const val X86_INS_VERR = 769
    const val X86_INS_VERW = 770
    const val X86_INS_VEXTRACTF128 = 771
    const val X86_INS_VEXTRACTF32X4 = 772
    const val X86_INS_VEXTRACTF64X4 = 773
    const val X86_INS_VEXTRACTI128 = 774
    const val X86_INS_VEXTRACTI32X4 = 775
    const val X86_INS_VEXTRACTI64X4 = 776
    const val X86_INS_VEXTRACTPS = 777
    const val X86_INS_VFMADD132PD = 778
    const val X86_INS_VFMADD132PS = 779
    const val X86_INS_VFMADD213PD = 780
    const val X86_INS_VFMADD213PS = 781
    const val X86_INS_VFMADDPD = 782
    const val X86_INS_VFMADD231PD = 783
    const val X86_INS_VFMADDPS = 784
    const val X86_INS_VFMADD231PS = 785
    const val X86_INS_VFMADDSD = 786
    const val X86_INS_VFMADD213SD = 787
    const val X86_INS_VFMADD132SD = 788
    const val X86_INS_VFMADD231SD = 789
    const val X86_INS_VFMADDSS = 790
    const val X86_INS_VFMADD213SS = 791
    const val X86_INS_VFMADD132SS = 792
    const val X86_INS_VFMADD231SS = 793
    const val X86_INS_VFMADDSUB132PD = 794
    const val X86_INS_VFMADDSUB132PS = 795
    const val X86_INS_VFMADDSUB213PD = 796
    const val X86_INS_VFMADDSUB213PS = 797
    const val X86_INS_VFMADDSUBPD = 798
    const val X86_INS_VFMADDSUB231PD = 799
    const val X86_INS_VFMADDSUBPS = 800
    const val X86_INS_VFMADDSUB231PS = 801
    const val X86_INS_VFMSUB132PD = 802
    const val X86_INS_VFMSUB132PS = 803
    const val X86_INS_VFMSUB213PD = 804
    const val X86_INS_VFMSUB213PS = 805
    const val X86_INS_VFMSUBADD132PD = 806
    const val X86_INS_VFMSUBADD132PS = 807
    const val X86_INS_VFMSUBADD213PD = 808
    const val X86_INS_VFMSUBADD213PS = 809
    const val X86_INS_VFMSUBADDPD = 810
    const val X86_INS_VFMSUBADD231PD = 811
    const val X86_INS_VFMSUBADDPS = 812
    const val X86_INS_VFMSUBADD231PS = 813
    const val X86_INS_VFMSUBPD = 814
    const val X86_INS_VFMSUB231PD = 815
    const val X86_INS_VFMSUBPS = 816
    const val X86_INS_VFMSUB231PS = 817
    const val X86_INS_VFMSUBSD = 818
    const val X86_INS_VFMSUB213SD = 819
    const val X86_INS_VFMSUB132SD = 820
    const val X86_INS_VFMSUB231SD = 821
    const val X86_INS_VFMSUBSS = 822
    const val X86_INS_VFMSUB213SS = 823
    const val X86_INS_VFMSUB132SS = 824
    const val X86_INS_VFMSUB231SS = 825
    const val X86_INS_VFNMADD132PD = 826
    const val X86_INS_VFNMADD132PS = 827
    const val X86_INS_VFNMADD213PD = 828
    const val X86_INS_VFNMADD213PS = 829
    const val X86_INS_VFNMADDPD = 830
    const val X86_INS_VFNMADD231PD = 831
    const val X86_INS_VFNMADDPS = 832
    const val X86_INS_VFNMADD231PS = 833
    const val X86_INS_VFNMADDSD = 834
    const val X86_INS_VFNMADD213SD = 835
    const val X86_INS_VFNMADD132SD = 836
    const val X86_INS_VFNMADD231SD = 837
    const val X86_INS_VFNMADDSS = 838
    const val X86_INS_VFNMADD213SS = 839
    const val X86_INS_VFNMADD132SS = 840
    const val X86_INS_VFNMADD231SS = 841
    const val X86_INS_VFNMSUB132PD = 842
    const val X86_INS_VFNMSUB132PS = 843
    const val X86_INS_VFNMSUB213PD = 844
    const val X86_INS_VFNMSUB213PS = 845
    const val X86_INS_VFNMSUBPD = 846
    const val X86_INS_VFNMSUB231PD = 847
    const val X86_INS_VFNMSUBPS = 848
    const val X86_INS_VFNMSUB231PS = 849
    const val X86_INS_VFNMSUBSD = 850
    const val X86_INS_VFNMSUB213SD = 851
    const val X86_INS_VFNMSUB132SD = 852
    const val X86_INS_VFNMSUB231SD = 853
    const val X86_INS_VFNMSUBSS = 854
    const val X86_INS_VFNMSUB213SS = 855
    const val X86_INS_VFNMSUB132SS = 856
    const val X86_INS_VFNMSUB231SS = 857
    const val X86_INS_VFRCZPD = 858
    const val X86_INS_VFRCZPS = 859
    const val X86_INS_VFRCZSD = 860
    const val X86_INS_VFRCZSS = 861
    const val X86_INS_VORPD = 862
    const val X86_INS_VORPS = 863
    const val X86_INS_VXORPD = 864
    const val X86_INS_VXORPS = 865
    const val X86_INS_VGATHERDPD = 866
    const val X86_INS_VGATHERDPS = 867
    const val X86_INS_VGATHERPF0DPD = 868
    const val X86_INS_VGATHERPF0DPS = 869
    const val X86_INS_VGATHERPF0QPD = 870
    const val X86_INS_VGATHERPF0QPS = 871
    const val X86_INS_VGATHERPF1DPD = 872
    const val X86_INS_VGATHERPF1DPS = 873
    const val X86_INS_VGATHERPF1QPD = 874
    const val X86_INS_VGATHERPF1QPS = 875
    const val X86_INS_VGATHERQPD = 876
    const val X86_INS_VGATHERQPS = 877
    const val X86_INS_VHADDPD = 878
    const val X86_INS_VHADDPS = 879
    const val X86_INS_VHSUBPD = 880
    const val X86_INS_VHSUBPS = 881
    const val X86_INS_VINSERTF128 = 882
    const val X86_INS_VINSERTF32X4 = 883
    const val X86_INS_VINSERTF64X4 = 884
    const val X86_INS_VINSERTI128 = 885
    const val X86_INS_VINSERTI32X4 = 886
    const val X86_INS_VINSERTI64X4 = 887
    const val X86_INS_VINSERTPS = 888
    const val X86_INS_VLDDQU = 889
    const val X86_INS_VLDMXCSR = 890
    const val X86_INS_VMASKMOVDQU = 891
    const val X86_INS_VMASKMOVPD = 892
    const val X86_INS_VMASKMOVPS = 893
    const val X86_INS_VMAXPD = 894
    const val X86_INS_VMAXPS = 895
    const val X86_INS_VMAXSD = 896
    const val X86_INS_VMAXSS = 897
    const val X86_INS_VMCALL = 898
    const val X86_INS_VMCLEAR = 899
    const val X86_INS_VMFUNC = 900
    const val X86_INS_VMINPD = 901
    const val X86_INS_VMINPS = 902
    const val X86_INS_VMINSD = 903
    const val X86_INS_VMINSS = 904
    const val X86_INS_VMLAUNCH = 905
    const val X86_INS_VMLOAD = 906
    const val X86_INS_VMMCALL = 907
    const val X86_INS_VMOVQ = 908
    const val X86_INS_VMOVDDUP = 909
    const val X86_INS_VMOVD = 910
    const val X86_INS_VMOVDQA32 = 911
    const val X86_INS_VMOVDQA64 = 912
    const val X86_INS_VMOVDQA = 913
    const val X86_INS_VMOVDQU16 = 914
    const val X86_INS_VMOVDQU32 = 915
    const val X86_INS_VMOVDQU64 = 916
    const val X86_INS_VMOVDQU8 = 917
    const val X86_INS_VMOVDQU = 918
    const val X86_INS_VMOVHLPS = 919
    const val X86_INS_VMOVHPD = 920
    const val X86_INS_VMOVHPS = 921
    const val X86_INS_VMOVLHPS = 922
    const val X86_INS_VMOVLPD = 923
    const val X86_INS_VMOVLPS = 924
    const val X86_INS_VMOVMSKPD = 925
    const val X86_INS_VMOVMSKPS = 926
    const val X86_INS_VMOVNTDQA = 927
    const val X86_INS_VMOVNTDQ = 928
    const val X86_INS_VMOVNTPD = 929
    const val X86_INS_VMOVNTPS = 930
    const val X86_INS_VMOVSD = 931
    const val X86_INS_VMOVSHDUP = 932
    const val X86_INS_VMOVSLDUP = 933
    const val X86_INS_VMOVSS = 934
    const val X86_INS_VMOVUPD = 935
    const val X86_INS_VMOVUPS = 936
    const val X86_INS_VMPSADBW = 937
    const val X86_INS_VMPTRLD = 938
    const val X86_INS_VMPTRST = 939
    const val X86_INS_VMREAD = 940
    const val X86_INS_VMRESUME = 941
    const val X86_INS_VMRUN = 942
    const val X86_INS_VMSAVE = 943
    const val X86_INS_VMULPD = 944
    const val X86_INS_VMULPS = 945
    const val X86_INS_VMULSD = 946
    const val X86_INS_VMULSS = 947
    const val X86_INS_VMWRITE = 948
    const val X86_INS_VMXOFF = 949
    const val X86_INS_VMXON = 950
    const val X86_INS_VPABSB = 951
    const val X86_INS_VPABSD = 952
    const val X86_INS_VPABSQ = 953
    const val X86_INS_VPABSW = 954
    const val X86_INS_VPACKSSDW = 955
    const val X86_INS_VPACKSSWB = 956
    const val X86_INS_VPACKUSDW = 957
    const val X86_INS_VPACKUSWB = 958
    const val X86_INS_VPADDB = 959
    const val X86_INS_VPADDD = 960
    const val X86_INS_VPADDQ = 961
    const val X86_INS_VPADDSB = 962
    const val X86_INS_VPADDSW = 963
    const val X86_INS_VPADDUSB = 964
    const val X86_INS_VPADDUSW = 965
    const val X86_INS_VPADDW = 966
    const val X86_INS_VPALIGNR = 967
    const val X86_INS_VPANDD = 968
    const val X86_INS_VPANDND = 969
    const val X86_INS_VPANDNQ = 970
    const val X86_INS_VPANDN = 971
    const val X86_INS_VPANDQ = 972
    const val X86_INS_VPAND = 973
    const val X86_INS_VPAVGB = 974
    const val X86_INS_VPAVGW = 975
    const val X86_INS_VPBLENDD = 976
    const val X86_INS_VPBLENDMD = 977
    const val X86_INS_VPBLENDMQ = 978
    const val X86_INS_VPBLENDVB = 979
    const val X86_INS_VPBLENDW = 980
    const val X86_INS_VPBROADCASTB = 981
    const val X86_INS_VPBROADCASTD = 982
    const val X86_INS_VPBROADCASTMB2Q = 983
    const val X86_INS_VPBROADCASTMW2D = 984
    const val X86_INS_VPBROADCASTQ = 985
    const val X86_INS_VPBROADCASTW = 986
    const val X86_INS_VPCLMULQDQ = 987
    const val X86_INS_VPCMOV = 988
    const val X86_INS_VPCMP = 989
    const val X86_INS_VPCMPD = 990
    const val X86_INS_VPCMPEQB = 991
    const val X86_INS_VPCMPEQD = 992
    const val X86_INS_VPCMPEQQ = 993
    const val X86_INS_VPCMPEQW = 994
    const val X86_INS_VPCMPESTRI = 995
    const val X86_INS_VPCMPESTRM = 996
    const val X86_INS_VPCMPGTB = 997
    const val X86_INS_VPCMPGTD = 998
    const val X86_INS_VPCMPGTQ = 999
    const val X86_INS_VPCMPGTW = 1000
    const val X86_INS_VPCMPISTRI = 1001
    const val X86_INS_VPCMPISTRM = 1002
    const val X86_INS_VPCMPQ = 1003
    const val X86_INS_VPCMPUD = 1004
    const val X86_INS_VPCMPUQ = 1005
    const val X86_INS_VPCOMB = 1006
    const val X86_INS_VPCOMD = 1007
    const val X86_INS_VPCOMQ = 1008
    const val X86_INS_VPCOMUB = 1009
    const val X86_INS_VPCOMUD = 1010
    const val X86_INS_VPCOMUQ = 1011
    const val X86_INS_VPCOMUW = 1012
    const val X86_INS_VPCOMW = 1013
    const val X86_INS_VPCONFLICTD = 1014
    const val X86_INS_VPCONFLICTQ = 1015
    const val X86_INS_VPERM2F128 = 1016
    const val X86_INS_VPERM2I128 = 1017
    const val X86_INS_VPERMD = 1018
    const val X86_INS_VPERMI2D = 1019
    const val X86_INS_VPERMI2PD = 1020
    const val X86_INS_VPERMI2PS = 1021
    const val X86_INS_VPERMI2Q = 1022
    const val X86_INS_VPERMIL2PD = 1023
    const val X86_INS_VPERMIL2PS = 1024
    const val X86_INS_VPERMILPD = 1025
    const val X86_INS_VPERMILPS = 1026
    const val X86_INS_VPERMPD = 1027
    const val X86_INS_VPERMPS = 1028
    const val X86_INS_VPERMQ = 1029
    const val X86_INS_VPERMT2D = 1030
    const val X86_INS_VPERMT2PD = 1031
    const val X86_INS_VPERMT2PS = 1032
    const val X86_INS_VPERMT2Q = 1033
    const val X86_INS_VPEXTRB = 1034
    const val X86_INS_VPEXTRD = 1035
    const val X86_INS_VPEXTRQ = 1036
    const val X86_INS_VPEXTRW = 1037
    const val X86_INS_VPGATHERDD = 1038
    const val X86_INS_VPGATHERDQ = 1039
    const val X86_INS_VPGATHERQD = 1040
    const val X86_INS_VPGATHERQQ = 1041
    const val X86_INS_VPHADDBD = 1042
    const val X86_INS_VPHADDBQ = 1043
    const val X86_INS_VPHADDBW = 1044
    const val X86_INS_VPHADDDQ = 1045
    const val X86_INS_VPHADDD = 1046
    const val X86_INS_VPHADDSW = 1047
    const val X86_INS_VPHADDUBD = 1048
    const val X86_INS_VPHADDUBQ = 1049
    const val X86_INS_VPHADDUBW = 1050
    const val X86_INS_VPHADDUDQ = 1051
    const val X86_INS_VPHADDUWD = 1052
    const val X86_INS_VPHADDUWQ = 1053
    const val X86_INS_VPHADDWD = 1054
    const val X86_INS_VPHADDWQ = 1055
    const val X86_INS_VPHADDW = 1056
    const val X86_INS_VPHMINPOSUW = 1057
    const val X86_INS_VPHSUBBW = 1058
    const val X86_INS_VPHSUBDQ = 1059
    const val X86_INS_VPHSUBD = 1060
    const val X86_INS_VPHSUBSW = 1061
    const val X86_INS_VPHSUBWD = 1062
    const val X86_INS_VPHSUBW = 1063
    const val X86_INS_VPINSRB = 1064
    const val X86_INS_VPINSRD = 1065
    const val X86_INS_VPINSRQ = 1066
    const val X86_INS_VPINSRW = 1067
    const val X86_INS_VPLZCNTD = 1068
    const val X86_INS_VPLZCNTQ = 1069
    const val X86_INS_VPMACSDD = 1070
    const val X86_INS_VPMACSDQH = 1071
    const val X86_INS_VPMACSDQL = 1072
    const val X86_INS_VPMACSSDD = 1073
    const val X86_INS_VPMACSSDQH = 1074
    const val X86_INS_VPMACSSDQL = 1075
    const val X86_INS_VPMACSSWD = 1076
    const val X86_INS_VPMACSSWW = 1077
    const val X86_INS_VPMACSWD = 1078
    const val X86_INS_VPMACSWW = 1079
    const val X86_INS_VPMADCSSWD = 1080
    const val X86_INS_VPMADCSWD = 1081
    const val X86_INS_VPMADDUBSW = 1082
    const val X86_INS_VPMADDWD = 1083
    const val X86_INS_VPMASKMOVD = 1084
    const val X86_INS_VPMASKMOVQ = 1085
    const val X86_INS_VPMAXSB = 1086
    const val X86_INS_VPMAXSD = 1087
    const val X86_INS_VPMAXSQ = 1088
    const val X86_INS_VPMAXSW = 1089
    const val X86_INS_VPMAXUB = 1090
    const val X86_INS_VPMAXUD = 1091
    const val X86_INS_VPMAXUQ = 1092
    const val X86_INS_VPMAXUW = 1093
    const val X86_INS_VPMINSB = 1094
    const val X86_INS_VPMINSD = 1095
    const val X86_INS_VPMINSQ = 1096
    const val X86_INS_VPMINSW = 1097
    const val X86_INS_VPMINUB = 1098
    const val X86_INS_VPMINUD = 1099
    const val X86_INS_VPMINUQ = 1100
    const val X86_INS_VPMINUW = 1101
    const val X86_INS_VPMOVDB = 1102
    const val X86_INS_VPMOVDW = 1103
    const val X86_INS_VPMOVMSKB = 1104
    const val X86_INS_VPMOVQB = 1105
    const val X86_INS_VPMOVQD = 1106
    const val X86_INS_VPMOVQW = 1107
    const val X86_INS_VPMOVSDB = 1108
    const val X86_INS_VPMOVSDW = 1109
    const val X86_INS_VPMOVSQB = 1110
    const val X86_INS_VPMOVSQD = 1111
    const val X86_INS_VPMOVSQW = 1112
    const val X86_INS_VPMOVSXBD = 1113
    const val X86_INS_VPMOVSXBQ = 1114
    const val X86_INS_VPMOVSXBW = 1115
    const val X86_INS_VPMOVSXDQ = 1116
    const val X86_INS_VPMOVSXWD = 1117
    const val X86_INS_VPMOVSXWQ = 1118
    const val X86_INS_VPMOVUSDB = 1119
    const val X86_INS_VPMOVUSDW = 1120
    const val X86_INS_VPMOVUSQB = 1121
    const val X86_INS_VPMOVUSQD = 1122
    const val X86_INS_VPMOVUSQW = 1123
    const val X86_INS_VPMOVZXBD = 1124
    const val X86_INS_VPMOVZXBQ = 1125
    const val X86_INS_VPMOVZXBW = 1126
    const val X86_INS_VPMOVZXDQ = 1127
    const val X86_INS_VPMOVZXWD = 1128
    const val X86_INS_VPMOVZXWQ = 1129
    const val X86_INS_VPMULDQ = 1130
    const val X86_INS_VPMULHRSW = 1131
    const val X86_INS_VPMULHUW = 1132
    const val X86_INS_VPMULHW = 1133
    const val X86_INS_VPMULLD = 1134
    const val X86_INS_VPMULLW = 1135
    const val X86_INS_VPMULUDQ = 1136
    const val X86_INS_VPORD = 1137
    const val X86_INS_VPORQ = 1138
    const val X86_INS_VPOR = 1139
    const val X86_INS_VPPERM = 1140
    const val X86_INS_VPROTB = 1141
    const val X86_INS_VPROTD = 1142
    const val X86_INS_VPROTQ = 1143
    const val X86_INS_VPROTW = 1144
    const val X86_INS_VPSADBW = 1145
    const val X86_INS_VPSCATTERDD = 1146
    const val X86_INS_VPSCATTERDQ = 1147
    const val X86_INS_VPSCATTERQD = 1148
    const val X86_INS_VPSCATTERQQ = 1149
    const val X86_INS_VPSHAB = 1150
    const val X86_INS_VPSHAD = 1151
    const val X86_INS_VPSHAQ = 1152
    const val X86_INS_VPSHAW = 1153
    const val X86_INS_VPSHLB = 1154
    const val X86_INS_VPSHLD = 1155
    const val X86_INS_VPSHLQ = 1156
    const val X86_INS_VPSHLW = 1157
    const val X86_INS_VPSHUFB = 1158
    const val X86_INS_VPSHUFD = 1159
    const val X86_INS_VPSHUFHW = 1160
    const val X86_INS_VPSHUFLW = 1161
    const val X86_INS_VPSIGNB = 1162
    const val X86_INS_VPSIGND = 1163
    const val X86_INS_VPSIGNW = 1164
    const val X86_INS_VPSLLDQ = 1165
    const val X86_INS_VPSLLD = 1166
    const val X86_INS_VPSLLQ = 1167
    const val X86_INS_VPSLLVD = 1168
    const val X86_INS_VPSLLVQ = 1169
    const val X86_INS_VPSLLW = 1170
    const val X86_INS_VPSRAD = 1171
    const val X86_INS_VPSRAQ = 1172
    const val X86_INS_VPSRAVD = 1173
    const val X86_INS_VPSRAVQ = 1174
    const val X86_INS_VPSRAW = 1175
    const val X86_INS_VPSRLDQ = 1176
    const val X86_INS_VPSRLD = 1177
    const val X86_INS_VPSRLQ = 1178
    const val X86_INS_VPSRLVD = 1179
    const val X86_INS_VPSRLVQ = 1180
    const val X86_INS_VPSRLW = 1181
    const val X86_INS_VPSUBB = 1182
    const val X86_INS_VPSUBD = 1183
    const val X86_INS_VPSUBQ = 1184
    const val X86_INS_VPSUBSB = 1185
    const val X86_INS_VPSUBSW = 1186
    const val X86_INS_VPSUBUSB = 1187
    const val X86_INS_VPSUBUSW = 1188
    const val X86_INS_VPSUBW = 1189
    const val X86_INS_VPTESTMD = 1190
    const val X86_INS_VPTESTMQ = 1191
    const val X86_INS_VPTESTNMD = 1192
    const val X86_INS_VPTESTNMQ = 1193
    const val X86_INS_VPTEST = 1194
    const val X86_INS_VPUNPCKHBW = 1195
    const val X86_INS_VPUNPCKHDQ = 1196
    const val X86_INS_VPUNPCKHQDQ = 1197
    const val X86_INS_VPUNPCKHWD = 1198
    const val X86_INS_VPUNPCKLBW = 1199
    const val X86_INS_VPUNPCKLDQ = 1200
    const val X86_INS_VPUNPCKLQDQ = 1201
    const val X86_INS_VPUNPCKLWD = 1202
    const val X86_INS_VPXORD = 1203
    const val X86_INS_VPXORQ = 1204
    const val X86_INS_VPXOR = 1205
    const val X86_INS_VRCP14PD = 1206
    const val X86_INS_VRCP14PS = 1207
    const val X86_INS_VRCP14SD = 1208
    const val X86_INS_VRCP14SS = 1209
    const val X86_INS_VRCP28PD = 1210
    const val X86_INS_VRCP28PS = 1211
    const val X86_INS_VRCP28SD = 1212
    const val X86_INS_VRCP28SS = 1213
    const val X86_INS_VRCPPS = 1214
    const val X86_INS_VRCPSS = 1215
    const val X86_INS_VRNDSCALEPD = 1216
    const val X86_INS_VRNDSCALEPS = 1217
    const val X86_INS_VRNDSCALESD = 1218
    const val X86_INS_VRNDSCALESS = 1219
    const val X86_INS_VROUNDPD = 1220
    const val X86_INS_VROUNDPS = 1221
    const val X86_INS_VROUNDSD = 1222
    const val X86_INS_VROUNDSS = 1223
    const val X86_INS_VRSQRT14PD = 1224
    const val X86_INS_VRSQRT14PS = 1225
    const val X86_INS_VRSQRT14SD = 1226
    const val X86_INS_VRSQRT14SS = 1227
    const val X86_INS_VRSQRT28PD = 1228
    const val X86_INS_VRSQRT28PS = 1229
    const val X86_INS_VRSQRT28SD = 1230
    const val X86_INS_VRSQRT28SS = 1231
    const val X86_INS_VRSQRTPS = 1232
    const val X86_INS_VRSQRTSS = 1233
    const val X86_INS_VSCATTERDPD = 1234
    const val X86_INS_VSCATTERDPS = 1235
    const val X86_INS_VSCATTERPF0DPD = 1236
    const val X86_INS_VSCATTERPF0DPS = 1237
    const val X86_INS_VSCATTERPF0QPD = 1238
    const val X86_INS_VSCATTERPF0QPS = 1239
    const val X86_INS_VSCATTERPF1DPD = 1240
    const val X86_INS_VSCATTERPF1DPS = 1241
    const val X86_INS_VSCATTERPF1QPD = 1242
    const val X86_INS_VSCATTERPF1QPS = 1243
    const val X86_INS_VSCATTERQPD = 1244
    const val X86_INS_VSCATTERQPS = 1245
    const val X86_INS_VSHUFPD = 1246
    const val X86_INS_VSHUFPS = 1247
    const val X86_INS_VSQRTPD = 1248
    const val X86_INS_VSQRTPS = 1249
    const val X86_INS_VSQRTSD = 1250
    const val X86_INS_VSQRTSS = 1251
    const val X86_INS_VSTMXCSR = 1252
    const val X86_INS_VSUBPD = 1253
    const val X86_INS_VSUBPS = 1254
    const val X86_INS_VSUBSD = 1255
    const val X86_INS_VSUBSS = 1256
    const val X86_INS_VTESTPD = 1257
    const val X86_INS_VTESTPS = 1258
    const val X86_INS_VUNPCKHPD = 1259
    const val X86_INS_VUNPCKHPS = 1260
    const val X86_INS_VUNPCKLPD = 1261
    const val X86_INS_VUNPCKLPS = 1262
    const val X86_INS_VZEROALL = 1263
    const val X86_INS_VZEROUPPER = 1264
    const val X86_INS_WAIT = 1265
    const val X86_INS_WBINVD = 1266
    const val X86_INS_WRFSBASE = 1267
    const val X86_INS_WRGSBASE = 1268
    const val X86_INS_WRMSR = 1269
    const val X86_INS_XABORT = 1270
    const val X86_INS_XACQUIRE = 1271
    const val X86_INS_XBEGIN = 1272
    const val X86_INS_XCHG = 1273
    const val X86_INS_FXCH = 1274
    const val X86_INS_XCRYPTCBC = 1275
    const val X86_INS_XCRYPTCFB = 1276
    const val X86_INS_XCRYPTCTR = 1277
    const val X86_INS_XCRYPTECB = 1278
    const val X86_INS_XCRYPTOFB = 1279
    const val X86_INS_XEND = 1280
    const val X86_INS_XGETBV = 1281
    const val X86_INS_XLATB = 1282
    const val X86_INS_XRELEASE = 1283
    const val X86_INS_XRSTOR = 1284
    const val X86_INS_XRSTOR64 = 1285
    const val X86_INS_XSAVE = 1286
    const val X86_INS_XSAVE64 = 1287
    const val X86_INS_XSAVEOPT = 1288
    const val X86_INS_XSAVEOPT64 = 1289
    const val X86_INS_XSETBV = 1290
    const val X86_INS_XSHA1 = 1291
    const val X86_INS_XSHA256 = 1292
    const val X86_INS_XSTORE = 1293
    const val X86_INS_XTEST = 1294
    const val X86_INS_ENDING = 1295

    // Group of X86 instructions
    const val X86_GRP_INVALID = 0

    // Generic groups
    const val X86_GRP_JUMP = 1
    const val X86_GRP_CALL = 2
    const val X86_GRP_RET = 3
    const val X86_GRP_INT = 4
    const val X86_GRP_IRET = 5

    // Architecture-specific groups
    const val X86_GRP_VM = 128
    const val X86_GRP_3DNOW = 129
    const val X86_GRP_AES = 130
    const val X86_GRP_ADX = 131
    const val X86_GRP_AVX = 132
    const val X86_GRP_AVX2 = 133
    const val X86_GRP_AVX512 = 134
    const val X86_GRP_BMI = 135
    const val X86_GRP_BMI2 = 136
    const val X86_GRP_CMOV = 137
    const val X86_GRP_F16C = 138
    const val X86_GRP_FMA = 139
    const val X86_GRP_FMA4 = 140
    const val X86_GRP_FSGSBASE = 141
    const val X86_GRP_HLE = 142
    const val X86_GRP_MMX = 143
    const val X86_GRP_MODE32 = 144
    const val X86_GRP_MODE64 = 145
    const val X86_GRP_RTM = 146
    const val X86_GRP_SHA = 147
    const val X86_GRP_SSE1 = 148
    const val X86_GRP_SSE2 = 149
    const val X86_GRP_SSE3 = 150
    const val X86_GRP_SSE41 = 151
    const val X86_GRP_SSE42 = 152
    const val X86_GRP_SSE4A = 153
    const val X86_GRP_SSSE3 = 154
    const val X86_GRP_PCLMUL = 155
    const val X86_GRP_XOP = 156
    const val X86_GRP_CDI = 157
    const val X86_GRP_ERI = 158
    const val X86_GRP_TBM = 159
    const val X86_GRP_16BITMODE = 160
    const val X86_GRP_NOT64BITMODE = 161
    const val X86_GRP_SGX = 162
    const val X86_GRP_DQI = 163
    const val X86_GRP_BWI = 164
    const val X86_GRP_PFI = 165
    const val X86_GRP_VLX = 166
    const val X86_GRP_SMAP = 167
    const val X86_GRP_NOVLX = 168
    const val X86_GRP_ENDING = 169
}