#
#MFLOP array has following meaning by index:
#   0 : Out-of-cache, L1 blocked
#   1 : Out-of-cache, L2 blocked
#   2 : Out-of-cache, no blocking
#   3 : Problem preloaded to L2, no blocking
#   4 : Problem preloaded to L1, no blocking
#
#
#Each kernel context has multiple kernels:
#   All kernels with rankR > 0 have restrictions, and are only
#   used when certain conditions are met.  The last kernel in
#   the context series has rankR=0, and can be called for any valid input
#
# ------------------------------------------------------------------------
# Following 1 GER2 kernels are optimized for out-of-cache operands
# ------------------------------------------------------------------------
ID=900002 ROUT='sr2_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_sger2k__900002' \
   rankR=0 CacheElts=36864 SSE=3 alignA=0 alignY=16 alignX=16 minM=16 minN=1  \
   NU=1 MU=16 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=1.200200e+04,-9.718385e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetcht2 -DPFIX=prefetcht1 -DPFIY=prefetcht1 -DPFADIST=512 -DPFXDIST=832 -DPFYDIST=512' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 2 GER2 kernels are optimized for operands preloaded to the L2 cache
# ------------------------------------------------------------------------
ID=900007 ROUT='sr2_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_sger2k__900007' \
   rankR=1 CacheElts=36864 SSE=3 alignA=16 alignY=16 alignX=16 minM=16  \
   minN=5 NU=5 MU=16 LDAMUL=16 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1  \
   INCYISONE=1 X87=0  \
   MFLOP=-6.891304e+03,-7.857220e+03,0.000000e+00,6.291840e+03,-1.746386e+04 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetcht2 -DPFIX=prefetcht2 -DPFIY=prefetcht2 -DPFADIST=0 -DPFXDIST=0 -DPFYDIST=320' \
     COMP='gcc'
ID=900006 ROUT='sr2_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_sger2k__900006' \
   rankR=0 CacheElts=36864 SSE=3 alignA=0 alignY=16 alignX=16 minM=16 minN=5  \
   NU=5 MU=16 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,3.145920e+03,-1.575582e+04 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIX=prefetchnta -DPFIY=prefetchnta -DPFADIST=256 -DPFXDIST=192 -DPFYDIST=192' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GER2 kernels are optimized for operands preloaded to the L1 cache
# ------------------------------------------------------------------------
ID=900004 ROUT='sr2_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_sger2k__900004' \
   rankR=0 CacheElts=8192 SSE=3 alignA=0 alignY=16 alignX=16 minM=48 minN=4  \
   NU=4 MU=48 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,0.000000e+00,3.119872e+03 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetcht0 -DPFIX=prefetcht1 -DPFADIST=0' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GER2 kernels are optimized for operands out-of-cache, but blocked
# for L1 reuse.  These are used in low-rank update
# ------------------------------------------------------------------------
ID=900002 ROUT='sr2_sse.c' AUTH='R. Clint Whaley' KNAME='ATL_sger2k__900002' \
   rankR=0 CacheElts=8192 SSE=3 alignA=0 alignY=16 alignX=16 minM=16 minN=1  \
   NU=1 MU=16 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 FNU=1 INCYISONE=1  \
   X87=0  \
   MFLOP=4.001334e+03,-9.664032e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetchnta -DPFIX=prefetcht1 -DPFIY=prefetcht0 -DPFADIST=256 -DPFYDIST=768' \
     COMP='gcc'
