

================================================================
== Vitis HLS Report for 'MixColumn_AddRoundKey'
================================================================
* Date:           Sat Apr 17 15:33:49 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        aes_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       37|  0.210 us|  0.370 us|   21|   37|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_228_1  |        9|       17|         4|          2|          1|  4 ~ 8|       yes|
        |- VITIS_LOOP_281_2  |        8|       16|         3|          2|          1|  4 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %n"   --->   Operation 11 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%nb_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %nb"   --->   Operation 12 'read' 'nb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ret = alloca i64 1" [aes_hls/src/encrypt/aes_enc_func.cpp:218]   --->   Operation 13 'alloca' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nb_cast = zext i4 %nb_read"   --->   Operation 14 'zext' 'nb_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_cast = zext i4 %n_read"   --->   Operation 15 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.34ns)   --->   "%mul54 = mul i7 %n_cast, i7 %nb_cast"   --->   Operation 16 'mul' 'mul54' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph10"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.03>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%j = phi i4 %j_4, void %.split3, i4 0, void %.lr.ph10.preheader"   --->   Operation 18 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%j_4 = add i4 %j, i4 1" [aes_hls/src/encrypt/aes_enc_func.cpp:228]   --->   Operation 19 'add' 'j_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.30ns)   --->   "%icmp_ln228 = icmp_eq  i4 %j, i4 %nb_read" [aes_hls/src/encrypt/aes_enc_func.cpp:228]   --->   Operation 21 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 8, i64 0"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln228 = br i1 %icmp_ln228, void %.split3, void %.lr.ph.preheader" [aes_hls/src/encrypt/aes_enc_func.cpp:228]   --->   Operation 23 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i4 %j" [aes_hls/src/encrypt/aes_enc_func.cpp:228]   --->   Operation 24 'zext' 'zext_ln228' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln231 = trunc i4 %j" [aes_hls/src/encrypt/aes_enc_func.cpp:231]   --->   Operation 25 'trunc' 'trunc_ln231' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln231, i2 0" [aes_hls/src/encrypt/aes_enc_func.cpp:231]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i5 %shl_ln" [aes_hls/src/encrypt/aes_enc_func.cpp:231]   --->   Operation 27 'zext' 'zext_ln231' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%statemt_addr = getelementptr i8 %statemt, i64 0, i64 %zext_ln231" [aes_hls/src/encrypt/aes_enc_func.cpp:231]   --->   Operation 28 'getelementptr' 'statemt_addr' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%x_6 = load i5 %statemt_addr" [aes_hls/src/encrypt/aes_enc_func.cpp:231]   --->   Operation 29 'load' 'x_6' <Predicate = (!icmp_ln228)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln235 = or i5 %shl_ln, i5 1" [aes_hls/src/encrypt/aes_enc_func.cpp:235]   --->   Operation 30 'or' 'or_ln235' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i5 %or_ln235" [aes_hls/src/encrypt/aes_enc_func.cpp:235]   --->   Operation 31 'zext' 'zext_ln235' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%statemt_addr_10 = getelementptr i8 %statemt, i64 0, i64 %zext_ln235" [aes_hls/src/encrypt/aes_enc_func.cpp:235]   --->   Operation 32 'getelementptr' 'statemt_addr_10' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%x = load i5 %statemt_addr_10" [aes_hls/src/encrypt/aes_enc_func.cpp:235]   --->   Operation 33 'load' 'x' <Predicate = (!icmp_ln228)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/1] (1.87ns)   --->   "%add_ln242 = add i7 %mul54, i7 %zext_ln228" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 34 'add' 'add_ln242' <Predicate = (!icmp_ln228)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln242_2 = zext i7 %add_ln242" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 35 'zext' 'zext_ln242_2' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln242_4 = zext i7 %add_ln242" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 36 'zext' 'zext_ln242_4' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%word_addr17 = getelementptr i8 %word, i64 0, i64 %zext_ln242_2" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 37 'getelementptr' 'word_addr17' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.91ns)   --->   "%add_ln254 = add i8 %zext_ln242_4, i8 120" [aes_hls/src/encrypt/aes_enc_func.cpp:254]   --->   Operation 38 'add' 'add_ln254' <Predicate = (!icmp_ln228)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %add_ln254" [aes_hls/src/encrypt/aes_enc_func.cpp:254]   --->   Operation 39 'zext' 'zext_ln254' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%word_addr = getelementptr i8 %word, i64 0, i64 %zext_ln254" [aes_hls/src/encrypt/aes_enc_func.cpp:254]   --->   Operation 40 'getelementptr' 'word_addr' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%word_load = load i9 %word_addr17" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 41 'load' 'word_load' <Predicate = (!icmp_ln228)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%word_load_8 = load i9 %word_addr" [aes_hls/src/encrypt/aes_enc_func.cpp:254]   --->   Operation 42 'load' 'word_load_8' <Predicate = (!icmp_ln228)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 43 [1/2] (2.32ns)   --->   "%x_6 = load i5 %statemt_addr" [aes_hls/src/encrypt/aes_enc_func.cpp:231]   --->   Operation 43 'load' 'x_6' <Predicate = (!icmp_ln228)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%x = load i5 %statemt_addr_10" [aes_hls/src/encrypt/aes_enc_func.cpp:235]   --->   Operation 44 'load' 'x' <Predicate = (!icmp_ln228)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln242 = or i5 %shl_ln, i5 2" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 45 'or' 'or_ln242' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i5 %or_ln242" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 46 'zext' 'zext_ln242' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%statemt_addr_11 = getelementptr i8 %statemt, i64 0, i64 %zext_ln242" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 47 'getelementptr' 'statemt_addr_11' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.32ns)   --->   "%x_2 = load i5 %statemt_addr_11" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 48 'load' 'x_2' <Predicate = (!icmp_ln228)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln242_1 = or i5 %shl_ln, i5 3" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 49 'or' 'or_ln242_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln242_1 = zext i5 %or_ln242_1" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 50 'zext' 'zext_ln242_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%statemt_addr_12 = getelementptr i8 %statemt, i64 0, i64 %zext_ln242_1" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 51 'getelementptr' 'statemt_addr_12' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.32ns)   --->   "%x_4 = load i5 %statemt_addr_12" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 52 'load' 'x_4' <Predicate = (!icmp_ln228)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln242_3 = zext i7 %add_ln242" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 53 'zext' 'zext_ln242_3' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.82ns)   --->   "%add_ln266 = add i9 %zext_ln242_3, i9 240" [aes_hls/src/encrypt/aes_enc_func.cpp:266]   --->   Operation 54 'add' 'add_ln266' <Predicate = (!icmp_ln228)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i9 %add_ln266" [aes_hls/src/encrypt/aes_enc_func.cpp:266]   --->   Operation 55 'zext' 'zext_ln266' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%word_addr_8 = getelementptr i8 %word, i64 0, i64 %zext_ln266" [aes_hls/src/encrypt/aes_enc_func.cpp:266]   --->   Operation 56 'getelementptr' 'word_addr_8' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln279 = add i9 %zext_ln242_3, i9 360" [aes_hls/src/encrypt/aes_enc_func.cpp:279]   --->   Operation 57 'add' 'add_ln279' <Predicate = (!icmp_ln228)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln279 = zext i9 %add_ln279" [aes_hls/src/encrypt/aes_enc_func.cpp:279]   --->   Operation 58 'zext' 'zext_ln279' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%word_addr_9 = getelementptr i8 %word, i64 0, i64 %zext_ln279" [aes_hls/src/encrypt/aes_enc_func.cpp:279]   --->   Operation 59 'getelementptr' 'word_addr_9' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%word_load = load i9 %word_addr17" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 60 'load' 'word_load' <Predicate = (!icmp_ln228)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_3 : Operation 61 [1/2] (3.25ns)   --->   "%word_load_8 = load i9 %word_addr" [aes_hls/src/encrypt/aes_enc_func.cpp:254]   --->   Operation 61 'load' 'word_load_8' <Predicate = (!icmp_ln228)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%word_load_9 = load i9 %word_addr_8" [aes_hls/src/encrypt/aes_enc_func.cpp:266]   --->   Operation 62 'load' 'word_load_9' <Predicate = (!icmp_ln228)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%word_load_10 = load i9 %word_addr_9" [aes_hls/src/encrypt/aes_enc_func.cpp:279]   --->   Operation 63 'load' 'word_load_10' <Predicate = (!icmp_ln228)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln231 = shl i8 %x_6, i8 1" [aes_hls/src/encrypt/aes_enc_func.cpp:231]   --->   Operation 64 'shl' 'shl_ln231' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%ret_addr = getelementptr i8 %ret, i64 0, i64 %zext_ln231" [aes_hls/src/encrypt/aes_enc_func.cpp:231]   --->   Operation 65 'getelementptr' 'ret_addr' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_3)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x_6, i32 7" [aes_hls/src/encrypt/aes_enc_func.cpp:232]   --->   Operation 66 'bitselect' 'tmp' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_3)   --->   "%xor_ln233 = xor i8 %shl_ln231, i8 27" [aes_hls/src/encrypt/aes_enc_func.cpp:233]   --->   Operation 67 'xor' 'xor_ln233' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_3)   --->   "%select_ln232 = select i1 %tmp, i8 %xor_ln233, i8 %shl_ln231" [aes_hls/src/encrypt/aes_enc_func.cpp:232]   --->   Operation 68 'select' 'select_ln232' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln236 = shl i8 %x, i8 1" [aes_hls/src/encrypt/aes_enc_func.cpp:236]   --->   Operation 69 'shl' 'shl_ln236' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.99ns)   --->   "%xor_ln219 = xor i8 %shl_ln236, i8 %x" [aes_hls/src/encrypt/aes_enc_func.cpp:219]   --->   Operation 70 'xor' 'xor_ln219' <Predicate = (!icmp_ln228)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x, i32 7" [aes_hls/src/encrypt/aes_enc_func.cpp:237]   --->   Operation 71 'bitselect' 'tmp_4' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_2)   --->   "%xor_ln238 = xor i8 %xor_ln219, i8 27" [aes_hls/src/encrypt/aes_enc_func.cpp:238]   --->   Operation 72 'xor' 'xor_ln238' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_2)   --->   "%x_1 = select i1 %tmp_4, i8 %xor_ln238, i8 %xor_ln219" [aes_hls/src/encrypt/aes_enc_func.cpp:237]   --->   Operation 73 'select' 'x_1' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/2] (2.32ns)   --->   "%x_2 = load i5 %statemt_addr_11" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 74 'load' 'x_2' <Predicate = (!icmp_ln228)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 75 [1/2] (2.32ns)   --->   "%x_4 = load i5 %statemt_addr_12" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 75 'load' 'x_4' <Predicate = (!icmp_ln228)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_3)   --->   "%xor_ln242 = xor i8 %x_2, i8 %word_load" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 76 'xor' 'xor_ln242' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln242_3)   --->   "%xor_ln242_1 = xor i8 %xor_ln242, i8 %x_4" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 77 'xor' 'xor_ln242_1' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln242_3 = xor i8 %select_ln232, i8 %xor_ln242_1" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 78 'xor' 'xor_ln242_3' <Predicate = (!icmp_ln228)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln242_2 = xor i8 %xor_ln242_3, i8 %x_1" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 79 'xor' 'xor_ln242_2' <Predicate = (!icmp_ln228)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln242 = store i8 %xor_ln242_2, i5 %ret_addr" [aes_hls/src/encrypt/aes_enc_func.cpp:242]   --->   Operation 80 'store' 'store_ln242' <Predicate = (!icmp_ln228)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%ret_addr_1 = getelementptr i8 %ret, i64 0, i64 %zext_ln235" [aes_hls/src/encrypt/aes_enc_func.cpp:245]   --->   Operation 81 'getelementptr' 'ret_addr_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln254_3)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x, i32 7" [aes_hls/src/encrypt/aes_enc_func.cpp:246]   --->   Operation 82 'bitselect' 'tmp_5' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln254_3)   --->   "%xor_ln247 = xor i8 %shl_ln236, i8 27" [aes_hls/src/encrypt/aes_enc_func.cpp:247]   --->   Operation 83 'xor' 'xor_ln247' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln254_3)   --->   "%select_ln246 = select i1 %tmp_5, i8 %xor_ln247, i8 %shl_ln236" [aes_hls/src/encrypt/aes_enc_func.cpp:246]   --->   Operation 84 'select' 'select_ln246' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln249 = shl i8 %x_2, i8 1" [aes_hls/src/encrypt/aes_enc_func.cpp:249]   --->   Operation 85 'shl' 'shl_ln249' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.99ns)   --->   "%xor_ln219_1 = xor i8 %shl_ln249, i8 %x_2" [aes_hls/src/encrypt/aes_enc_func.cpp:219]   --->   Operation 86 'xor' 'xor_ln219_1' <Predicate = (!icmp_ln228)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln254_2)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x_2, i32 7" [aes_hls/src/encrypt/aes_enc_func.cpp:250]   --->   Operation 87 'bitselect' 'tmp_6' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln254_2)   --->   "%xor_ln251 = xor i8 %xor_ln219_1, i8 27" [aes_hls/src/encrypt/aes_enc_func.cpp:251]   --->   Operation 88 'xor' 'xor_ln251' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln254_2)   --->   "%x_3 = select i1 %tmp_6, i8 %xor_ln251, i8 %xor_ln219_1" [aes_hls/src/encrypt/aes_enc_func.cpp:250]   --->   Operation 89 'select' 'x_3' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln254_3)   --->   "%xor_ln254 = xor i8 %x_6, i8 %word_load_8" [aes_hls/src/encrypt/aes_enc_func.cpp:254]   --->   Operation 90 'xor' 'xor_ln254' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln254_3)   --->   "%xor_ln254_1 = xor i8 %xor_ln254, i8 %x_4" [aes_hls/src/encrypt/aes_enc_func.cpp:254]   --->   Operation 91 'xor' 'xor_ln254_1' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln254_3 = xor i8 %select_ln246, i8 %xor_ln254_1" [aes_hls/src/encrypt/aes_enc_func.cpp:254]   --->   Operation 92 'xor' 'xor_ln254_3' <Predicate = (!icmp_ln228)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln254_2 = xor i8 %xor_ln254_3, i8 %x_3" [aes_hls/src/encrypt/aes_enc_func.cpp:254]   --->   Operation 93 'xor' 'xor_ln254_2' <Predicate = (!icmp_ln228)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln254 = store i8 %xor_ln254_2, i5 %ret_addr_1" [aes_hls/src/encrypt/aes_enc_func.cpp:254]   --->   Operation 94 'store' 'store_ln254' <Predicate = (!icmp_ln228)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node xor_ln266_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x_2, i32 7" [aes_hls/src/encrypt/aes_enc_func.cpp:258]   --->   Operation 95 'bitselect' 'tmp_7' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln266_3)   --->   "%xor_ln259 = xor i8 %shl_ln249, i8 27" [aes_hls/src/encrypt/aes_enc_func.cpp:259]   --->   Operation 96 'xor' 'xor_ln259' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln266_3)   --->   "%select_ln258 = select i1 %tmp_7, i8 %xor_ln259, i8 %shl_ln249" [aes_hls/src/encrypt/aes_enc_func.cpp:258]   --->   Operation 97 'select' 'select_ln258' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln261 = shl i8 %x_4, i8 1" [aes_hls/src/encrypt/aes_enc_func.cpp:261]   --->   Operation 98 'shl' 'shl_ln261' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.99ns)   --->   "%xor_ln219_2 = xor i8 %shl_ln261, i8 %x_4" [aes_hls/src/encrypt/aes_enc_func.cpp:219]   --->   Operation 99 'xor' 'xor_ln219_2' <Predicate = (!icmp_ln228)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln266_2)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x_4, i32 7" [aes_hls/src/encrypt/aes_enc_func.cpp:262]   --->   Operation 100 'bitselect' 'tmp_8' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln266_2)   --->   "%xor_ln263 = xor i8 %xor_ln219_2, i8 27" [aes_hls/src/encrypt/aes_enc_func.cpp:263]   --->   Operation 101 'xor' 'xor_ln263' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln266_2)   --->   "%x_5 = select i1 %tmp_8, i8 %xor_ln263, i8 %xor_ln219_2" [aes_hls/src/encrypt/aes_enc_func.cpp:262]   --->   Operation 102 'select' 'x_5' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/2] (3.25ns)   --->   "%word_load_9 = load i9 %word_addr_8" [aes_hls/src/encrypt/aes_enc_func.cpp:266]   --->   Operation 103 'load' 'word_load_9' <Predicate = (!icmp_ln228)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln266_3)   --->   "%xor_ln266 = xor i8 %x_6, i8 %word_load_9" [aes_hls/src/encrypt/aes_enc_func.cpp:266]   --->   Operation 104 'xor' 'xor_ln266' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln266_3)   --->   "%xor_ln266_1 = xor i8 %xor_ln266, i8 %x" [aes_hls/src/encrypt/aes_enc_func.cpp:266]   --->   Operation 105 'xor' 'xor_ln266_1' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln266_3 = xor i8 %select_ln258, i8 %xor_ln266_1" [aes_hls/src/encrypt/aes_enc_func.cpp:266]   --->   Operation 106 'xor' 'xor_ln266_3' <Predicate = (!icmp_ln228)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln266_2 = xor i8 %xor_ln266_3, i8 %x_5" [aes_hls/src/encrypt/aes_enc_func.cpp:266]   --->   Operation 107 'xor' 'xor_ln266_2' <Predicate = (!icmp_ln228)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln278)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x_4, i32 7" [aes_hls/src/encrypt/aes_enc_func.cpp:270]   --->   Operation 108 'bitselect' 'tmp_9' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln278)   --->   "%xor_ln271 = xor i8 %shl_ln261, i8 27" [aes_hls/src/encrypt/aes_enc_func.cpp:271]   --->   Operation 109 'xor' 'xor_ln271' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln278)   --->   "%select_ln270 = select i1 %tmp_9, i8 %xor_ln271, i8 %shl_ln261" [aes_hls/src/encrypt/aes_enc_func.cpp:270]   --->   Operation 110 'select' 'select_ln270' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.99ns)   --->   "%xor_ln219_3 = xor i8 %shl_ln231, i8 %x_6" [aes_hls/src/encrypt/aes_enc_func.cpp:219]   --->   Operation 111 'xor' 'xor_ln219_3' <Predicate = (!icmp_ln228)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln278_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x_6, i32 7" [aes_hls/src/encrypt/aes_enc_func.cpp:274]   --->   Operation 112 'bitselect' 'tmp_10' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln278_1)   --->   "%xor_ln275 = xor i8 %xor_ln219_3, i8 27" [aes_hls/src/encrypt/aes_enc_func.cpp:275]   --->   Operation 113 'xor' 'xor_ln275' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln278_1)   --->   "%x_7 = select i1 %tmp_10, i8 %xor_ln275, i8 %xor_ln219_3" [aes_hls/src/encrypt/aes_enc_func.cpp:274]   --->   Operation 114 'select' 'x_7' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/2] (3.25ns)   --->   "%word_load_10 = load i9 %word_addr_9" [aes_hls/src/encrypt/aes_enc_func.cpp:279]   --->   Operation 115 'load' 'word_load_10' <Predicate = (!icmp_ln228)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln278_1)   --->   "%xor_ln279 = xor i8 %x, i8 %word_load_10" [aes_hls/src/encrypt/aes_enc_func.cpp:279]   --->   Operation 116 'xor' 'xor_ln279' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln278_1)   --->   "%xor_ln279_1 = xor i8 %xor_ln279, i8 %x_2" [aes_hls/src/encrypt/aes_enc_func.cpp:279]   --->   Operation 117 'xor' 'xor_ln279_1' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln278_1 = xor i8 %x_7, i8 %xor_ln279_1" [aes_hls/src/encrypt/aes_enc_func.cpp:278]   --->   Operation 118 'xor' 'xor_ln278_1' <Predicate = (!icmp_ln228)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln278 = xor i8 %xor_ln278_1, i8 %select_ln270" [aes_hls/src/encrypt/aes_enc_func.cpp:278]   --->   Operation 119 'xor' 'xor_ln278' <Predicate = (!icmp_ln228)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln217 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [aes_hls/src/encrypt/aes_enc_func.cpp:217]   --->   Operation 120 'specloopname' 'specloopname_ln217' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%ret_addr_2 = getelementptr i8 %ret, i64 0, i64 %zext_ln242" [aes_hls/src/encrypt/aes_enc_func.cpp:257]   --->   Operation 121 'getelementptr' 'ret_addr_2' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (2.32ns)   --->   "%store_ln266 = store i8 %xor_ln266_2, i5 %ret_addr_2" [aes_hls/src/encrypt/aes_enc_func.cpp:266]   --->   Operation 122 'store' 'store_ln266' <Predicate = (!icmp_ln228)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%ret_addr_3 = getelementptr i8 %ret, i64 0, i64 %zext_ln242_1" [aes_hls/src/encrypt/aes_enc_func.cpp:269]   --->   Operation 123 'getelementptr' 'ret_addr_3' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (2.32ns)   --->   "%store_ln278 = store i8 %xor_ln278, i5 %ret_addr_3" [aes_hls/src/encrypt/aes_enc_func.cpp:278]   --->   Operation 124 'store' 'store_ln278' <Predicate = (!icmp_ln228)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph10"   --->   Operation 125 'br' 'br_ln0' <Predicate = (!icmp_ln228)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.58>
ST_6 : Operation 126 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 126 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 7 <SV = 3> <Delay = 2.32>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%j_5 = phi i4 %j_6, void %.split, i4 0, void %.lr.ph.preheader"   --->   Operation 127 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (1.73ns)   --->   "%j_6 = add i4 %j_5, i4 1" [aes_hls/src/encrypt/aes_enc_func.cpp:281]   --->   Operation 128 'add' 'j_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.30ns)   --->   "%icmp_ln281 = icmp_eq  i4 %j_5, i4 %nb_read" [aes_hls/src/encrypt/aes_enc_func.cpp:281]   --->   Operation 130 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 8, i64 0"   --->   Operation 131 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln281 = br i1 %icmp_ln281, void %.split, void %._crit_edge" [aes_hls/src/encrypt/aes_enc_func.cpp:281]   --->   Operation 132 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i4 %j_5" [aes_hls/src/encrypt/aes_enc_func.cpp:282]   --->   Operation 133 'trunc' 'trunc_ln282' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln282, i2 0" [aes_hls/src/encrypt/aes_enc_func.cpp:282]   --->   Operation 134 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i5 %shl_ln8" [aes_hls/src/encrypt/aes_enc_func.cpp:282]   --->   Operation 135 'zext' 'zext_ln282' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%ret_addr_4 = getelementptr i8 %ret, i64 0, i64 %zext_ln282" [aes_hls/src/encrypt/aes_enc_func.cpp:282]   --->   Operation 136 'getelementptr' 'ret_addr_4' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 137 [2/2] (2.32ns)   --->   "%ret_load = load i5 %ret_addr_4" [aes_hls/src/encrypt/aes_enc_func.cpp:282]   --->   Operation 137 'load' 'ret_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln283 = or i5 %shl_ln8, i5 1" [aes_hls/src/encrypt/aes_enc_func.cpp:283]   --->   Operation 138 'or' 'or_ln283' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i5 %or_ln283" [aes_hls/src/encrypt/aes_enc_func.cpp:283]   --->   Operation 139 'zext' 'zext_ln283' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%ret_addr_5 = getelementptr i8 %ret, i64 0, i64 %zext_ln283" [aes_hls/src/encrypt/aes_enc_func.cpp:283]   --->   Operation 140 'getelementptr' 'ret_addr_5' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_7 : Operation 141 [2/2] (2.32ns)   --->   "%ret_load_1 = load i5 %ret_addr_5" [aes_hls/src/encrypt/aes_enc_func.cpp:283]   --->   Operation 141 'load' 'ret_load_1' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 4> <Delay = 4.64>
ST_8 : Operation 142 [1/2] (2.32ns)   --->   "%ret_load = load i5 %ret_addr_4" [aes_hls/src/encrypt/aes_enc_func.cpp:282]   --->   Operation 142 'load' 'ret_load' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%statemt_addr_13 = getelementptr i8 %statemt, i64 0, i64 %zext_ln282" [aes_hls/src/encrypt/aes_enc_func.cpp:282]   --->   Operation 143 'getelementptr' 'statemt_addr_13' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (2.32ns)   --->   "%store_ln282 = store i8 %ret_load, i5 %statemt_addr_13" [aes_hls/src/encrypt/aes_enc_func.cpp:282]   --->   Operation 144 'store' 'store_ln282' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 145 [1/2] (2.32ns)   --->   "%ret_load_1 = load i5 %ret_addr_5" [aes_hls/src/encrypt/aes_enc_func.cpp:283]   --->   Operation 145 'load' 'ret_load_1' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%statemt_addr_14 = getelementptr i8 %statemt, i64 0, i64 %zext_ln283" [aes_hls/src/encrypt/aes_enc_func.cpp:283]   --->   Operation 146 'getelementptr' 'statemt_addr_14' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln283 = store i8 %ret_load_1, i5 %statemt_addr_14" [aes_hls/src/encrypt/aes_enc_func.cpp:283]   --->   Operation 147 'store' 'store_ln283' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln284 = or i5 %shl_ln8, i5 2" [aes_hls/src/encrypt/aes_enc_func.cpp:284]   --->   Operation 148 'or' 'or_ln284' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i5 %or_ln284" [aes_hls/src/encrypt/aes_enc_func.cpp:284]   --->   Operation 149 'zext' 'zext_ln284' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%ret_addr_6 = getelementptr i8 %ret, i64 0, i64 %zext_ln284" [aes_hls/src/encrypt/aes_enc_func.cpp:284]   --->   Operation 150 'getelementptr' 'ret_addr_6' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 151 [2/2] (2.32ns)   --->   "%ret_load_2 = load i5 %ret_addr_6" [aes_hls/src/encrypt/aes_enc_func.cpp:284]   --->   Operation 151 'load' 'ret_load_2' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln285 = or i5 %shl_ln8, i5 3" [aes_hls/src/encrypt/aes_enc_func.cpp:285]   --->   Operation 152 'or' 'or_ln285' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i5 %or_ln285" [aes_hls/src/encrypt/aes_enc_func.cpp:285]   --->   Operation 153 'zext' 'zext_ln285' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%ret_addr_7 = getelementptr i8 %ret, i64 0, i64 %zext_ln285" [aes_hls/src/encrypt/aes_enc_func.cpp:285]   --->   Operation 154 'getelementptr' 'ret_addr_7' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_8 : Operation 155 [2/2] (2.32ns)   --->   "%ret_load_3 = load i5 %ret_addr_7" [aes_hls/src/encrypt/aes_enc_func.cpp:285]   --->   Operation 155 'load' 'ret_load_3' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 5> <Delay = 4.64>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln217 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [aes_hls/src/encrypt/aes_enc_func.cpp:217]   --->   Operation 156 'specloopname' 'specloopname_ln217' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_9 : Operation 157 [1/2] (2.32ns)   --->   "%ret_load_2 = load i5 %ret_addr_6" [aes_hls/src/encrypt/aes_enc_func.cpp:284]   --->   Operation 157 'load' 'ret_load_2' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%statemt_addr_15 = getelementptr i8 %statemt, i64 0, i64 %zext_ln284" [aes_hls/src/encrypt/aes_enc_func.cpp:284]   --->   Operation 158 'getelementptr' 'statemt_addr_15' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln284 = store i8 %ret_load_2, i5 %statemt_addr_15" [aes_hls/src/encrypt/aes_enc_func.cpp:284]   --->   Operation 159 'store' 'store_ln284' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 160 [1/2] (2.32ns)   --->   "%ret_load_3 = load i5 %ret_addr_7" [aes_hls/src/encrypt/aes_enc_func.cpp:285]   --->   Operation 160 'load' 'ret_load_3' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%statemt_addr_16 = getelementptr i8 %statemt, i64 0, i64 %zext_ln285" [aes_hls/src/encrypt/aes_enc_func.cpp:285]   --->   Operation 161 'getelementptr' 'statemt_addr_16' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (2.32ns)   --->   "%store_ln285 = store i8 %ret_load_3, i5 %statemt_addr_16" [aes_hls/src/encrypt/aes_enc_func.cpp:285]   --->   Operation 162 'store' 'store_ln285' <Predicate = (!icmp_ln281)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 163 'br' 'br_ln0' <Predicate = (!icmp_ln281)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.34ns
The critical path consists of the following:
	wire read on port 'n' [5]  (0 ns)
	'mul' operation ('mul54') [10]  (2.34 ns)

 <State 2>: 7.04ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', aes_hls/src/encrypt/aes_enc_func.cpp:228) [13]  (0 ns)
	'add' operation ('add_ln242', aes_hls/src/encrypt/aes_enc_func.cpp:242) [49]  (1.87 ns)
	'add' operation ('add_ln254', aes_hls/src/encrypt/aes_enc_func.cpp:254) [54]  (1.92 ns)
	'getelementptr' operation ('word_addr', aes_hls/src/encrypt/aes_enc_func.cpp:254) [56]  (0 ns)
	'load' operation ('word_load_8', aes_hls/src/encrypt/aes_enc_func.cpp:254) on array 'word' [78]  (3.25 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln266', aes_hls/src/encrypt/aes_enc_func.cpp:266) [57]  (1.82 ns)
	'getelementptr' operation ('word_addr_8', aes_hls/src/encrypt/aes_enc_func.cpp:266) [59]  (0 ns)
	'load' operation ('word_load_9', aes_hls/src/encrypt/aes_enc_func.cpp:266) on array 'word' [93]  (3.25 ns)

 <State 4>: 7.14ns
The critical path consists of the following:
	'load' operation ('x', aes_hls/src/encrypt/aes_enc_func.cpp:242) on array 'statemt' [44]  (2.32 ns)
	'xor' operation ('xor_ln242', aes_hls/src/encrypt/aes_enc_func.cpp:242) [64]  (0 ns)
	'xor' operation ('xor_ln242_1', aes_hls/src/encrypt/aes_enc_func.cpp:242) [65]  (0 ns)
	'xor' operation ('xor_ln242_3', aes_hls/src/encrypt/aes_enc_func.cpp:242) [66]  (1.25 ns)
	'xor' operation ('xor_ln242_2', aes_hls/src/encrypt/aes_enc_func.cpp:242) [67]  (1.25 ns)
	'store' operation ('store_ln242', aes_hls/src/encrypt/aes_enc_func.cpp:242) of variable 'xor_ln242_2', aes_hls/src/encrypt/aes_enc_func.cpp:242 on array 'ret', aes_hls/src/encrypt/aes_enc_func.cpp:218 [68]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ret_addr_2', aes_hls/src/encrypt/aes_enc_func.cpp:257) [84]  (0 ns)
	'store' operation ('store_ln266', aes_hls/src/encrypt/aes_enc_func.cpp:266) of variable 'xor_ln266_2', aes_hls/src/encrypt/aes_enc_func.cpp:266 on array 'ret', aes_hls/src/encrypt/aes_enc_func.cpp:218 [98]  (2.32 ns)

 <State 6>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', aes_hls/src/encrypt/aes_enc_func.cpp:281) [117]  (1.59 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', aes_hls/src/encrypt/aes_enc_func.cpp:281) [117]  (0 ns)
	'getelementptr' operation ('ret_addr_4', aes_hls/src/encrypt/aes_enc_func.cpp:282) [128]  (0 ns)
	'load' operation ('ret_load', aes_hls/src/encrypt/aes_enc_func.cpp:282) on array 'ret', aes_hls/src/encrypt/aes_enc_func.cpp:218 [129]  (2.32 ns)

 <State 8>: 4.64ns
The critical path consists of the following:
	'load' operation ('ret_load', aes_hls/src/encrypt/aes_enc_func.cpp:282) on array 'ret', aes_hls/src/encrypt/aes_enc_func.cpp:218 [129]  (2.32 ns)
	'store' operation ('store_ln282', aes_hls/src/encrypt/aes_enc_func.cpp:282) of variable 'ret_load', aes_hls/src/encrypt/aes_enc_func.cpp:282 on array 'statemt' [131]  (2.32 ns)

 <State 9>: 4.64ns
The critical path consists of the following:
	'load' operation ('ret_load_2', aes_hls/src/encrypt/aes_enc_func.cpp:284) on array 'ret', aes_hls/src/encrypt/aes_enc_func.cpp:218 [141]  (2.32 ns)
	'store' operation ('store_ln284', aes_hls/src/encrypt/aes_enc_func.cpp:284) of variable 'ret_load_2', aes_hls/src/encrypt/aes_enc_func.cpp:284 on array 'statemt' [143]  (2.32 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
